{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1680787404432 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1680787404432 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "partB 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"partB\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1680787404439 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1680787404466 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1680787404466 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1680787404610 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1680787404615 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1680787404709 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1680787404709 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1680787404709 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1680787404709 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1680787404709 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1680787404709 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1680787404709 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1680787404709 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1680787404709 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1680787404709 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1680787404709 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1680787404709 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1680787404709 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1680787404709 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1680787404711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1680787404711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1680787404711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1680787404711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1680787404711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1680787404711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1680787404711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1680787404711 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1680787404711 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1680787404711 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1680787404711 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1680787404711 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1680787404711 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1680787404712 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "partB.sdc " "Synopsys Design Constraints File file not found: 'partB.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1680787405183 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1680787405184 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1680787405184 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1680787405184 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1680787405185 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1680787405185 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1680787405185 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1680787405187 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1680787405188 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1680787405188 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1680787405188 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1680787405189 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1680787405189 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1680787405189 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1680787405189 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1680787405189 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1680787405189 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1680787405189 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO\[0\] " "Node \"Arduino_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO\[10\] " "Node \"Arduino_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO\[11\] " "Node \"Arduino_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO\[12\] " "Node \"Arduino_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO\[13\] " "Node \"Arduino_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO\[14\] " "Node \"Arduino_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO\[15\] " "Node \"Arduino_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO\[1\] " "Node \"Arduino_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO\[2\] " "Node \"Arduino_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO\[3\] " "Node \"Arduino_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO\[4\] " "Node \"Arduino_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO\[5\] " "Node \"Arduino_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO\[6\] " "Node \"Arduino_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO\[7\] " "Node \"Arduino_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO\[8\] " "Node \"Arduino_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO\[9\] " "Node \"Arduino_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DisplayGround\[0\] " "Node \"DisplayGround\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DisplayGround\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DisplayGround\[1\] " "Node \"DisplayGround\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DisplayGround\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DisplayGround\[2\] " "Node \"DisplayGround\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DisplayGround\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DisplayGround\[3\] " "Node \"DisplayGround\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DisplayGround\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DisplayGround\[4\] " "Node \"DisplayGround\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DisplayGround\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[7\] " "Node \"HEX4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[7\] " "Node \"HEX5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY0 " "Node \"KEY0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY1 " "Node \"KEY1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK1_50 " "Node \"MAX10_CLK1_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RE1_B " "Node \"RE1_B\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RE1_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RE2_B " "Node \"RE2_B\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RE2_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RE_1A " "Node \"RE_1A\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RE_1A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RE_1B " "Node \"RE_1B\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RE_1B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RE_2A " "Node \"RE_2A\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RE_2A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RE_2B " "Node \"RE_2B\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RE_2B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inputDisplay\[0\] " "Node \"inputDisplay\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputDisplay\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inputDisplay\[1\] " "Node \"inputDisplay\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputDisplay\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inputDisplay\[2\] " "Node \"inputDisplay\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputDisplay\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inputDisplay\[3\] " "Node \"inputDisplay\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputDisplay\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inputDisplay\[4\] " "Node \"inputDisplay\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputDisplay\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inputDisplay\[5\] " "Node \"inputDisplay\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputDisplay\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inputDisplay\[6\] " "Node \"inputDisplay\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputDisplay\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1680787405287 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1680787405287 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680787405290 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1680787405292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1680787406245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680787406290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1680787406309 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1680787406369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680787406369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1680787406772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1680787407815 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1680787407815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1680787407886 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1680787407886 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1680787407886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680787407889 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1680787408039 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1680787408049 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1680787408274 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1680787408274 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1680787408624 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680787409099 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1680787409381 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[0\] a permanently enabled " "Pin GPIO_\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[0] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[0\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[1\] a permanently enabled " "Pin GPIO_\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[1] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[1\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[2\] a permanently enabled " "Pin GPIO_\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[2] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[2\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[3\] a permanently enabled " "Pin GPIO_\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[3] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[3\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[4\] a permanently disabled " "Pin GPIO_\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[4] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[4\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[5\] a permanently disabled " "Pin GPIO_\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[5] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[5\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[6\] a permanently disabled " "Pin GPIO_\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[6] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[6\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[7\] a permanently disabled " "Pin GPIO_\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[7] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[7\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[8\] a permanently disabled " "Pin GPIO_\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[8] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[8\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[9\] a permanently disabled " "Pin GPIO_\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[9] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[9\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[10\] a permanently disabled " "Pin GPIO_\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[10] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[10\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[11\] a permanently disabled " "Pin GPIO_\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[11] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[11\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[12\] a permanently disabled " "Pin GPIO_\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[12] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[12\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[13\] a permanently disabled " "Pin GPIO_\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[13] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[13\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[14\] a permanently disabled " "Pin GPIO_\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[14] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[14\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[15\] a permanently disabled " "Pin GPIO_\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[15] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[15\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[16\] a permanently disabled " "Pin GPIO_\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[16] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[16\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[17\] a permanently disabled " "Pin GPIO_\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[17] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[17\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[18\] a permanently disabled " "Pin GPIO_\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[18] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[18\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[19\] a permanently disabled " "Pin GPIO_\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[19] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[19\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[20\] a permanently disabled " "Pin GPIO_\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[20] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[20\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[21\] a permanently disabled " "Pin GPIO_\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[21] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[21\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[22\] a permanently disabled " "Pin GPIO_\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[22] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[22\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[23\] a permanently disabled " "Pin GPIO_\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[23] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[23\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[24\] a permanently disabled " "Pin GPIO_\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[24] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[24\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[25\] a permanently disabled " "Pin GPIO_\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[25] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[25\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[26\] a permanently disabled " "Pin GPIO_\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[26] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[26\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[27\] a permanently disabled " "Pin GPIO_\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[27] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[27\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[28\] a permanently disabled " "Pin GPIO_\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[28] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[28\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[29\] a permanently disabled " "Pin GPIO_\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[29] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[29\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[30\] a permanently disabled " "Pin GPIO_\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[30] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[30\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[31\] a permanently disabled " "Pin GPIO_\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[31] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[31\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[32\] a permanently disabled " "Pin GPIO_\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[32] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[32\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[33\] a permanently disabled " "Pin GPIO_\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[33] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[33\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[34\] a permanently disabled " "Pin GPIO_\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[34] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[34\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[35\] a permanently disabled " "Pin GPIO_\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[35] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[35\]" } } } } { "partB.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/partB.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1680787409395 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1680787409395 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/output_files/partB.fit.smsg " "Generated suppressed messages file C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/L5partB/output_files/partB.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1680787409444 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 94 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5770 " "Peak virtual memory: 5770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680787409837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr  6 09:23:29 2023 " "Processing ended: Thu Apr  6 09:23:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680787409837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680787409837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680787409837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1680787409837 ""}
