// Seed: 2633138766
module module_0;
  id_1 :
  assert  property  (  @  (  posedge  id_1  ?  id_1  :  {  1 'b0 {  1 'b0 }  }  -  id_1  ?  id_1  +  1  :  1 'b0 or  posedge  id_1  or  posedge  id_1  )  id_1  )
  else id_1 = 1;
  assign id_1 = id_1;
  id_2(
      .id_0(id_1), .id_1(id_1), .id_2(id_1 ^ "" ^ id_1)
  );
  reg id_3;
  reg id_4;
  generate
    always begin
      id_3 <= id_4;
    end
    assign id_3 = id_1;
    wire id_5;
    reg id_6 = id_4, id_7;
  endgenerate
endmodule
module module_1 (
    input  uwire id_0,
    output logic id_1
);
  always id_1 <= 1;
  module_0();
  wire id_3;
endmodule
