Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan 13 04:18:19 2020
| Host         : MAGI running 64-bit major release  (build 9200)
| Command      : report_methodology -file KC705_Gen2x8If128_methodology_drc_routed.rpt -pb KC705_Gen2x8If128_methodology_drc_routed.pb -rpx KC705_Gen2x8If128_methodology_drc_routed.rpx
| Design       : KC705_Gen2x8If128
| Device       : xc7k160tfbg676-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 53
+-----------+------------------+------------------------------------------------+------------+
| Rule      | Severity         | Description                                    | Violations |
+-----------+------------------+------------------------------------------------+------------+
| TIMING-3  | Critical Warning | Invalid primary clock on Clock Modifying Block | 1          |
| TIMING-17 | Critical Warning | Non-clocked sequential cell                    | 2          |
| LUTAR-1   | Warning          | LUT drives async reset alert                   | 4          |
| SYNTH-6   | Warning          | Timing of a block RAM might be sub-optimal     | 46         |
+-----------+------------------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-3#1 Critical Warning
Invalid primary clock on Clock Modifying Block  
A primary clock pcie_refclk is created on the output pin or net refclk_ibuf/O of a Clock Modifying Block
Related violations: <none>

TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/asyncCompare/rDir_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/asyncCompare/rDir_reg/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell PCIeGen1x8If64_i/inst/inst/user_reset_out_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) PCIeGen1x8If64_i/inst/inst/user_reset_int_reg/PRE, PCIeGen1x8If64_i/inst/inst/user_reset_out_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rDir_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/asyncCompare/rDir_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell riffa/riffa_inst/channels[0].channel/channel/rxPort/reader/rRdPtrP1[8]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBinP1_reg[1]/CLR, riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBinP1_reg[2]/CLR, riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBinP1_reg[3]/CLR, riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBinP1_reg[4]/CLR, riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBinP1_reg[5]/CLR, riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBinP1_reg[6]/CLR, riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBinP1_reg[7]/CLR, riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBinP1_reg[8]/CLR, riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBin_reg[0]/CLR, riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBin_reg[1]/CLR, riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBin_reg[2]/CLR, riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBin_reg[3]/CLR, riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBin_reg[4]/CLR, riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBin_reg[5]/CLR, riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/rdPtrEmpty/rBin_reg[6]/CLR (the first 15 of 76 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/rdPtrEmpty/rDir_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) riffa/riffa_inst/channels[0].channel/channel/txPort/gate/fifo/asyncCompare/rDir_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/engine_layer_inst/tx_engine_classic_inst/txc_engine_inst/txc_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[0].fifo_inst_/mem/rMemory_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#4 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/engine_layer_inst/tx_engine_classic_inst/txr_engine_inst/txr_engine_inst/tx_data_pipeline_inst/txdf_inst/gen_regs_fifos[1].fifo_inst_/mem/rMemory_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#5 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#6 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/mainFifo/fifo/mem/rRAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#7 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#8 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/sgRxFifo/mem/rRAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#9 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#10 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/channels[0].channel/channel/rxPort/sgTxFifo/mem/rRAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#11 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/channels[0].channel/channel/txPort/buffer/fifo/mem/rRAM_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#12 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/data_input/posRam/rRAM_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#13 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/mapRam/rRAM_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#14 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/pktRam/rRAM_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#15 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#16 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#17 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_10, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#18 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_11, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#19 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_12, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#20 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_13, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#21 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_14, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#22 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_15, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#23 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#24 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#25 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_4, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#26 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_5, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#27 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_6, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#28 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_7, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#29 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_8, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#30 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[0].ram/rRAM_reg_9, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#31 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#32 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#33 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_10, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#34 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_11, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#35 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_12, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#36 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_13, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#37 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_14, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#38 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_15, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#39 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#40 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#41 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_4, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#42 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_5, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#43 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_6, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#44 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_7, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#45 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_8, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#46 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance riffa/riffa_inst/reorderQueue/rams[1].ram/rRAM_reg_9, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>


