// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module SelBlock_v4(
  input  [4:0] io_q_j,
  output [4:0] io_q_j_1,
  input  [7:0] io_cons_0_0,
  input  [7:0] io_cons_0_1,
  input  [7:0] io_cons_0_2,
  input  [7:0] io_cons_0_3,
  input  [7:0] io_cons_1_0,
  input  [7:0] io_cons_1_1,
  input  [7:0] io_cons_1_2,
  input  [7:0] io_cons_1_3,
  input  [7:0] io_cons_2_0,
  input  [7:0] io_cons_2_1,
  input  [7:0] io_cons_2_2,
  input  [7:0] io_cons_2_3,
  input  [7:0] io_cons_3_0,
  input  [7:0] io_cons_3_1,
  input  [7:0] io_cons_3_2,
  input  [7:0] io_cons_3_3,
  input  [7:0] io_cons_4_0,
  input  [7:0] io_cons_4_1,
  input  [7:0] io_cons_4_2,
  input  [7:0] io_cons_4_3,
  input  [7:0] io_rem_3_5_0,
  input  [7:0] io_rem_3_5_1,
  input  [7:0] io_pre_sel_0_0,
  input  [7:0] io_pre_sel_0_1,
  input  [7:0] io_pre_sel_1_0,
  input  [7:0] io_pre_sel_1_1,
  input  [7:0] io_pre_sel_2_0,
  input  [7:0] io_pre_sel_2_1,
  input  [7:0] io_pre_sel_3_0,
  input  [7:0] io_pre_sel_3_1,
  output [7:0] io_nxt_sel_0_0,
  output [7:0] io_nxt_sel_0_1,
  output [7:0] io_nxt_sel_1_0,
  output [7:0] io_nxt_sel_1_1,
  output [7:0] io_nxt_sel_2_0,
  output [7:0] io_nxt_sel_2_1,
  output [7:0] io_nxt_sel_3_0,
  output [7:0] io_nxt_sel_3_1
);

  wire [7:0] _csa_sel_3_io_out_1;
  wire [7:0] _csa_sel_2_io_out_1;
  wire [7:0] _csa_sel_1_io_out_1;
  wire [7:0] _csa_sel_0_io_out_1;
  wire [7:0] _sign_0_T = 8'(io_pre_sel_0_0 + io_pre_sel_0_1);
  wire [7:0] _sign_1_T = 8'(io_pre_sel_1_0 + io_pre_sel_1_1);
  wire [7:0] _sign_2_T = 8'(io_pre_sel_2_0 + io_pre_sel_2_1);
  wire [7:0] _sign_3_T = 8'(io_pre_sel_3_0 + io_pre_sel_3_1);
  CSA3_2_3988 csa_sel_0 (
    .io_in_0  (io_rem_3_5_0),
    .io_in_1  (io_rem_3_5_1),
    .io_in_2
      ((io_q_j[0] ? io_cons_0_0 : 8'h0) | (io_q_j[1] ? io_cons_1_0 : 8'h0)
       | (io_q_j[2] ? io_cons_2_0 : 8'h0) | (io_q_j[3] ? io_cons_3_0 : 8'h0)
       | (io_q_j[4] ? io_cons_4_0 : 8'h0)),
    .io_out_0 (io_nxt_sel_0_0),
    .io_out_1 (_csa_sel_0_io_out_1)
  );
  CSA3_2_3988 csa_sel_1 (
    .io_in_0  (io_rem_3_5_0),
    .io_in_1  (io_rem_3_5_1),
    .io_in_2
      ((io_q_j[0] ? io_cons_0_1 : 8'h0) | (io_q_j[1] ? io_cons_1_1 : 8'h0)
       | (io_q_j[2] ? io_cons_2_1 : 8'h0) | (io_q_j[3] ? io_cons_3_1 : 8'h0)
       | (io_q_j[4] ? io_cons_4_1 : 8'h0)),
    .io_out_0 (io_nxt_sel_1_0),
    .io_out_1 (_csa_sel_1_io_out_1)
  );
  CSA3_2_3988 csa_sel_2 (
    .io_in_0  (io_rem_3_5_0),
    .io_in_1  (io_rem_3_5_1),
    .io_in_2
      ((io_q_j[0] ? io_cons_0_2 : 8'h0) | (io_q_j[1] ? io_cons_1_2 : 8'h0)
       | (io_q_j[2] ? io_cons_2_2 : 8'h0) | (io_q_j[3] ? io_cons_3_2 : 8'h0)
       | (io_q_j[4] ? io_cons_4_2 : 8'h0)),
    .io_out_0 (io_nxt_sel_2_0),
    .io_out_1 (_csa_sel_2_io_out_1)
  );
  CSA3_2_3988 csa_sel_3 (
    .io_in_0  (io_rem_3_5_0),
    .io_in_1  (io_rem_3_5_1),
    .io_in_2
      ((io_q_j[0] ? io_cons_0_3 : 8'h0) | (io_q_j[1] ? io_cons_1_3 : 8'h0)
       | (io_q_j[2] ? io_cons_2_3 : 8'h0) | (io_q_j[3] ? io_cons_3_3 : 8'h0)
       | (io_q_j[4] ? io_cons_4_3 : 8'h0)),
    .io_out_0 (io_nxt_sel_3_0),
    .io_out_1 (_csa_sel_3_io_out_1)
  );
  SignDec SD_sel (
    .io_sign_0 (_sign_0_T[7]),
    .io_sign_1 (_sign_1_T[7]),
    .io_sign_2 (_sign_2_T[7]),
    .io_sign_3 (_sign_3_T[7]),
    .io_q      (io_q_j_1)
  );
  assign io_nxt_sel_0_1 = {_csa_sel_0_io_out_1[6:0], 1'h0};
  assign io_nxt_sel_1_1 = {_csa_sel_1_io_out_1[6:0], 1'h0};
  assign io_nxt_sel_2_1 = {_csa_sel_2_io_out_1[6:0], 1'h0};
  assign io_nxt_sel_3_1 = {_csa_sel_3_io_out_1[6:0], 1'h0};
endmodule

