# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/sources_1/new/fux4to1.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/sources_1/new/fux8to1.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/sources_1/new/fullsend.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/sources_1/imports/Downloads/lab3_digsel.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/sources_1/new/hex7seg.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/sources_1/new/BusFux.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/sources_1/new/AddSub8.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/imports/sources_1/new/TopGun.v"
verilog xil_defaultlib  "../../../project_1.srcs/sim_1/imports/Desktop/lab2_tests.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
