// Seed: 2698566975
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd50
) (
    output logic id_0,
    input  uwire id_1,
    input  wand  _id_2,
    input  wire  id_3,
    input  wire  id_4,
    output uwire id_5
    , id_12,
    input  tri1  id_6
    , id_13,
    input  wire  id_7,
    input  tri1  id_8,
    output wor   id_9,
    input  wor   id_10
);
  always @(posedge -1 or posedge id_7) id_0 <= 1;
  wire [id_2 : -1 'b0] id_14;
  wire id_15;
  module_0 modCall_1 (
      id_15,
      id_13,
      id_13
  );
endmodule
