BOARD_PART:(string) DEFAULT_VALUE ()==CURRENT_VALUE (xilinx.com:zc706:part0:1.3)
COMPXLIB.ACTIVEHDL_COMPILED_LIBRARY_DIR:(string) DEFAULT_VALUE (C:/Users/steining/Desktop/MPW3/caribou-soc/caribou-soc.cache/compile_simlib/activehdl)==CURRENT_VALUE (C:/Users/steining/Desktop/MPW3/caribou-soc/caribou-soc.cache/compile_simlib/activehdl)
COMPXLIB.FUNCSIM:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
COMPXLIB.IES_COMPILED_LIBRARY_DIR:(string) DEFAULT_VALUE (C:/Users/steining/Desktop/MPW3/caribou-soc/caribou-soc.cache/compile_simlib/ies)==CURRENT_VALUE (C:/Users/steining/Desktop/MPW3/caribou-soc/caribou-soc.cache/compile_simlib/ies)
COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR:(string) DEFAULT_VALUE (C:/Users/steining/Desktop/MPW3/caribou-soc/caribou-soc.cache/compile_simlib/modelsim)==CURRENT_VALUE (C:/Users/steining/Desktop/MPW3/caribou-soc/caribou-soc.cache/compile_simlib/modelsim)
COMPXLIB.OVERWRITE_LIBS:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
COMPXLIB.QUESTA_COMPILED_LIBRARY_DIR:(string) DEFAULT_VALUE (C:/Users/steining/Desktop/MPW3/caribou-soc/caribou-soc.cache/compile_simlib/questa)==CURRENT_VALUE (C:/Users/steining/Desktop/MPW3/caribou-soc/caribou-soc.cache/compile_simlib/questa)
COMPXLIB.RIVIERA_COMPILED_LIBRARY_DIR:(string) DEFAULT_VALUE (C:/Users/steining/Desktop/MPW3/caribou-soc/caribou-soc.cache/compile_simlib/riviera)==CURRENT_VALUE (C:/Users/steining/Desktop/MPW3/caribou-soc/caribou-soc.cache/compile_simlib/riviera)
COMPXLIB.TIMESIM:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
COMPXLIB.VCS_COMPILED_LIBRARY_DIR:(string) DEFAULT_VALUE (C:/Users/steining/Desktop/MPW3/caribou-soc/caribou-soc.cache/compile_simlib/vcs)==CURRENT_VALUE (C:/Users/steining/Desktop/MPW3/caribou-soc/caribou-soc.cache/compile_simlib/vcs)
COMPXLIB.XSIM_COMPILED_LIBRARY_DIR:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
CORECONTAINER.ENABLE:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
DEFAULT_LIB:(string) DEFAULT_VALUE ()==CURRENT_VALUE (xil_defaultlib)
DSA.ACCELERATOR_BINARY_CONTENT:(string) DEFAULT_VALUE ()==CURRENT_VALUE (bitstream)
DSA.ACCELERATOR_BINARY_FORMAT:(string) DEFAULT_VALUE ()==CURRENT_VALUE (xclbin2)
DSA.BOARD_ID:(string) DEFAULT_VALUE ()==CURRENT_VALUE (zc706)
DSA.DESCRIPTION:(string) DEFAULT_VALUE ()==CURRENT_VALUE (Vivado generated DSA)
DSA.DR_BD_BASE_ADDRESS:(string) DEFAULT_VALUE ()==CURRENT_VALUE (0)
DSA.EMU_DIR:(string) DEFAULT_VALUE ()==CURRENT_VALUE (emu)
DSA.FLASH_INTERFACE_TYPE:(string) DEFAULT_VALUE ()==CURRENT_VALUE (bpix16)
DSA.FLASH_OFFSET_ADDRESS:(string) DEFAULT_VALUE ()==CURRENT_VALUE (0)
DSA.FLASH_SIZE:(string) DEFAULT_VALUE ()==CURRENT_VALUE (1024)
DSA.HOST_ARCHITECTURE:(string) DEFAULT_VALUE ()==CURRENT_VALUE (x86_64)
DSA.HOST_INTERFACE:(string) DEFAULT_VALUE ()==CURRENT_VALUE (pcie)
DSA.PLATFORM_STATE:(string) DEFAULT_VALUE ()==CURRENT_VALUE (pre_synth)
DSA.ROM.DEBUG_TYPE:(int) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
DSA.ROM.PROM_TYPE:(int) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
DSA.VENDOR:(string) DEFAULT_VALUE ()==CURRENT_VALUE (xilinx)
DSA.VERSION:(string) DEFAULT_VALUE ()==CURRENT_VALUE (0.0)
ENABLE_OPTIONAL_RUNS_STA:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ENABLE_VHDL_2008:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (1)
GENERATE_IP_UPGRADE_LOG:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
IP_CACHE_PERMISSIONS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE (read write)
IP_INTERFACE_INFERENCE_PRIORITY:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
IP_OUTPUT_REPO:(string) DEFAULT_VALUE ()==CURRENT_VALUE (C:/Users/steining/Desktop/MPW3/caribou-soc/caribou-soc.cache/ip)
IS_READONLY:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
LEGACY_IP_REPO_PATHS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
MEM.ENABLE_MEMORY_MAP_GENERATION:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (1)
PROJECT_TYPE:(enum) DEFAULT_VALUE (Default)==CURRENT_VALUE (Default)
PR_FLOW:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
SIM.CENTRAL_DIR:(string) DEFAULT_VALUE ()==CURRENT_VALUE (C:/Users/steining/Desktop/MPW3/caribou-soc/caribou-soc.ip_user_files)
SIM.IP.AUTO_EXPORT_SCRIPTS:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (1)
SIM.USE_IP_COMPILED_LIBS:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
SIMULATOR_LANGUAGE:(enum) DEFAULT_VALUE (Verilog)==CURRENT_VALUE (Mixed)
SOURCE_MGMT_MODE:(enum) DEFAULT_VALUE (All)==CURRENT_VALUE (All)
TARGET_LANGUAGE:(enum) DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
TARGET_SIMULATOR:(string) DEFAULT_VALUE (XSim)==CURRENT_VALUE (Questa)
TOOL_FLOW:(enum) DEFAULT_VALUE (Vivado)==CURRENT_VALUE (Vivado)
WEBTALK.ACTIVEHDL_EXPORT_SIM:(string) DEFAULT_VALUE (0)==CURRENT_VALUE (80)
WEBTALK.IES_EXPORT_SIM:(string) DEFAULT_VALUE (0)==CURRENT_VALUE (80)
WEBTALK.MODELSIM_EXPORT_SIM:(string) DEFAULT_VALUE (0)==CURRENT_VALUE (80)
WEBTALK.QUESTA_EXPORT_SIM:(string) DEFAULT_VALUE (0)==CURRENT_VALUE (80)
WEBTALK.RIVIERA_EXPORT_SIM:(string) DEFAULT_VALUE (0)==CURRENT_VALUE (80)
WEBTALK.VCS_EXPORT_SIM:(string) DEFAULT_VALUE (0)==CURRENT_VALUE (80)
WEBTALK.XSIM_EXPORT_SIM:(string) DEFAULT_VALUE (0)==CURRENT_VALUE (80)
XPM_LIBRARIES:(string*) DEFAULT_VALUE ()==CURRENT_VALUE (XPM_CDC XPM_FIFO XPM_MEMORY)
XSIM.ARRAY_DISPLAY_LIMIT:(string) DEFAULT_VALUE (1024)==CURRENT_VALUE (1024)
XSIM.RADIX:(enum) DEFAULT_VALUE (hex)==CURRENT_VALUE (hex)
XSIM.TIME_UNIT:(enum) DEFAULT_VALUE (ns)==CURRENT_VALUE (ns)
XSIM.TRACE_LIMIT:(string) DEFAULT_VALUE (65536)==CURRENT_VALUE (65536)
axi_register_array_v1_0_S00_AXI.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
axi_register_array_v1_0_S00_AXI.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_register_array_v1_0_S00_AXI.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
axi_register_array_v1_0_S00_AXI.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
axi_register_array_v1_0_S00_AXI.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
axi_register_array_v1_0_S00_AXI.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
axi_register_array_v1_0_S00_AXI.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
axi_register_array_v1_0_S00_AXI.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
GBE_SFP.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
GBE_SFP.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
GBE_SFP.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
GBE_SFP.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
GBE_SFP.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
GBE_SFP.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
GBE_SFP.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
GBE_SFP.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
check_for_ARP_request.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
check_for_ARP_request.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
check_for_ARP_request.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
check_for_ARP_request.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
check_for_ARP_request.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
check_for_ARP_request.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
check_for_ARP_request.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
check_for_ARP_request.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
check_for_ping_request.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
check_for_ping_request.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
check_for_ping_request.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
check_for_ping_request.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
check_for_ping_request.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
check_for_ping_request.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
check_for_ping_request.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
check_for_ping_request.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dec_8b10b.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
dec_8b10b.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dec_8b10b.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
dec_8b10b.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
dec_8b10b.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
dec_8b10b.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
dec_8b10b.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
dec_8b10b.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
heartbeat.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
heartbeat.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
heartbeat.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
heartbeat.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
heartbeat.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
heartbeat.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
heartbeat.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
heartbeat.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
reset_TS.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
reset_TS.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
reset_TS.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
reset_TS.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
reset_TS.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
reset_TS.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
reset_TS.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
reset_TS.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sim_TLU_aida_fsm.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
sim_TLU_aida_fsm.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sim_TLU_aida_fsm.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
sim_TLU_aida_fsm.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
sim_TLU_aida_fsm.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
sim_TLU_aida_fsm.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
sim_TLU_aida_fsm.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sim_TLU_aida_fsm.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
transmit_arp_reply.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
transmit_arp_reply.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
transmit_arp_reply.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
transmit_arp_reply.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
transmit_arp_reply.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
transmit_arp_reply.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
transmit_arp_reply.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
transmit_arp_reply.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
transmit_fsm.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
transmit_fsm.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
transmit_fsm.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
transmit_fsm.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
transmit_fsm.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
transmit_fsm.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
transmit_fsm.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
transmit_fsm.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
transmit_ping_reply.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
transmit_ping_reply.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
transmit_ping_reply.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
transmit_ping_reply.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
transmit_ping_reply.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
transmit_ping_reply.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
transmit_ping_reply.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
transmit_ping_reply.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cw_8b10b_enc.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
cw_8b10b_enc.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cw_8b10b_enc.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
cw_8b10b_enc.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
cw_8b10b_enc.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
cw_8b10b_enc.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
cw_8b10b_enc.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cw_8b10b_enc.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
cw_8b10b_enc.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
DDR_IN_SHIFT.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
DDR_IN_SHIFT.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
DDR_IN_SHIFT.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
DDR_IN_SHIFT.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
DDR_IN_SHIFT.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
DDR_IN_SHIFT.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
DDR_IN_SHIFT.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
DDR_IN_SHIFT.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
SIN.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
SIN.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
SIN.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
SIN.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
SIN.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
SIN.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
SIN.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
SIN.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
TLU_TDH.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
TLU_TDH.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
TLU_TDH.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
TLU_TDH.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
TLU_TDH.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
TLU_TDH.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
TLU_TDH.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
TLU_TDH.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
data_reg_buffer.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
data_reg_buffer.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
data_reg_buffer.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
data_reg_buffer.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
data_reg_buffer.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
data_reg_buffer.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
data_reg_buffer.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
data_reg_buffer.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
decode_fifo.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
decode_fifo.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
decode_fifo.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
decode_fifo.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
decode_fifo.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
decode_fifo.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
decode_fifo.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
decode_fifo.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
send_SOUT_testpattern_sm.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
send_SOUT_testpattern_sm.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
send_SOUT_testpattern_sm.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
send_SOUT_testpattern_sm.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
send_SOUT_testpattern_sm.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
send_SOUT_testpattern_sm.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
send_SOUT_testpattern_sm.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
send_SOUT_testpattern_sm.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ser_out.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
ser_out.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ser_out.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ser_out.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ser_out.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ser_out.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
ser_out.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ser_out.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sim_TLU_fsm.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
sim_TLU_fsm.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sim_TLU_fsm.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
sim_TLU_fsm.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
sim_TLU_fsm.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
sim_TLU_fsm.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
sim_TLU_fsm.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
sim_TLU_fsm.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
caribou_top_wrapper.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
caribou_top_wrapper.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
caribou_top_wrapper.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
caribou_top_wrapper.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
caribou_top_wrapper.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
caribou_top_wrapper.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
caribou_top_wrapper.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
caribou_top_wrapper.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
CW_8b10b_dec.sv=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (SystemVerilog)
CW_8b10b_dec.sv=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
CW_8b10b_dec.sv=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
CW_8b10b_dec.sv=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
CW_8b10b_dec.sv=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
CW_8b10b_dec.sv=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
CW_8b10b_dec.sv=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
CW_8b10b_dec.sv=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
CW_8b10b_dec.sv=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
shutter_TOT_counter.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
shutter_TOT_counter.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
shutter_TOT_counter.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
shutter_TOT_counter.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
shutter_TOT_counter.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
shutter_TOT_counter.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
shutter_TOT_counter.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
shutter_TOT_counter.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ADC9249.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
ADC9249.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ADC9249.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ADC9249.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ADC9249.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ADC9249.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
ADC9249.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ADC9249.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ADC9249_deser.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
ADC9249_deser.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ADC9249_deser.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ADC9249_deser.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ADC9249_deser.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ADC9249_deser.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
ADC9249_deser.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ADC9249_deser.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ADC_rx_in_reg.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
ADC_rx_in_reg.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ADC_rx_in_reg.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ADC_rx_in_reg.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ADC_rx_in_reg.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ADC_rx_in_reg.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
ADC_rx_in_reg.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ADC_rx_in_reg.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FCO_reg.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
FCO_reg.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FCO_reg.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
FCO_reg.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
FCO_reg.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
FCO_reg.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
FCO_reg.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
FCO_reg.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
WBC_RBC_counters.vhd=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (VHDL)
WBC_RBC_counters.vhd=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
WBC_RBC_counters.vhd=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
WBC_RBC_counters.vhd=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
WBC_RBC_counters.vhd=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
WBC_RBC_counters.vhd=USED_IN (string*) :DEFAULT_VALUE (synthesis simulation)==CURRENT_VALUE (synthesis simulation)
WBC_RBC_counters.vhd=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
WBC_RBC_counters.vhd=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
DESIGN_MODE:(enum) DEFAULT_VALUE (RTL)==CURRENT_VALUE (RTL)
EDIF_EXTRA_SEARCH_PATHS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
ELAB_LINK_DCPS:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ELAB_LOAD_TIMING_CONSTRAINTS:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
GENERIC:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
INCLUDE_DIRS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
LIB_MAP_FILE:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
LOOP_COUNT:(int) DEFAULT_VALUE (1000)==CURRENT_VALUE (1000)
NAME:(string) DEFAULT_VALUE (sources_1)==CURRENT_VALUE (sources_1)
TOP:(string) DEFAULT_VALUE ()==CURRENT_VALUE (caribou_top_wrapper)
VERILOG_DEFINE:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
VERILOG_UPPERCASE:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
VERILOG_VERSION:(enum) DEFAULT_VALUE (verilog_2001)==CURRENT_VALUE (verilog_2001)
VHDL_VERSION:(enum) DEFAULT_VALUE (vhdl_2k)==CURRENT_VALUE (vhdl_2k)
clk_wiz_0.xci=GENERATE_FILES_FOR_REFERENCE (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (0)
clk_wiz_0.xci=GENERATE_SYNTH_CHECKPOINT (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clk_wiz_0.xci=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clk_wiz_0.xci=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
clk_wiz_0.xci=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
clk_wiz_0.xci=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
clk_wiz_0.xci=REGISTERED_WITH_MANAGER (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (1)
clk_wiz_0.xci=SYNTH_CHECKPOINT_MODE (enum) :DEFAULT_VALUE (None)==CURRENT_VALUE (Singular)
clk_wiz_0.xci=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
clk_wiz_0.xci=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clk_wiz_0.xci=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clk_wiz_0.xci=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ADC_clk_domain_fifo.xci=GENERATE_FILES_FOR_REFERENCE (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (0)
ADC_clk_domain_fifo.xci=GENERATE_SYNTH_CHECKPOINT (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ADC_clk_domain_fifo.xci=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ADC_clk_domain_fifo.xci=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
ADC_clk_domain_fifo.xci=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
ADC_clk_domain_fifo.xci=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
ADC_clk_domain_fifo.xci=REGISTERED_WITH_MANAGER (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (1)
ADC_clk_domain_fifo.xci=SYNTH_CHECKPOINT_MODE (enum) :DEFAULT_VALUE (None)==CURRENT_VALUE (Singular)
ADC_clk_domain_fifo.xci=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
ADC_clk_domain_fifo.xci=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ADC_clk_domain_fifo.xci=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
ADC_clk_domain_fifo.xci=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clk_div.xci=GENERATE_FILES_FOR_REFERENCE (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (0)
clk_div.xci=GENERATE_SYNTH_CHECKPOINT (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clk_div.xci=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clk_div.xci=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
clk_div.xci=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
clk_div.xci=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
clk_div.xci=REGISTERED_WITH_MANAGER (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (1)
clk_div.xci=SYNTH_CHECKPOINT_MODE (enum) :DEFAULT_VALUE (None)==CURRENT_VALUE (Singular)
clk_div.xci=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
clk_div.xci=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clk_div.xci=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clk_div.xci=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
WBC_RBC_FIFO.xci=GENERATE_FILES_FOR_REFERENCE (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (0)
WBC_RBC_FIFO.xci=GENERATE_SYNTH_CHECKPOINT (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
WBC_RBC_FIFO.xci=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
WBC_RBC_FIFO.xci=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
WBC_RBC_FIFO.xci=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
WBC_RBC_FIFO.xci=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
WBC_RBC_FIFO.xci=REGISTERED_WITH_MANAGER (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (1)
WBC_RBC_FIFO.xci=SYNTH_CHECKPOINT_MODE (enum) :DEFAULT_VALUE (None)==CURRENT_VALUE (Singular)
WBC_RBC_FIFO.xci=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
WBC_RBC_FIFO.xci=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
WBC_RBC_FIFO.xci=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
WBC_RBC_FIFO.xci=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
data_fifo.xci=GENERATE_FILES_FOR_REFERENCE (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (0)
data_fifo.xci=GENERATE_SYNTH_CHECKPOINT (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
data_fifo.xci=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
data_fifo.xci=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
data_fifo.xci=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
data_fifo.xci=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
data_fifo.xci=REGISTERED_WITH_MANAGER (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (1)
data_fifo.xci=SYNTH_CHECKPOINT_MODE (enum) :DEFAULT_VALUE (None)==CURRENT_VALUE (Singular)
data_fifo.xci=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
data_fifo.xci=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
data_fifo.xci=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
data_fifo.xci=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fifo_ADC_TLU_hist.xci=GENERATE_FILES_FOR_REFERENCE (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (0)
fifo_ADC_TLU_hist.xci=GENERATE_SYNTH_CHECKPOINT (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fifo_ADC_TLU_hist.xci=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fifo_ADC_TLU_hist.xci=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
fifo_ADC_TLU_hist.xci=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
fifo_ADC_TLU_hist.xci=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
fifo_ADC_TLU_hist.xci=REGISTERED_WITH_MANAGER (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (1)
fifo_ADC_TLU_hist.xci=SYNTH_CHECKPOINT_MODE (enum) :DEFAULT_VALUE (None)==CURRENT_VALUE (Singular)
fifo_ADC_TLU_hist.xci=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
fifo_ADC_TLU_hist.xci=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fifo_ADC_TLU_hist.xci=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fifo_ADC_TLU_hist.xci=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fifo_generator_0.xci=GENERATE_FILES_FOR_REFERENCE (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (0)
fifo_generator_0.xci=GENERATE_SYNTH_CHECKPOINT (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fifo_generator_0.xci=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fifo_generator_0.xci=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
fifo_generator_0.xci=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
fifo_generator_0.xci=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
fifo_generator_0.xci=REGISTERED_WITH_MANAGER (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (1)
fifo_generator_0.xci=SYNTH_CHECKPOINT_MODE (enum) :DEFAULT_VALUE (None)==CURRENT_VALUE (Singular)
fifo_generator_0.xci=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
fifo_generator_0.xci=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fifo_generator_0.xci=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fifo_generator_0.xci=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
gig_ethernet_pcs_pma_1.xci=GENERATE_FILES_FOR_REFERENCE (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (0)
gig_ethernet_pcs_pma_1.xci=GENERATE_SYNTH_CHECKPOINT (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
gig_ethernet_pcs_pma_1.xci=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
gig_ethernet_pcs_pma_1.xci=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
gig_ethernet_pcs_pma_1.xci=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
gig_ethernet_pcs_pma_1.xci=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
gig_ethernet_pcs_pma_1.xci=REGISTERED_WITH_MANAGER (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (1)
gig_ethernet_pcs_pma_1.xci=SYNTH_CHECKPOINT_MODE (enum) :DEFAULT_VALUE (None)==CURRENT_VALUE (Singular)
gig_ethernet_pcs_pma_1.xci=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
gig_ethernet_pcs_pma_1.xci=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
gig_ethernet_pcs_pma_1.xci=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
gig_ethernet_pcs_pma_1.xci=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tri_mode_ethernet_mac_1.xci=GENERATE_FILES_FOR_REFERENCE (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (0)
tri_mode_ethernet_mac_1.xci=GENERATE_SYNTH_CHECKPOINT (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tri_mode_ethernet_mac_1.xci=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tri_mode_ethernet_mac_1.xci=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
tri_mode_ethernet_mac_1.xci=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
tri_mode_ethernet_mac_1.xci=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
tri_mode_ethernet_mac_1.xci=REGISTERED_WITH_MANAGER (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (1)
tri_mode_ethernet_mac_1.xci=SYNTH_CHECKPOINT_MODE (enum) :DEFAULT_VALUE (None)==CURRENT_VALUE (Singular)
tri_mode_ethernet_mac_1.xci=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
tri_mode_ethernet_mac_1.xci=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tri_mode_ethernet_mac_1.xci=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
tri_mode_ethernet_mac_1.xci=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fifo_generator_1.xci=GENERATE_FILES_FOR_REFERENCE (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (0)
fifo_generator_1.xci=GENERATE_SYNTH_CHECKPOINT (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fifo_generator_1.xci=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fifo_generator_1.xci=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
fifo_generator_1.xci=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
fifo_generator_1.xci=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
fifo_generator_1.xci=REGISTERED_WITH_MANAGER (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (1)
fifo_generator_1.xci=SYNTH_CHECKPOINT_MODE (enum) :DEFAULT_VALUE (None)==CURRENT_VALUE (Singular)
fifo_generator_1.xci=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
fifo_generator_1.xci=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fifo_generator_1.xci=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
fifo_generator_1.xci=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
GBE_rx_fifo.xci=GENERATE_FILES_FOR_REFERENCE (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (0)
GBE_rx_fifo.xci=GENERATE_SYNTH_CHECKPOINT (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
GBE_rx_fifo.xci=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
GBE_rx_fifo.xci=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
GBE_rx_fifo.xci=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
GBE_rx_fifo.xci=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
GBE_rx_fifo.xci=REGISTERED_WITH_MANAGER (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (1)
GBE_rx_fifo.xci=SYNTH_CHECKPOINT_MODE (enum) :DEFAULT_VALUE (None)==CURRENT_VALUE (Singular)
GBE_rx_fifo.xci=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
GBE_rx_fifo.xci=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
GBE_rx_fifo.xci=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
GBE_rx_fifo.xci=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
PLL_20MHz_to_320MHz.xci=GENERATE_FILES_FOR_REFERENCE (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (0)
PLL_20MHz_to_320MHz.xci=GENERATE_SYNTH_CHECKPOINT (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
PLL_20MHz_to_320MHz.xci=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
PLL_20MHz_to_320MHz.xci=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
PLL_20MHz_to_320MHz.xci=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
PLL_20MHz_to_320MHz.xci=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
PLL_20MHz_to_320MHz.xci=REGISTERED_WITH_MANAGER (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (1)
PLL_20MHz_to_320MHz.xci=SYNTH_CHECKPOINT_MODE (enum) :DEFAULT_VALUE (None)==CURRENT_VALUE (Singular)
PLL_20MHz_to_320MHz.xci=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
PLL_20MHz_to_320MHz.xci=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
PLL_20MHz_to_320MHz.xci=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
PLL_20MHz_to_320MHz.xci=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
PLL_40MHz_to_320MHz.xci=GENERATE_FILES_FOR_REFERENCE (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (0)
PLL_40MHz_to_320MHz.xci=GENERATE_SYNTH_CHECKPOINT (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
PLL_40MHz_to_320MHz.xci=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
PLL_40MHz_to_320MHz.xci=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
PLL_40MHz_to_320MHz.xci=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
PLL_40MHz_to_320MHz.xci=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
PLL_40MHz_to_320MHz.xci=REGISTERED_WITH_MANAGER (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (1)
PLL_40MHz_to_320MHz.xci=SYNTH_CHECKPOINT_MODE (enum) :DEFAULT_VALUE (None)==CURRENT_VALUE (Singular)
PLL_40MHz_to_320MHz.xci=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
PLL_40MHz_to_320MHz.xci=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
PLL_40MHz_to_320MHz.xci=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
PLL_40MHz_to_320MHz.xci=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
PLL_40MHz_to_640MHz.xci=GENERATE_FILES_FOR_REFERENCE (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (0)
PLL_40MHz_to_640MHz.xci=GENERATE_SYNTH_CHECKPOINT (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
PLL_40MHz_to_640MHz.xci=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
PLL_40MHz_to_640MHz.xci=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
PLL_40MHz_to_640MHz.xci=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
PLL_40MHz_to_640MHz.xci=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
PLL_40MHz_to_640MHz.xci=REGISTERED_WITH_MANAGER (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (1)
PLL_40MHz_to_640MHz.xci=SYNTH_CHECKPOINT_MODE (enum) :DEFAULT_VALUE (None)==CURRENT_VALUE (Singular)
PLL_40MHz_to_640MHz.xci=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
PLL_40MHz_to_640MHz.xci=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
PLL_40MHz_to_640MHz.xci=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
PLL_40MHz_to_640MHz.xci=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
transmit_fifo.xci=GENERATE_FILES_FOR_REFERENCE (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (0)
transmit_fifo.xci=GENERATE_SYNTH_CHECKPOINT (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
transmit_fifo.xci=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
transmit_fifo.xci=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
transmit_fifo.xci=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
transmit_fifo.xci=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
transmit_fifo.xci=REGISTERED_WITH_MANAGER (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (1)
transmit_fifo.xci=SYNTH_CHECKPOINT_MODE (enum) :DEFAULT_VALUE (None)==CURRENT_VALUE (Singular)
transmit_fifo.xci=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
transmit_fifo.xci=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
transmit_fifo.xci=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
transmit_fifo.xci=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clock_domain_fifo.xci=GENERATE_FILES_FOR_REFERENCE (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (0)
clock_domain_fifo.xci=GENERATE_SYNTH_CHECKPOINT (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clock_domain_fifo.xci=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clock_domain_fifo.xci=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
clock_domain_fifo.xci=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
clock_domain_fifo.xci=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
clock_domain_fifo.xci=REGISTERED_WITH_MANAGER (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (1)
clock_domain_fifo.xci=SYNTH_CHECKPOINT_MODE (enum) :DEFAULT_VALUE (None)==CURRENT_VALUE (Singular)
clock_domain_fifo.xci=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation simulation)==CURRENT_VALUE (synthesis implementation simulation)
clock_domain_fifo.xci=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clock_domain_fifo.xci=USED_IN_SIMULATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
clock_domain_fifo.xci=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pin_assignment.xdc=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (XDC)
pin_assignment.xdc=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pin_assignment.xdc=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
pin_assignment.xdc=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
pin_assignment.xdc=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
pin_assignment.xdc=PROCESSING_ORDER (enum) :DEFAULT_VALUE (NORMAL)==CURRENT_VALUE (NORMAL)
pin_assignment.xdc=SCOPED_TO_CELLS (string*) :DEFAULT_VALUE ()==CURRENT_VALUE ()
pin_assignment.xdc=SCOPED_TO_REF (string) :DEFAULT_VALUE ()==CURRENT_VALUE ()
pin_assignment.xdc=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation)==CURRENT_VALUE (synthesis implementation)
pin_assignment.xdc=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
pin_assignment.xdc=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
timing_constraints.xdc=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (XDC)
timing_constraints.xdc=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
timing_constraints.xdc=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
timing_constraints.xdc=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
timing_constraints.xdc=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
timing_constraints.xdc=PROCESSING_ORDER (enum) :DEFAULT_VALUE (NORMAL)==CURRENT_VALUE (NORMAL)
timing_constraints.xdc=SCOPED_TO_CELLS (string*) :DEFAULT_VALUE ()==CURRENT_VALUE ()
timing_constraints.xdc=SCOPED_TO_REF (string) :DEFAULT_VALUE ()==CURRENT_VALUE ()
timing_constraints.xdc=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation)==CURRENT_VALUE (synthesis implementation)
timing_constraints.xdc=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
timing_constraints.xdc=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
location_constraints.xdc=FILE_TYPE (enum) :DEFAULT_VALUE (Verilog)==CURRENT_VALUE (XDC)
location_constraints.xdc=IS_ENABLED (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
location_constraints.xdc=IS_GLOBAL_INCLUDE (bool) :DEFAULT_VALUE (0)==CURRENT_VALUE (0)
location_constraints.xdc=LIBRARY (string) :DEFAULT_VALUE (xil_defaultlib)==CURRENT_VALUE (xil_defaultlib)
location_constraints.xdc=PATH_MODE (enum) :DEFAULT_VALUE (RelativeFirst)==CURRENT_VALUE (RelativeFirst)
location_constraints.xdc=PROCESSING_ORDER (enum) :DEFAULT_VALUE (NORMAL)==CURRENT_VALUE (NORMAL)
location_constraints.xdc=SCOPED_TO_CELLS (string*) :DEFAULT_VALUE ()==CURRENT_VALUE ()
location_constraints.xdc=SCOPED_TO_REF (string) :DEFAULT_VALUE ()==CURRENT_VALUE ()
location_constraints.xdc=USED_IN (string*) :DEFAULT_VALUE (synthesis implementation)==CURRENT_VALUE (synthesis implementation)
location_constraints.xdc=USED_IN_IMPLEMENTATION (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
location_constraints.xdc=USED_IN_SYNTHESIS (bool) :DEFAULT_VALUE (1)==CURRENT_VALUE (1)
CONSTRS_TYPE:(enum) DEFAULT_VALUE (XDC)==CURRENT_VALUE (XDC)
NAME:(string) DEFAULT_VALUE (constrs_1)==CURRENT_VALUE (constrs_1)
TARGET_CONSTRS_FILE:(string) DEFAULT_VALUE ()==CURRENT_VALUE ($PSRCDIR/caribou-soc.srcs/constrs_1/imports/sources/pin_assignment.xdc)
TARGET_UCF:(string) DEFAULT_VALUE ()==CURRENT_VALUE ($PSRCDIR/caribou-soc.srcs/constrs_1/imports/sources/pin_assignment.xdc)
32BIT:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
GENERIC:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
INCLUDE_DIRS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
INCREMENTAL:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
NAME:(string) DEFAULT_VALUE (sim_1)==CURRENT_VALUE (sim_1)
NL.CELL:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
NL.INCL_UNISIM_MODELS:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
NL.PROCESS_CORNER:(string) DEFAULT_VALUE (slow)==CURRENT_VALUE (slow)
NL.RENAME_TOP:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
NL.SDF_ANNO:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
NL.WRITE_ALL_OVERRIDES:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
QUESTA.COMPILE.LOAD_GLBL:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
QUESTA.COMPILE.SCCOM.MORE_OPTIONS:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
QUESTA.COMPILE.TCL.PRE:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
QUESTA.COMPILE.USE_EXPLICIT_DECL:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
QUESTA.COMPILE.VCOM.MORE_OPTIONS:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
QUESTA.COMPILE.VHDL_SYNTAX:(enum) DEFAULT_VALUE (93)==CURRENT_VALUE (93)
QUESTA.COMPILE.VLOG.MORE_OPTIONS:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
QUESTA.ELABORATE.ACC:(enum) DEFAULT_VALUE (acc=npr)==CURRENT_VALUE (acc=npr)
QUESTA.ELABORATE.SCCOM.MORE_OPTIONS:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
QUESTA.ELABORATE.VOPT.MORE_OPTIONS:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
QUESTA.SIMULATE.CUSTOM_DO:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
QUESTA.SIMULATE.CUSTOM_UDO:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
QUESTA.SIMULATE.CUSTOM_WAVE_DO:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
QUESTA.SIMULATE.IEEE_WARNINGS:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
QUESTA.SIMULATE.LOG_ALL_SIGNALS:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
QUESTA.SIMULATE.RUNTIME:(string) DEFAULT_VALUE (1000ns)==CURRENT_VALUE (1000ns)
QUESTA.SIMULATE.SAIF:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
QUESTA.SIMULATE.SAIF_SCOPE:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
QUESTA.SIMULATE.SDF_DELAY:(enum) DEFAULT_VALUE (sdfmax)==CURRENT_VALUE (sdfmax)
QUESTA.SIMULATE.TCL.POST:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
QUESTA.SIMULATE.VSIM.MORE_OPTIONS:(string) DEFAULT_VALUE ()==CURRENT_VALUE ()
SOURCE_SET:(string) DEFAULT_VALUE (sources_1)==CURRENT_VALUE (sources_1)
SYSTEMC_INCLUDE_DIRS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
TOP:(string) DEFAULT_VALUE ()==CURRENT_VALUE (caribou_top_wrapper)
TOP_LIB:(string) DEFAULT_VALUE ()==CURRENT_VALUE (xil_defaultlib)
TRANSPORT_INT_DELAY:(string) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
TRANSPORT_PATH_DELAY:(string) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
VERILOG_DEFINE:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
VERILOG_UPPERCASE:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
NAME:(string) DEFAULT_VALUE (utils_1)==CURRENT_VALUE (utils_1)
CONSTRSET:(string) DEFAULT_VALUE (constrs_1)==CURRENT_VALUE (constrs_1)
DESCRIPTION:(string) DEFAULT_VALUE (Vivado Synthesis Defaults)==CURRENT_VALUE (Vivado Synthesis Defaults)
FLOW:(string) DEFAULT_VALUE (Vivado Synthesis 2017)==CURRENT_VALUE (Vivado Synthesis 2017)
NAME:(string) DEFAULT_VALUE (synth_1)==CURRENT_VALUE (synth_1)
NEEDS_REFRESH:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (1)
SRCSET:(string) DEFAULT_VALUE (sources_1)==CURRENT_VALUE (sources_1)
INCLUDE_IN_ARCHIVE:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
GEN_FULL_BITSTREAM:(unknown) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STRATEGY:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE (Vivado Synthesis Defaults)
STEPS.SYNTH_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.SYNTH_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY:(unknown) DEFAULT_VALUE (rebuilt)==CURRENT_VALUE (rebuilt)
STEPS.SYNTH_DESIGN.ARGS.GATED_CLOCK_CONVERSION:(unknown) DEFAULT_VALUE (off)==CURRENT_VALUE (off)
STEPS.SYNTH_DESIGN.ARGS.BUFG:(unknown) DEFAULT_VALUE (12)==CURRENT_VALUE (12)
STEPS.SYNTH_DESIGN.ARGS.FANOUT_LIMIT:(unknown) DEFAULT_VALUE (10000)==CURRENT_VALUE (10000)
STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE:(unknown) DEFAULT_VALUE (Default)==CURRENT_VALUE (Default)
STEPS.SYNTH_DESIGN.ARGS.RETIMING:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.SYNTH_DESIGN.ARGS.FSM_EXTRACTION:(unknown) DEFAULT_VALUE (auto)==CURRENT_VALUE (auto)
STEPS.SYNTH_DESIGN.ARGS.KEEP_EQUIVALENT_REGISTERS:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.SYNTH_DESIGN.ARGS.RESOURCE_SHARING:(unknown) DEFAULT_VALUE (auto)==CURRENT_VALUE (auto)
STEPS.SYNTH_DESIGN.ARGS.CONTROL_SET_OPT_THRESHOLD:(unknown) DEFAULT_VALUE (auto)==CURRENT_VALUE (auto)
STEPS.SYNTH_DESIGN.ARGS.NO_LC:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.SYNTH_DESIGN.ARGS.NO_SRLEXTRACT:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.SYNTH_DESIGN.ARGS.SHREG_MIN_SIZE:(unknown) DEFAULT_VALUE (3)==CURRENT_VALUE (3)
STEPS.SYNTH_DESIGN.ARGS.MAX_BRAM:(unknown) DEFAULT_VALUE (-1)==CURRENT_VALUE (-1)
STEPS.SYNTH_DESIGN.ARGS.MAX_URAM:(unknown) DEFAULT_VALUE (-1)==CURRENT_VALUE (-1)
STEPS.SYNTH_DESIGN.ARGS.MAX_DSP:(unknown) DEFAULT_VALUE (-1)==CURRENT_VALUE (-1)
STEPS.SYNTH_DESIGN.ARGS.MAX_BRAM_CASCADE_HEIGHT:(unknown) DEFAULT_VALUE (-1)==CURRENT_VALUE (-1)
STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT:(unknown) DEFAULT_VALUE (-1)==CURRENT_VALUE (-1)
STEPS.SYNTH_DESIGN.ARGS.CASCADE_DSP:(unknown) DEFAULT_VALUE (auto)==CURRENT_VALUE (auto)
STEPS.SYNTH_DESIGN.ARGS.ASSERT:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
CONSTRSET:(string) DEFAULT_VALUE (constrs_1)==CURRENT_VALUE (caribou_top_xlconcat_1_0)
DESCRIPTION:(string) DEFAULT_VALUE (Vivado Synthesis Defaults)==CURRENT_VALUE (Vivado Synthesis Defaults)
FLOW:(string) DEFAULT_VALUE (Vivado Synthesis 2017)==CURRENT_VALUE (Vivado Synthesis 2017)
NAME:(string) DEFAULT_VALUE (caribou_top_xlconcat_1_0_synth_1)==CURRENT_VALUE (caribou_top_xlconcat_1_0_synth_1)
NEEDS_REFRESH:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
SRCSET:(string) DEFAULT_VALUE (caribou_top_xlconcat_1_0)==CURRENT_VALUE (caribou_top_xlconcat_1_0)
INCLUDE_IN_ARCHIVE:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
GEN_FULL_BITSTREAM:(unknown) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STRATEGY:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE (Vivado Synthesis Defaults)
STEPS.SYNTH_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.SYNTH_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY:(unknown) DEFAULT_VALUE (rebuilt)==CURRENT_VALUE (rebuilt)
STEPS.SYNTH_DESIGN.ARGS.GATED_CLOCK_CONVERSION:(unknown) DEFAULT_VALUE (off)==CURRENT_VALUE (off)
STEPS.SYNTH_DESIGN.ARGS.BUFG:(unknown) DEFAULT_VALUE (12)==CURRENT_VALUE (12)
STEPS.SYNTH_DESIGN.ARGS.FANOUT_LIMIT:(unknown) DEFAULT_VALUE (10000)==CURRENT_VALUE (10000)
STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE:(unknown) DEFAULT_VALUE (Default)==CURRENT_VALUE (Default)
STEPS.SYNTH_DESIGN.ARGS.RETIMING:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.SYNTH_DESIGN.ARGS.FSM_EXTRACTION:(unknown) DEFAULT_VALUE (auto)==CURRENT_VALUE (auto)
STEPS.SYNTH_DESIGN.ARGS.KEEP_EQUIVALENT_REGISTERS:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.SYNTH_DESIGN.ARGS.RESOURCE_SHARING:(unknown) DEFAULT_VALUE (auto)==CURRENT_VALUE (auto)
STEPS.SYNTH_DESIGN.ARGS.CONTROL_SET_OPT_THRESHOLD:(unknown) DEFAULT_VALUE (auto)==CURRENT_VALUE (auto)
STEPS.SYNTH_DESIGN.ARGS.NO_LC:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.SYNTH_DESIGN.ARGS.NO_SRLEXTRACT:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.SYNTH_DESIGN.ARGS.SHREG_MIN_SIZE:(unknown) DEFAULT_VALUE (3)==CURRENT_VALUE (3)
STEPS.SYNTH_DESIGN.ARGS.MAX_BRAM:(unknown) DEFAULT_VALUE (-1)==CURRENT_VALUE (-1)
STEPS.SYNTH_DESIGN.ARGS.MAX_URAM:(unknown) DEFAULT_VALUE (-1)==CURRENT_VALUE (-1)
STEPS.SYNTH_DESIGN.ARGS.MAX_DSP:(unknown) DEFAULT_VALUE (-1)==CURRENT_VALUE (-1)
STEPS.SYNTH_DESIGN.ARGS.MAX_BRAM_CASCADE_HEIGHT:(unknown) DEFAULT_VALUE (-1)==CURRENT_VALUE (-1)
STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT:(unknown) DEFAULT_VALUE (-1)==CURRENT_VALUE (-1)
STEPS.SYNTH_DESIGN.ARGS.CASCADE_DSP:(unknown) DEFAULT_VALUE (auto)==CURRENT_VALUE (auto)
STEPS.SYNTH_DESIGN.ARGS.ASSERT:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
CONSTRSET:(string) DEFAULT_VALUE (constrs_1)==CURRENT_VALUE (constrs_1)
DESCRIPTION:(string) DEFAULT_VALUE (Vivado Synthesis Defaults)==CURRENT_VALUE (Vivado Synthesis Defaults)
FLOW:(string) DEFAULT_VALUE (Vivado Synthesis 2018)==CURRENT_VALUE (Vivado Synthesis 2018)
NAME:(string) DEFAULT_VALUE (synth_2)==CURRENT_VALUE (synth_2)
NEEDS_REFRESH:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
SRCSET:(string) DEFAULT_VALUE (sources_1)==CURRENT_VALUE (sources_1)
INCLUDE_IN_ARCHIVE:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
GEN_FULL_BITSTREAM:(unknown) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STRATEGY:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE (Vivado Synthesis Defaults)
STEPS.SYNTH_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.SYNTH_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY:(unknown) DEFAULT_VALUE (rebuilt)==CURRENT_VALUE (rebuilt)
STEPS.SYNTH_DESIGN.ARGS.GATED_CLOCK_CONVERSION:(unknown) DEFAULT_VALUE (off)==CURRENT_VALUE (off)
STEPS.SYNTH_DESIGN.ARGS.BUFG:(unknown) DEFAULT_VALUE (12)==CURRENT_VALUE (12)
STEPS.SYNTH_DESIGN.ARGS.FANOUT_LIMIT:(unknown) DEFAULT_VALUE (10000)==CURRENT_VALUE (10000)
STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE:(unknown) DEFAULT_VALUE (Default)==CURRENT_VALUE (Default)
STEPS.SYNTH_DESIGN.ARGS.RETIMING:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.SYNTH_DESIGN.ARGS.FSM_EXTRACTION:(unknown) DEFAULT_VALUE (auto)==CURRENT_VALUE (auto)
STEPS.SYNTH_DESIGN.ARGS.KEEP_EQUIVALENT_REGISTERS:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.SYNTH_DESIGN.ARGS.RESOURCE_SHARING:(unknown) DEFAULT_VALUE (auto)==CURRENT_VALUE (auto)
STEPS.SYNTH_DESIGN.ARGS.CONTROL_SET_OPT_THRESHOLD:(unknown) DEFAULT_VALUE (auto)==CURRENT_VALUE (auto)
STEPS.SYNTH_DESIGN.ARGS.NO_LC:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.SYNTH_DESIGN.ARGS.NO_SRLEXTRACT:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.SYNTH_DESIGN.ARGS.SHREG_MIN_SIZE:(unknown) DEFAULT_VALUE (3)==CURRENT_VALUE (3)
STEPS.SYNTH_DESIGN.ARGS.MAX_BRAM:(unknown) DEFAULT_VALUE (-1)==CURRENT_VALUE (-1)
STEPS.SYNTH_DESIGN.ARGS.MAX_URAM:(unknown) DEFAULT_VALUE (-1)==CURRENT_VALUE (-1)
STEPS.SYNTH_DESIGN.ARGS.MAX_DSP:(unknown) DEFAULT_VALUE (-1)==CURRENT_VALUE (-1)
STEPS.SYNTH_DESIGN.ARGS.MAX_BRAM_CASCADE_HEIGHT:(unknown) DEFAULT_VALUE (-1)==CURRENT_VALUE (-1)
STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT:(unknown) DEFAULT_VALUE (-1)==CURRENT_VALUE (-1)
STEPS.SYNTH_DESIGN.ARGS.CASCADE_DSP:(unknown) DEFAULT_VALUE (auto)==CURRENT_VALUE (auto)
STEPS.SYNTH_DESIGN.ARGS.ASSERT:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
CONSTRSET:(string) DEFAULT_VALUE (constrs_1)==CURRENT_VALUE (constrs_1)
DESCRIPTION:(string) DEFAULT_VALUE (Default settings for Implementation.)==CURRENT_VALUE (Default settings for Implementation.)
FLOW:(string) DEFAULT_VALUE (Vivado Implementation 2016)==CURRENT_VALUE (Vivado Implementation 2016)
NAME:(string) DEFAULT_VALUE (impl_1)==CURRENT_VALUE (impl_1)
NEEDS_REFRESH:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (1)
PR_CONFIGURATION:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
SRCSET:(string) DEFAULT_VALUE (sources_1)==CURRENT_VALUE (sources_1)
AUTO_INCREMENTAL_CHECKPOINT:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
INCREMENTAL_CHECKPOINT:(file) DEFAULT_VALUE ()==CURRENT_VALUE ()
INCREMENTAL_CHECKPOINT.MORE_OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
INCLUDE_IN_ARCHIVE:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
GEN_FULL_BITSTREAM:(unknown) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STRATEGY:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE (Vivado Implementation Defaults)
STEPS.INIT_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.INIT_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.OPT_DESIGN.IS_ENABLED:(unknown) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STEPS.OPT_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.OPT_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.OPT_DESIGN.ARGS.VERBOSE:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.OPT_DESIGN.ARGS.DIRECTIVE:(unknown) DEFAULT_VALUE (Default)==CURRENT_VALUE (Default)
STEPS.OPT_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POWER_OPT_DESIGN.IS_ENABLED:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.POWER_OPT_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POWER_OPT_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POWER_OPT_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.PLACE_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.PLACE_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.PLACE_DESIGN.ARGS.DIRECTIVE:(unknown) DEFAULT_VALUE (Default)==CURRENT_VALUE (Default)
STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.POST_PLACE_POWER_OPT_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POST_PLACE_POWER_OPT_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POST_PLACE_POWER_OPT_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.PHYS_OPT_DESIGN.IS_ENABLED:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.PHYS_OPT_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.PHYS_OPT_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE:(unknown) DEFAULT_VALUE (Default)==CURRENT_VALUE (Default)
STEPS.PHYS_OPT_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.ROUTE_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.ROUTE_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE:(unknown) DEFAULT_VALUE (Default)==CURRENT_VALUE (Default)
STEPS.ROUTE_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.POST_ROUTE_PHYS_OPT_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POST_ROUTE_PHYS_OPT_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE:(unknown) DEFAULT_VALUE (Default)==CURRENT_VALUE (Default)
STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.WRITE_BITSTREAM.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.WRITE_BITSTREAM.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.WRITE_BITSTREAM.ARGS.RAW_BITFILE:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.WRITE_BITSTREAM.ARGS.MASK_FILE:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.WRITE_BITSTREAM.ARGS.NO_BINARY_BITFILE:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.WRITE_BITSTREAM.ARGS.READBACK_FILE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE (0)
STEPS.WRITE_BITSTREAM.ARGS.LOGIC_LOCATION_FILE:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.WRITE_BITSTREAM.ARGS.VERBOSE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE (0)
STEPS.WRITE_BITSTREAM.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
CONSTRSET:(string) DEFAULT_VALUE (constrs_1)==CURRENT_VALUE (caribou_top_xlconcat_1_0)
DESCRIPTION:(string) DEFAULT_VALUE (Default settings for Implementation.)==CURRENT_VALUE (Default settings for Implementation.)
FLOW:(string) DEFAULT_VALUE (Vivado Implementation 2017)==CURRENT_VALUE (Vivado Implementation 2017)
NAME:(string) DEFAULT_VALUE (caribou_top_xlconcat_1_0_impl_1)==CURRENT_VALUE (caribou_top_xlconcat_1_0_impl_1)
NEEDS_REFRESH:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
PR_CONFIGURATION:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
SRCSET:(string) DEFAULT_VALUE (caribou_top_xlconcat_1_0)==CURRENT_VALUE (caribou_top_xlconcat_1_0)
AUTO_INCREMENTAL_CHECKPOINT:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
INCREMENTAL_CHECKPOINT:(file) DEFAULT_VALUE ()==CURRENT_VALUE ()
INCREMENTAL_CHECKPOINT.MORE_OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
INCLUDE_IN_ARCHIVE:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (0)
GEN_FULL_BITSTREAM:(unknown) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STRATEGY:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE (Vivado Implementation Defaults)
STEPS.INIT_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.INIT_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.OPT_DESIGN.IS_ENABLED:(unknown) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STEPS.OPT_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.OPT_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.OPT_DESIGN.ARGS.VERBOSE:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.OPT_DESIGN.ARGS.DIRECTIVE:(unknown) DEFAULT_VALUE (Default)==CURRENT_VALUE (Default)
STEPS.OPT_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POWER_OPT_DESIGN.IS_ENABLED:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.POWER_OPT_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POWER_OPT_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POWER_OPT_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.PLACE_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.PLACE_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.PLACE_DESIGN.ARGS.DIRECTIVE:(unknown) DEFAULT_VALUE (Default)==CURRENT_VALUE (Default)
STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.POST_PLACE_POWER_OPT_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POST_PLACE_POWER_OPT_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POST_PLACE_POWER_OPT_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.PHYS_OPT_DESIGN.IS_ENABLED:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.PHYS_OPT_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.PHYS_OPT_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE:(unknown) DEFAULT_VALUE (Default)==CURRENT_VALUE (Default)
STEPS.PHYS_OPT_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.ROUTE_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.ROUTE_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE:(unknown) DEFAULT_VALUE (Default)==CURRENT_VALUE (Default)
STEPS.ROUTE_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.POST_ROUTE_PHYS_OPT_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POST_ROUTE_PHYS_OPT_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE:(unknown) DEFAULT_VALUE (Default)==CURRENT_VALUE (Default)
STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.WRITE_BITSTREAM.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.WRITE_BITSTREAM.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.WRITE_BITSTREAM.ARGS.RAW_BITFILE:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.WRITE_BITSTREAM.ARGS.MASK_FILE:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.WRITE_BITSTREAM.ARGS.NO_BINARY_BITFILE:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.WRITE_BITSTREAM.ARGS.READBACK_FILE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE (0)
STEPS.WRITE_BITSTREAM.ARGS.LOGIC_LOCATION_FILE:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.WRITE_BITSTREAM.ARGS.VERBOSE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE (0)
STEPS.WRITE_BITSTREAM.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
CONSTRSET:(string) DEFAULT_VALUE (constrs_1)==CURRENT_VALUE (constrs_1)
DESCRIPTION:(string) DEFAULT_VALUE (Default settings for Implementation.)==CURRENT_VALUE (Default settings for Implementation.)
FLOW:(string) DEFAULT_VALUE (Vivado Implementation 2018)==CURRENT_VALUE (Vivado Implementation 2018)
NAME:(string) DEFAULT_VALUE (impl_2)==CURRENT_VALUE (impl_2)
NEEDS_REFRESH:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
PR_CONFIGURATION:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
SRCSET:(string) DEFAULT_VALUE (sources_1)==CURRENT_VALUE (sources_1)
AUTO_INCREMENTAL_CHECKPOINT:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
INCREMENTAL_CHECKPOINT:(file) DEFAULT_VALUE ()==CURRENT_VALUE ()
INCREMENTAL_CHECKPOINT.MORE_OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
INCLUDE_IN_ARCHIVE:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
GEN_FULL_BITSTREAM:(unknown) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STRATEGY:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE (Vivado Implementation Defaults)
STEPS.INIT_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.INIT_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.OPT_DESIGN.IS_ENABLED:(unknown) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STEPS.OPT_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.OPT_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.OPT_DESIGN.ARGS.VERBOSE:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.OPT_DESIGN.ARGS.DIRECTIVE:(unknown) DEFAULT_VALUE (Default)==CURRENT_VALUE (Default)
STEPS.OPT_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POWER_OPT_DESIGN.IS_ENABLED:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.POWER_OPT_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POWER_OPT_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POWER_OPT_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.PLACE_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.PLACE_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.PLACE_DESIGN.ARGS.DIRECTIVE:(unknown) DEFAULT_VALUE (Default)==CURRENT_VALUE (Default)
STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.POST_PLACE_POWER_OPT_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POST_PLACE_POWER_OPT_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POST_PLACE_POWER_OPT_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.PHYS_OPT_DESIGN.IS_ENABLED:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.PHYS_OPT_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.PHYS_OPT_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE:(unknown) DEFAULT_VALUE (Default)==CURRENT_VALUE (Default)
STEPS.PHYS_OPT_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.ROUTE_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.ROUTE_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE:(unknown) DEFAULT_VALUE (Default)==CURRENT_VALUE (Default)
STEPS.ROUTE_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.POST_ROUTE_PHYS_OPT_DESIGN.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POST_ROUTE_PHYS_OPT_DESIGN.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE:(unknown) DEFAULT_VALUE (Default)==CURRENT_VALUE (Default)
STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.WRITE_BITSTREAM.TCL.PRE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.WRITE_BITSTREAM.TCL.POST:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
STEPS.WRITE_BITSTREAM.ARGS.RAW_BITFILE:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.WRITE_BITSTREAM.ARGS.MASK_FILE:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.WRITE_BITSTREAM.ARGS.NO_BINARY_BITFILE:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.WRITE_BITSTREAM.ARGS.READBACK_FILE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE (0)
STEPS.WRITE_BITSTREAM.ARGS.LOGIC_LOCATION_FILE:(unknown) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
STEPS.WRITE_BITSTREAM.ARGS.VERBOSE:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE (0)
STEPS.WRITE_BITSTREAM.ARGS.MORE OPTIONS:(unknown) DEFAULT_VALUE ()==CURRENT_VALUE ()
ACTIVE_REPORTS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
ACTIVE_REPORTS_INVALID:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
ACTIVE_RUN:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
HIDE_UNUSED_DATA:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
REPORTS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE (impl_2#impl_2_route_report_drc_0)
RUN.STEP:(string) DEFAULT_VALUE (route_design)==CURRENT_VALUE (route_design)
RUN.TYPE:(string) DEFAULT_VALUE (implementation)==CURRENT_VALUE (implementation)
STATISTICS.CRITICAL_WARNING:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.ERROR:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.INFO:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.WARNING:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
VIEW.ORIENTATION:(string) DEFAULT_VALUE (Horizontal)==CURRENT_VALUE (Horizontal)
VIEW.TYPE:(string) DEFAULT_VALUE (Graph)==CURRENT_VALUE (Graph)
ACTIVE_REPORTS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
ACTIVE_REPORTS_INVALID:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
ACTIVE_RUN:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
HIDE_UNUSED_DATA:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
REPORTS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE (impl_2#impl_2_route_report_methodology_0)
RUN.STEP:(string) DEFAULT_VALUE (route_design)==CURRENT_VALUE (route_design)
RUN.TYPE:(string) DEFAULT_VALUE (implementation)==CURRENT_VALUE (implementation)
STATISTICS.CRITICAL_WARNING:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.ERROR:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.INFO:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.WARNING:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
VIEW.ORIENTATION:(string) DEFAULT_VALUE (Horizontal)==CURRENT_VALUE (Horizontal)
VIEW.TYPE:(string) DEFAULT_VALUE (Graph)==CURRENT_VALUE (Graph)
ACTIVE_REPORTS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
ACTIVE_REPORTS_INVALID:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
ACTIVE_RUN:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
HIDE_UNUSED_DATA:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
REPORTS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE (impl_2#impl_2_route_report_power_0)
RUN.STEP:(string) DEFAULT_VALUE (route_design)==CURRENT_VALUE (route_design)
RUN.TYPE:(string) DEFAULT_VALUE (implementation)==CURRENT_VALUE (implementation)
STATISTICS.BRAM:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.CLOCKS:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.DSP:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.GTH:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.GTP:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.GTX:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.GTZ:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.IO:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.LOGIC:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.MMCM:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.PCIE:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.PHASER:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.PLL:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.PL_STATIC:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.PS7:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.PS:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.PS_STATIC:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.SIGNALS:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.TOTAL_POWER:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.TRANSCEIVER:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.XADC:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
VIEW.ORIENTATION:(string) DEFAULT_VALUE (Horizontal)==CURRENT_VALUE (Horizontal)
VIEW.TYPE:(string) DEFAULT_VALUE (Graph)==CURRENT_VALUE (Graph)
ACTIVE_REPORTS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
ACTIVE_REPORTS_INVALID:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
ACTIVE_RUN:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
HIDE_UNUSED_DATA:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
REPORTS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE (impl_2#impl_2_route_report_timing_summary_0)
RUN.STEP:(string) DEFAULT_VALUE (route_design)==CURRENT_VALUE (route_design)
RUN.TYPE:(string) DEFAULT_VALUE (implementation)==CURRENT_VALUE (implementation)
STATISTICS.THS:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.TNS:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.TPWS:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.WHS:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.WNS:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
VIEW.ORIENTATION:(string) DEFAULT_VALUE (Horizontal)==CURRENT_VALUE (Horizontal)
VIEW.TYPE:(string) DEFAULT_VALUE (Table)==CURRENT_VALUE (Table)
ACTIVE_REPORTS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
ACTIVE_REPORTS_INVALID:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
ACTIVE_RUN:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
HIDE_UNUSED_DATA:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
REPORTS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE (synth_2#synth_2_synth_report_utilization_0)
RUN.STEP:(string) DEFAULT_VALUE (place_design)==CURRENT_VALUE (synth_design)
RUN.TYPE:(string) DEFAULT_VALUE (implementation)==CURRENT_VALUE (synthesis)
STATISTICS.BRAM:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.BUFG:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.DSP:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.FF:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.GT:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.IO:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.LUT:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.LUTRAM:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.MMCM:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.PCIE:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.PLL:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.URAM:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
VIEW.ORIENTATION:(string) DEFAULT_VALUE (Horizontal)==CURRENT_VALUE (Horizontal)
VIEW.TYPE:(string) DEFAULT_VALUE (Graph)==CURRENT_VALUE (Graph)
ACTIVE_REPORTS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
ACTIVE_REPORTS_INVALID:(string*) DEFAULT_VALUE ()==CURRENT_VALUE ()
ACTIVE_RUN:(bool) DEFAULT_VALUE (0)==CURRENT_VALUE (0)
HIDE_UNUSED_DATA:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
REPORTS:(string*) DEFAULT_VALUE ()==CURRENT_VALUE (impl_2#impl_2_place_report_utilization_0)
RUN.STEP:(string) DEFAULT_VALUE (place_design)==CURRENT_VALUE (place_design)
RUN.TYPE:(string) DEFAULT_VALUE (implementation)==CURRENT_VALUE (implementation)
STATISTICS.BRAM:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.BUFG:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.DSP:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.FF:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.GT:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.IO:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.LUT:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.LUTRAM:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.MMCM:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.PCIE:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.PLL:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
STATISTICS.URAM:(bool) DEFAULT_VALUE (1)==CURRENT_VALUE (1)
VIEW.ORIENTATION:(string) DEFAULT_VALUE (Horizontal)==CURRENT_VALUE (Horizontal)
VIEW.TYPE:(string) DEFAULT_VALUE (Graph)==CURRENT_VALUE (Graph)
