# vsd_training

# Contents:

[Day 1 Introduction to open sources EDA and PDK](https://github.com/bansalharshul1/vsd_training/blob/main/README.md#day1-introduction)

[Day 2 Floorplaing and introduction to libraries](https://github.com/bansalharshul1/vsd_training/blob/main/README.md#day2---floorplaning-and-introduction-to-library-cells)


# Day1 Introduction 

Workflow -->

  --> Chip modelling to verify the spec vs complier output

  --> soft copy of hardware using Bluespec
  
  --> RTL using verilog

  --> mircroprocessor vs microcontroller ( IO/peripherals ) 
  

![1](https://github.com/user-attachments/assets/df24ac76-881a-4c5a-b0c1-0a73ce7d3e55)

Introduction to Open-source ASIC resources

![image](https://github.com/user-attachments/assets/99641a2e-b6a3-4f1f-b0ce-5ab71e8d00ea)

![image](https://github.com/user-attachments/assets/cb847228-cf27-4699-9d25-1a1992bc25cc)



Backend

--> Floorplanning Macro planning, pin locations, row definations

--> Power planning  

--> Placements   Global/detailed placements

--> CTS 

--> routing

![image](https://github.com/user-attachments/assets/3e3e364c-1714-4e43-b2c6-30e07cb4f650)


-->  Physical Verification 

--> Timing and IR signoff

![image](https://github.com/user-attachments/assets/33eeb813-4565-4c0e-a60d-0b50a7da9838)


# Day2 - Floorplaning and introduction to library cells


















