# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab_alustim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:38 on Nov 01,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:31:38 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:38 on Nov 01,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:31:39 on Nov 01,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:39 on Nov 01,2017
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_testbench
# 
# Top level modules:
# 	alu_1bit_testbench
# End time: 10:31:40 on Nov 01,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:40 on Nov 01,2017
# vlog -reportprogress 300 ./zero_flag.sv 
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# 
# Top level modules:
# 	zero_flag_testbench
# End time: 10:31:40 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:40 on Nov 01,2017
# vlog -reportprogress 300 ./nor_16x1.sv 
# -- Compiling module nor_16x1
# -- Compiling module nor_16x1_testbench
# 
# Top level modules:
# 	nor_16x1_testbench
# End time: 10:31:41 on Nov 01,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:41 on Nov 01,2017
# vlog -reportprogress 300 ./fullAdder_1bit.sv 
# -- Compiling module fullAdder_1bit
# -- Compiling module fullAdder_1bit_testbench
# 
# Top level modules:
# 	fullAdder_1bit_testbench
# End time: 10:31:42 on Nov 01,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:42 on Nov 01,2017
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 10:31:42 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:42 on Nov 01,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 10:31:43 on Nov 01,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:43 on Nov 01,2017
# vlog -reportprogress 300 ./mux_4_1.sv 
# -- Compiling module mux_4_1
# -- Compiling module mux_4_1_testbench
# 
# Top level modules:
# 	mux_4_1_testbench
# End time: 10:31:45 on Nov 01,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 10:31:46 on Nov 01,2017
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.alu_1bit
# Loading work.fullAdder_1bit
# Loading work.mux2_1
# Loading work.mux8_1
# Loading work.mux_4_1
# Loading work.zero_flag
# Loading work.nor_16x1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10600000.00 ns testing Subtraction
# 11200000.00 ns testing AND
# 11600000.00 ns testing OR
# 12300000.00 ns testing XOR
do runlab_alustim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:20 on Nov 01,2017
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:46:21 on Nov 01,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:21 on Nov 01,2017
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:46:21 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:21 on Nov 01,2017
# vlog -reportprogress 300 ./alu_1bit.sv 
# -- Compiling module alu_1bit
# -- Compiling module alu_1bit_testbench
# 
# Top level modules:
# 	alu_1bit_testbench
# End time: 10:46:22 on Nov 01,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:22 on Nov 01,2017
# vlog -reportprogress 300 ./zero_flag.sv 
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# 
# Top level modules:
# 	zero_flag_testbench
# End time: 10:46:23 on Nov 01,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:23 on Nov 01,2017
# vlog -reportprogress 300 ./nor_16x1.sv 
# -- Compiling module nor_16x1
# -- Compiling module nor_16x1_testbench
# 
# Top level modules:
# 	nor_16x1_testbench
# End time: 10:46:23 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:23 on Nov 01,2017
# vlog -reportprogress 300 ./fullAdder_1bit.sv 
# -- Compiling module fullAdder_1bit
# -- Compiling module fullAdder_1bit_testbench
# 
# Top level modules:
# 	fullAdder_1bit_testbench
# End time: 10:46:24 on Nov 01,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:24 on Nov 01,2017
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 10:46:24 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:24 on Nov 01,2017
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 10:46:25 on Nov 01,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:25 on Nov 01,2017
# vlog -reportprogress 300 ./mux_4_1.sv 
# -- Compiling module mux_4_1
# -- Compiling module mux_4_1_testbench
# 
# Top level modules:
# 	mux_4_1_testbench
# End time: 10:46:25 on Nov 01,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 10:46:26 on Nov 01,2017
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.alu_1bit
# Loading work.fullAdder_1bit
# Loading work.mux2_1
# Loading work.mux8_1
# Loading work.mux_4_1
# Loading work.zero_flag
# Loading work.nor_16x1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# 10000000.00 ns testing random adds and subtracts
# 30000000.00 ns testing random logic operations
# 60000000.00 ns testing adds and overflow, carry-out
# 60500000.00 ns testing subtracts and overflow, carry-out
# End time: 10:47:42 on Nov 01,2017, Elapsed time: 0:01:16
# Errors: 0, Warnings: 0
