Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 29 15:51:52 2024
| Host         : DESKTOP-1UOSNSJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file C7mod_timing_summary_routed.rpt -pb C7mod_timing_summary_routed.pb -rpx C7mod_timing_summary_routed.rpx -warn_on_violation
| Design       : C7mod
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
TIMING-16  Warning   Large setup violation  169         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.257    -1000.601                   1576                 2224        0.083        0.000                      0                 2224       -0.114       -3.655                      32                   593  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_pin               {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 1.389}        2.778           360.001         
  clkfbout_clk_wiz_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin                                                                                                                                                                16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0       -2.257     -774.797                   1211                 1694        0.083        0.000                      0                 1694       -0.114       -3.655                      32                   589  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       -1.831     -225.804                    365                  530        0.493        0.000                      0                  530  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_pin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  Clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  Clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :         1211  Failing Endpoints,  Worst Slack       -2.257ns,  Total Violation     -774.797ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :           32  Failing Endpoints,  Worst Slack       -0.114ns,  Total Violation       -3.655ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.257ns  (required time - arrival time)
  Source:                 RAM/RAM_MEM_reg_0_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart/tx_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.712ns  (logic 3.421ns (72.606%)  route 1.291ns (27.394%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 1.391 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.604    -0.737    RAM/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  RAM/RAM_MEM_reg_0_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.135 r  RAM/RAM_MEM_reg_0_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.200    RAM/RAM_MEM_reg_0_1_n_0
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.625 r  RAM/RAM_MEM_reg_1_1/DOADO[0]
                         net (fo=1, routed)           1.225     3.850    RAM/RAM_MEM_reg_1_1_n_35
    SLICE_X25Y45         LUT5 (Prop_lut5_I4_O)        0.124     3.974 r  RAM/tx_buffer[3]_i_1/O
                         net (fo=1, routed)           0.000     3.974    MCU_uart/D[1]
    SLICE_X25Y45         FDRE                                         r  MCU_uart/tx_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.447     1.391    MCU_uart/clk_out1
    SLICE_X25Y45         FDRE                                         r  MCU_uart/tx_buffer_reg[3]/C
                         clock pessimism              0.501     1.892    
                         clock uncertainty           -0.206     1.686    
    SLICE_X25Y45         FDRE (Setup_fdre_C_D)        0.031     1.717    MCU_uart/tx_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                          1.717    
                         arrival time                          -3.974    
  -------------------------------------------------------------------
                         slack                                 -2.257    

Slack (VIOLATED) :        -2.097ns  (required time - arrival time)
  Source:                 RAM/RAM_MEM_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart/tx_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 3.421ns (75.314%)  route 1.121ns (24.686%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 1.369 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.591    -0.750    RAM/clk_out1
    RAMB36_X1Y4          RAMB36E1                                     r  RAM/RAM_MEM_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.122 r  RAM/RAM_MEM_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.187    RAM/RAM_MEM_reg_0_2_n_0
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.612 r  RAM/RAM_MEM_reg_1_2/DOADO[0]
                         net (fo=1, routed)           1.056     3.668    RAM/RAM_MEM_reg_1_2_n_35
    SLICE_X13Y25         LUT5 (Prop_lut5_I4_O)        0.124     3.792 r  RAM/tx_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000     3.792    MCU_uart/D[2]
    SLICE_X13Y25         FDRE                                         r  MCU_uart/tx_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.425     1.369    MCU_uart/clk_out1
    SLICE_X13Y25         FDRE                                         r  MCU_uart/tx_buffer_reg[4]/C
                         clock pessimism              0.501     1.870    
                         clock uncertainty           -0.206     1.664    
    SLICE_X13Y25         FDRE (Setup_fdre_C_D)        0.031     1.695    MCU_uart/tx_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          1.695    
                         arrival time                          -3.792    
  -------------------------------------------------------------------
                         slack                                 -2.097    

Slack (VIOLATED) :        -2.095ns  (required time - arrival time)
  Source:                 RAM/RAM_MEM_reg_2_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart/tx_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 3.421ns (75.314%)  route 1.121ns (24.686%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 1.381 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.601    -0.740    RAM/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  RAM/RAM_MEM_reg_2_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.132 r  RAM/RAM_MEM_reg_2_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.197    RAM/RAM_MEM_reg_2_7_n_0
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.622 r  RAM/RAM_MEM_reg_3_7/DOADO[0]
                         net (fo=1, routed)           1.056     3.678    MCU_uart/tx_buffer_reg[9]_2[0]
    SLICE_X13Y35         LUT6 (Prop_lut6_I3_O)        0.124     3.802 r  MCU_uart/tx_buffer[9]_i_1/O
                         net (fo=1, routed)           0.000     3.802    MCU_uart/tx_buffer[9]_i_1_n_0
    SLICE_X13Y35         FDRE                                         r  MCU_uart/tx_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.437     1.381    MCU_uart/clk_out1
    SLICE_X13Y35         FDRE                                         r  MCU_uart/tx_buffer_reg[9]/C
                         clock pessimism              0.501     1.882    
                         clock uncertainty           -0.206     1.676    
    SLICE_X13Y35         FDRE (Setup_fdre_C_D)        0.031     1.707    MCU_uart/tx_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                          1.707    
                         arrival time                          -3.802    
  -------------------------------------------------------------------
                         slack                                 -2.095    

Slack (VIOLATED) :        -2.049ns  (required time - arrival time)
  Source:                 RAM/RAM_MEM_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart/tx_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 3.421ns (76.467%)  route 1.053ns (23.533%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 1.377 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.609    -0.732    RAM/clk_out1
    RAMB36_X1Y8          RAMB36E1                                     r  RAM/RAM_MEM_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.140 r  RAM/RAM_MEM_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.205    RAM/RAM_MEM_reg_0_0_n_0
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.630 r  RAM/RAM_MEM_reg_1_0/DOADO[0]
                         net (fo=1, routed)           0.988     3.618    RAM/RAM_MEM_reg_1_0_n_35
    SLICE_X15Y50         LUT5 (Prop_lut5_I4_O)        0.124     3.742 r  RAM/tx_buffer[2]_i_1/O
                         net (fo=1, routed)           0.000     3.742    MCU_uart/D[0]
    SLICE_X15Y50         FDRE                                         r  MCU_uart/tx_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.433     1.377    MCU_uart/clk_out1
    SLICE_X15Y50         FDRE                                         r  MCU_uart/tx_buffer_reg[2]/C
                         clock pessimism              0.493     1.869    
                         clock uncertainty           -0.206     1.663    
    SLICE_X15Y50         FDRE (Setup_fdre_C_D)        0.029     1.692    MCU_uart/tx_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                          1.692    
                         arrival time                          -3.742    
  -------------------------------------------------------------------
                         slack                                 -2.049    

Slack (VIOLATED) :        -1.934ns  (required time - arrival time)
  Source:                 RAM/RAM_MEM_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart/tx_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 3.421ns (76.462%)  route 1.053ns (23.538%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 1.386 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.599    -0.742    RAM/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  RAM/RAM_MEM_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.130 r  RAM/RAM_MEM_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.195    RAM/RAM_MEM_reg_0_6_n_0
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.620 r  RAM/RAM_MEM_reg_1_6/DOADO[0]
                         net (fo=1, routed)           0.988     3.608    RAM/RAM_MEM_reg_1_6_n_35
    SLICE_X9Y5           LUT5 (Prop_lut5_I4_O)        0.124     3.732 r  RAM/tx_buffer[8]_i_2/O
                         net (fo=1, routed)           0.000     3.732    MCU_uart/D[6]
    SLICE_X9Y5           FDRE                                         r  MCU_uart/tx_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.442     1.386    MCU_uart/clk_out1
    SLICE_X9Y5           FDRE                                         r  MCU_uart/tx_buffer_reg[8]/C
                         clock pessimism              0.587     1.973    
                         clock uncertainty           -0.206     1.767    
    SLICE_X9Y5           FDRE (Setup_fdre_C_D)        0.031     1.798    MCU_uart/tx_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                          1.798    
                         arrival time                          -3.732    
  -------------------------------------------------------------------
                         slack                                 -1.934    

Slack (VIOLATED) :        -1.891ns  (required time - arrival time)
  Source:                 RAM/RAM_MEM_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart/tx_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 3.421ns (76.484%)  route 1.052ns (23.516%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 1.387 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.593    -0.748    RAM/clk_out1
    RAMB36_X2Y4          RAMB36E1                                     r  RAM/RAM_MEM_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.124 r  RAM/RAM_MEM_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.189    RAM/RAM_MEM_reg_0_4_n_0
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.614 r  RAM/RAM_MEM_reg_1_4/DOADO[0]
                         net (fo=1, routed)           0.987     3.601    RAM/RAM_MEM_reg_1_4_n_35
    SLICE_X32Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.725 r  RAM/tx_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000     3.725    MCU_uart/D[4]
    SLICE_X32Y34         FDRE                                         r  MCU_uart/tx_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.443     1.387    MCU_uart/clk_out1
    SLICE_X32Y34         FDRE                                         r  MCU_uart/tx_buffer_reg[6]/C
                         clock pessimism              0.573     1.960    
                         clock uncertainty           -0.206     1.754    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)        0.079     1.833    MCU_uart/tx_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                          1.833    
                         arrival time                          -3.725    
  -------------------------------------------------------------------
                         slack                                 -1.891    

Slack (VIOLATED) :        -1.812ns  (required time - arrival time)
  Source:                 RAM/RAM_MEM_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart/tx_buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 3.421ns (79.003%)  route 0.909ns (20.997%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 1.385 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.606    -0.735    RAM/clk_out1
    RAMB36_X2Y2          RAMB36E1                                     r  RAM/RAM_MEM_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.137 r  RAM/RAM_MEM_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.202    RAM/RAM_MEM_reg_0_3_n_0
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.627 r  RAM/RAM_MEM_reg_1_3/DOADO[0]
                         net (fo=1, routed)           0.844     3.471    RAM/RAM_MEM_reg_1_3_n_35
    SLICE_X25Y15         LUT5 (Prop_lut5_I4_O)        0.124     3.595 r  RAM/tx_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000     3.595    MCU_uart/D[3]
    SLICE_X25Y15         FDRE                                         r  MCU_uart/tx_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.441     1.385    MCU_uart/clk_out1
    SLICE_X25Y15         FDRE                                         r  MCU_uart/tx_buffer_reg[5]/C
                         clock pessimism              0.573     1.958    
                         clock uncertainty           -0.206     1.752    
    SLICE_X25Y15         FDRE (Setup_fdre_C_D)        0.031     1.783    MCU_uart/tx_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                          1.783    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                 -1.812    

Slack (VIOLATED) :        -1.802ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_qp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            RAM/RAM_MEM_reg_2_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.580ns (15.412%)  route 3.183ns (84.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 1.418 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.552    -0.789    FSM/clk_out1
    SLICE_X23Y30         FDCE                                         r  FSM/FSM_sequential_qp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.333 r  FSM/FSM_sequential_qp_reg[1]/Q
                         net (fo=45, routed)          2.529     2.196    FSM/qp[1]
    SLICE_X10Y52         LUT5 (Prop_lut5_I3_O)        0.124     2.320 r  FSM/RAM_MEM_reg_2_0_i_1/O
                         net (fo=1, routed)           0.654     2.975    RAM/WEA[0]
    RAMB36_X0Y10         RAMB36E1                                     r  RAM/RAM_MEM_reg_2_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.474     1.418    RAM/clk_out1
    RAMB36_X0Y10         RAMB36E1                                     r  RAM/RAM_MEM_reg_2_0/CLKARDCLK
                         clock pessimism              0.493     1.911    
                         clock uncertainty           -0.206     1.705    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     1.173    RAM/RAM_MEM_reg_2_0
  -------------------------------------------------------------------
                         required time                          1.173    
                         arrival time                          -2.975    
  -------------------------------------------------------------------
                         slack                                 -1.802    

Slack (VIOLATED) :        -1.800ns  (required time - arrival time)
  Source:                 FSM/FSM_sequential_qp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            RAM/RAM_MEM_reg_3_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.580ns (15.421%)  route 3.181ns (84.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 1.417 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.552    -0.789    FSM/clk_out1
    SLICE_X21Y30         FDCE                                         r  FSM/FSM_sequential_qp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.333 f  FSM/FSM_sequential_qp_reg[2]/Q
                         net (fo=529, routed)         1.758     1.425    FSM/qp[2]
    SLICE_X16Y33         LUT5 (Prop_lut5_I0_O)        0.124     1.549 r  FSM/RAM_MEM_reg_3_0_i_1/O
                         net (fo=1, routed)           1.424     2.972    RAM/RAM_MEM_reg_3_0_1[0]
    RAMB36_X0Y11         RAMB36E1                                     r  RAM/RAM_MEM_reg_3_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.473     1.417    RAM/clk_out1
    RAMB36_X0Y11         RAMB36E1                                     r  RAM/RAM_MEM_reg_3_0/CLKARDCLK
                         clock pessimism              0.493     1.910    
                         clock uncertainty           -0.206     1.704    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     1.172    RAM/RAM_MEM_reg_3_0
  -------------------------------------------------------------------
                         required time                          1.172    
                         arrival time                          -2.972    
  -------------------------------------------------------------------
                         slack                                 -1.800    

Slack (VIOLATED) :        -1.785ns  (required time - arrival time)
  Source:                 RAM/RAM_MEM_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart/tx_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 3.421ns (79.406%)  route 0.887ns (20.594%))
  Logic Levels:           2  (LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 1.393 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.609    -0.732    RAM/clk_out1
    RAMB36_X1Y0          RAMB36E1                                     r  RAM/RAM_MEM_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     2.140 r  RAM/RAM_MEM_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.205    RAM/RAM_MEM_reg_0_5_n_0
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.630 r  RAM/RAM_MEM_reg_1_5/DOADO[0]
                         net (fo=1, routed)           0.822     3.452    RAM/RAM_MEM_reg_1_5_n_35
    SLICE_X33Y5          LUT5 (Prop_lut5_I4_O)        0.124     3.576 r  RAM/tx_buffer[7]_i_1/O
                         net (fo=1, routed)           0.000     3.576    MCU_uart/D[5]
    SLICE_X33Y5          FDRE                                         r  MCU_uart/tx_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.449     1.393    MCU_uart/clk_out1
    SLICE_X33Y5          FDRE                                         r  MCU_uart/tx_buffer_reg[7]/C
                         clock pessimism              0.573     1.966    
                         clock uncertainty           -0.206     1.760    
    SLICE_X33Y5          FDRE (Setup_fdre_C_D)        0.031     1.791    MCU_uart/tx_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                          1.791    
                         arrival time                          -3.576    
  -------------------------------------------------------------------
                         slack                                 -1.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 FSM/addp_reg[10]_rep__23/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            RAM/RAM_MEM_reg_3_3/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.065%)  route 0.177ns (51.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.558    -0.532    FSM/clk_out1
    SLICE_X26Y17         FDCE                                         r  FSM/addp_reg[10]_rep__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y17         FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  FSM/addp_reg[10]_rep__23/Q
                         net (fo=1, routed)           0.177    -0.190    RAM/RAM_MEM_reg_3_3_0[9]
    RAMB36_X1Y3          RAMB36E1                                     r  RAM/RAM_MEM_reg_3_3/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.867    -0.726    RAM/clk_out1
    RAMB36_X1Y3          RAMB36E1                                     r  RAM/RAM_MEM_reg_3_3/CLKARDCLK
                         clock pessimism              0.269    -0.456    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.273    RAM/RAM_MEM_reg_3_3
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 FSM/addp_reg[1]_rep__30/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            RAM/RAM_MEM_reg_2_7/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.738%)  route 0.214ns (60.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.555    -0.535    FSM/clk_out1
    SLICE_X24Y29         FDCE                                         r  FSM/addp_reg[1]_rep__30/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  FSM/addp_reg[1]_rep__30/Q
                         net (fo=1, routed)           0.214    -0.180    RAM/RAM_MEM_reg_2_7_0[0]
    RAMB36_X1Y6          RAMB36E1                                     r  RAM/RAM_MEM_reg_2_7/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.869    -0.724    RAM/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  RAM/RAM_MEM_reg_2_7/CLKARDCLK
                         clock pessimism              0.249    -0.474    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.291    RAM/RAM_MEM_reg_2_7
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 FSM/addp_reg[3]_rep__25/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            RAM/RAM_MEM_reg_3_4/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.468%)  route 0.216ns (60.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.561    -0.529    FSM/clk_out1
    SLICE_X33Y35         FDCE                                         r  FSM/addp_reg[3]_rep__25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  FSM/addp_reg[3]_rep__25/Q
                         net (fo=1, routed)           0.216    -0.171    RAM/RAM_MEM_reg_3_4_0[2]
    RAMB36_X2Y7          RAMB36E1                                     r  RAM/RAM_MEM_reg_3_4/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.875    -0.718    RAM/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  RAM/RAM_MEM_reg_3_4/CLKARDCLK
                         clock pessimism              0.249    -0.468    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.285    RAM/RAM_MEM_reg_3_4
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 FSM/addp_reg[2]_rep__30/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            RAM/RAM_MEM_reg_2_7/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.402%)  route 0.217ns (60.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.555    -0.535    FSM/clk_out1
    SLICE_X24Y29         FDCE                                         r  FSM/addp_reg[2]_rep__30/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.394 r  FSM/addp_reg[2]_rep__30/Q
                         net (fo=1, routed)           0.217    -0.177    RAM/RAM_MEM_reg_2_7_0[1]
    RAMB36_X1Y6          RAMB36E1                                     r  RAM/RAM_MEM_reg_2_7/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.869    -0.724    RAM/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  RAM/RAM_MEM_reg_2_7/CLKARDCLK
                         clock pessimism              0.249    -0.474    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.291    RAM/RAM_MEM_reg_2_7
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 FSM/addp_reg[11]_rep__22/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            RAM/RAM_MEM_reg_2_3/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.700%)  route 0.214ns (60.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.562    -0.528    FSM/clk_out1
    SLICE_X24Y11         FDCE                                         r  FSM/addp_reg[11]_rep__22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  FSM/addp_reg[11]_rep__22/Q
                         net (fo=1, routed)           0.214    -0.173    RAM/RAM_MEM_reg_2_3_0[10]
    RAMB36_X1Y2          RAMB36E1                                     r  RAM/RAM_MEM_reg_2_3/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.871    -0.722    RAM/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  RAM/RAM_MEM_reg_2_3/CLKARDCLK
                         clock pessimism              0.249    -0.472    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.289    RAM/RAM_MEM_reg_2_3
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 FSM/addp_reg[12]_rep__19/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            RAM/RAM_MEM_reg_2_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.368%)  route 0.236ns (62.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.560    -0.530    FSM/clk_out1
    SLICE_X27Y15         FDCE                                         r  FSM/addp_reg[12]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  FSM/addp_reg[12]_rep__19/Q
                         net (fo=1, routed)           0.236    -0.152    RAM/RAM_MEM_reg_2_3_0[11]
    RAMB36_X1Y2          RAMB36E1                                     r  RAM/RAM_MEM_reg_2_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.871    -0.722    RAM/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  RAM/RAM_MEM_reg_2_3/CLKARDCLK
                         clock pessimism              0.269    -0.452    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.269    RAM/RAM_MEM_reg_2_3
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 FSM/addp_reg[8]_rep__20/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            RAM/RAM_MEM_reg_3_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.643%)  route 0.215ns (60.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.560    -0.530    FSM/clk_out1
    SLICE_X24Y14         FDCE                                         r  FSM/addp_reg[8]_rep__20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  FSM/addp_reg[8]_rep__20/Q
                         net (fo=1, routed)           0.215    -0.174    RAM/RAM_MEM_reg_3_3_0[7]
    RAMB36_X1Y3          RAMB36E1                                     r  RAM/RAM_MEM_reg_3_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.867    -0.726    RAM/clk_out1
    RAMB36_X1Y3          RAMB36E1                                     r  RAM/RAM_MEM_reg_3_3/CLKARDCLK
                         clock pessimism              0.249    -0.476    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.293    RAM/RAM_MEM_reg_3_3
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 FSM/addp_reg[5]_rep__22/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            RAM/RAM_MEM_reg_2_3/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.959%)  route 0.241ns (63.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.559    -0.531    FSM/clk_out1
    SLICE_X29Y16         FDCE                                         r  FSM/addp_reg[5]_rep__22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.390 r  FSM/addp_reg[5]_rep__22/Q
                         net (fo=1, routed)           0.241    -0.149    RAM/RAM_MEM_reg_2_3_0[4]
    RAMB36_X1Y2          RAMB36E1                                     r  RAM/RAM_MEM_reg_2_3/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.871    -0.722    RAM/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  RAM/RAM_MEM_reg_2_3/CLKARDCLK
                         clock pessimism              0.269    -0.452    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.269    RAM/RAM_MEM_reg_2_3
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FSM/addp_reg[9]_rep__22/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            RAM/RAM_MEM_reg_2_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.186%)  route 0.219ns (60.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.562    -0.528    FSM/clk_out1
    SLICE_X24Y11         FDCE                                         r  FSM/addp_reg[9]_rep__22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  FSM/addp_reg[9]_rep__22/Q
                         net (fo=1, routed)           0.219    -0.168    RAM/RAM_MEM_reg_2_3_0[8]
    RAMB36_X1Y2          RAMB36E1                                     r  RAM/RAM_MEM_reg_2_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.871    -0.722    RAM/clk_out1
    RAMB36_X1Y2          RAMB36E1                                     r  RAM/RAM_MEM_reg_2_3/CLKARDCLK
                         clock pessimism              0.249    -0.472    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.289    RAM/RAM_MEM_reg_2_3
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 FSM/addp_reg[3]_rep__23/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            RAM/RAM_MEM_reg_3_3/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.267%)  route 0.218ns (60.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.560    -0.530    FSM/clk_out1
    SLICE_X24Y15         FDCE                                         r  FSM/addp_reg[3]_rep__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  FSM/addp_reg[3]_rep__23/Q
                         net (fo=1, routed)           0.218    -0.171    RAM/RAM_MEM_reg_3_3_0[2]
    RAMB36_X1Y3          RAMB36E1                                     r  RAM/RAM_MEM_reg_3_3/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.867    -0.726    RAM/clk_out1
    RAMB36_X1Y3          RAMB36E1                                     r  RAM/RAM_MEM_reg_3_3/CLKARDCLK
                         clock pessimism              0.249    -0.476    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.293    RAM/RAM_MEM_reg_3_3
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.389 }
Period(ns):         2.778
Sources:            { Clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         2.778       -0.114     RAMB36_X1Y8      RAM/RAM_MEM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         2.778       -0.114     RAMB36_X0Y8      RAM/RAM_MEM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         2.778       -0.114     RAMB36_X1Y4      RAM/RAM_MEM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         2.778       -0.114     RAMB36_X2Y2      RAM/RAM_MEM_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         2.778       -0.114     RAMB36_X2Y4      RAM/RAM_MEM_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         2.778       -0.114     RAMB36_X1Y0      RAM/RAM_MEM_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         2.778       -0.114     RAMB36_X0Y2      RAM/RAM_MEM_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         2.778       -0.114     RAMB36_X0Y6      RAM/RAM_MEM_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         2.778       -0.114     RAMB36_X1Y9      RAM/RAM_MEM_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         2.778       -0.114     RAMB36_X0Y9      RAM/RAM_MEM_reg_1_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.778       210.582    MMCME2_ADV_X0Y0  Clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X20Y30     mr_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X20Y30     mr_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X37Y26     mr_reg_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X37Y26     mr_reg_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X16Y29     mr_reg_replica_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X16Y29     mr_reg_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X31Y23     mr_reg_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X31Y23     mr_reg_replica_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.389       0.889      SLICE_X20Y27     FSM/FSM_sequential_qp_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.389       0.889      SLICE_X20Y27     FSM/FSM_sequential_qp_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X20Y30     mr_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X20Y30     mr_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X37Y26     mr_reg_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X37Y26     mr_reg_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X16Y29     mr_reg_replica_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X16Y29     mr_reg_replica_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X31Y23     mr_reg_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X31Y23     mr_reg_replica_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.389       0.889      SLICE_X20Y27     FSM/FSM_sequential_qp_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.389       0.889      SLICE_X20Y27     FSM/FSM_sequential_qp_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { Clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    Clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  Clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  Clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          365  Failing Endpoints,  Worst Slack       -1.831ns,  Total Violation     -225.804ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.493ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.831ns  (required time - arrival time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            FSM/addp_reg[2]_rep__10/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.419ns (11.053%)  route 3.372ns (88.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 1.384 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.552    -0.789    clk
    SLICE_X20Y30         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.370 f  mr_reg/Q
                         net (fo=495, routed)         3.372     3.002    FSM/mr
    SLICE_X31Y17         FDCE                                         f  FSM/addp_reg[2]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.440     1.384    FSM/clk_out1
    SLICE_X31Y17         FDCE                                         r  FSM/addp_reg[2]_rep__10/C
                         clock pessimism              0.573     1.957    
                         clock uncertainty           -0.206     1.751    
    SLICE_X31Y17         FDCE (Recov_fdce_C_CLR)     -0.580     1.171    FSM/addp_reg[2]_rep__10
  -------------------------------------------------------------------
                         required time                          1.171    
                         arrival time                          -3.002    
  -------------------------------------------------------------------
                         slack                                 -1.831    

Slack (VIOLATED) :        -1.805ns  (required time - arrival time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            FSM/addp_reg[4]_rep__11/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.419ns (11.123%)  route 3.348ns (88.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 1.386 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.552    -0.789    clk
    SLICE_X20Y30         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.370 f  mr_reg/Q
                         net (fo=495, routed)         3.348     2.978    FSM/mr
    SLICE_X31Y15         FDCE                                         f  FSM/addp_reg[4]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.442     1.386    FSM/clk_out1
    SLICE_X31Y15         FDCE                                         r  FSM/addp_reg[4]_rep__11/C
                         clock pessimism              0.573     1.959    
                         clock uncertainty           -0.206     1.753    
    SLICE_X31Y15         FDCE (Recov_fdce_C_CLR)     -0.580     1.173    FSM/addp_reg[4]_rep__11
  -------------------------------------------------------------------
                         required time                          1.173    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                 -1.805    

Slack (VIOLATED) :        -1.805ns  (required time - arrival time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            FSM/addp_reg[9]_rep__10/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.419ns (11.123%)  route 3.348ns (88.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 1.386 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.552    -0.789    clk
    SLICE_X20Y30         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.370 f  mr_reg/Q
                         net (fo=495, routed)         3.348     2.978    FSM/mr
    SLICE_X31Y15         FDCE                                         f  FSM/addp_reg[9]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.442     1.386    FSM/clk_out1
    SLICE_X31Y15         FDCE                                         r  FSM/addp_reg[9]_rep__10/C
                         clock pessimism              0.573     1.959    
                         clock uncertainty           -0.206     1.753    
    SLICE_X31Y15         FDCE (Recov_fdce_C_CLR)     -0.580     1.173    FSM/addp_reg[9]_rep__10
  -------------------------------------------------------------------
                         required time                          1.173    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                 -1.805    

Slack (VIOLATED) :        -1.751ns  (required time - arrival time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            FSM/addp_reg[6]_rep__22/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 0.419ns (11.040%)  route 3.376ns (88.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 1.382 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.552    -0.789    clk
    SLICE_X20Y30         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.370 f  mr_reg/Q
                         net (fo=495, routed)         3.376     3.007    FSM/mr
    SLICE_X30Y18         FDCE                                         f  FSM/addp_reg[6]_rep__22/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.438     1.382    FSM/clk_out1
    SLICE_X30Y18         FDCE                                         r  FSM/addp_reg[6]_rep__22/C
                         clock pessimism              0.573     1.955    
                         clock uncertainty           -0.206     1.749    
    SLICE_X30Y18         FDCE (Recov_fdce_C_CLR)     -0.494     1.255    FSM/addp_reg[6]_rep__22
  -------------------------------------------------------------------
                         required time                          1.255    
                         arrival time                          -3.007    
  -------------------------------------------------------------------
                         slack                                 -1.751    

Slack (VIOLATED) :        -1.745ns  (required time - arrival time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            FSM/addp_reg[10]_rep__11/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.419ns (11.053%)  route 3.372ns (88.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 1.384 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.552    -0.789    clk
    SLICE_X20Y30         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.370 f  mr_reg/Q
                         net (fo=495, routed)         3.372     3.002    FSM/mr
    SLICE_X30Y17         FDCE                                         f  FSM/addp_reg[10]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.440     1.384    FSM/clk_out1
    SLICE_X30Y17         FDCE                                         r  FSM/addp_reg[10]_rep__11/C
                         clock pessimism              0.573     1.957    
                         clock uncertainty           -0.206     1.751    
    SLICE_X30Y17         FDCE (Recov_fdce_C_CLR)     -0.494     1.257    FSM/addp_reg[10]_rep__11
  -------------------------------------------------------------------
                         required time                          1.257    
                         arrival time                          -3.002    
  -------------------------------------------------------------------
                         slack                                 -1.745    

Slack (VIOLATED) :        -1.745ns  (required time - arrival time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            FSM/addp_reg[10]_rep__26/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.419ns (11.053%)  route 3.372ns (88.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 1.384 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.552    -0.789    clk
    SLICE_X20Y30         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.370 f  mr_reg/Q
                         net (fo=495, routed)         3.372     3.002    FSM/mr
    SLICE_X30Y17         FDCE                                         f  FSM/addp_reg[10]_rep__26/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.440     1.384    FSM/clk_out1
    SLICE_X30Y17         FDCE                                         r  FSM/addp_reg[10]_rep__26/C
                         clock pessimism              0.573     1.957    
                         clock uncertainty           -0.206     1.751    
    SLICE_X30Y17         FDCE (Recov_fdce_C_CLR)     -0.494     1.257    FSM/addp_reg[10]_rep__26
  -------------------------------------------------------------------
                         required time                          1.257    
                         arrival time                          -3.002    
  -------------------------------------------------------------------
                         slack                                 -1.745    

Slack (VIOLATED) :        -1.745ns  (required time - arrival time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            FSM/addp_reg[10]_rep__27/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.419ns (11.053%)  route 3.372ns (88.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 1.384 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.552    -0.789    clk
    SLICE_X20Y30         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.370 f  mr_reg/Q
                         net (fo=495, routed)         3.372     3.002    FSM/mr
    SLICE_X30Y17         FDCE                                         f  FSM/addp_reg[10]_rep__27/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.440     1.384    FSM/clk_out1
    SLICE_X30Y17         FDCE                                         r  FSM/addp_reg[10]_rep__27/C
                         clock pessimism              0.573     1.957    
                         clock uncertainty           -0.206     1.751    
    SLICE_X30Y17         FDCE (Recov_fdce_C_CLR)     -0.494     1.257    FSM/addp_reg[10]_rep__27
  -------------------------------------------------------------------
                         required time                          1.257    
                         arrival time                          -3.002    
  -------------------------------------------------------------------
                         slack                                 -1.745    

Slack (VIOLATED) :        -1.745ns  (required time - arrival time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            FSM/addp_reg[15]_rep__23/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.419ns (11.053%)  route 3.372ns (88.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 1.384 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.552    -0.789    clk
    SLICE_X20Y30         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.370 f  mr_reg/Q
                         net (fo=495, routed)         3.372     3.002    FSM/mr
    SLICE_X30Y17         FDCE                                         f  FSM/addp_reg[15]_rep__23/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.440     1.384    FSM/clk_out1
    SLICE_X30Y17         FDCE                                         r  FSM/addp_reg[15]_rep__23/C
                         clock pessimism              0.573     1.957    
                         clock uncertainty           -0.206     1.751    
    SLICE_X30Y17         FDCE (Recov_fdce_C_CLR)     -0.494     1.257    FSM/addp_reg[15]_rep__23
  -------------------------------------------------------------------
                         required time                          1.257    
                         arrival time                          -3.002    
  -------------------------------------------------------------------
                         slack                                 -1.745    

Slack (VIOLATED) :        -1.719ns  (required time - arrival time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            FSM/addp_reg[2]_rep__27/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.419ns (11.123%)  route 3.348ns (88.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 1.386 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.552    -0.789    clk
    SLICE_X20Y30         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.370 f  mr_reg/Q
                         net (fo=495, routed)         3.348     2.978    FSM/mr
    SLICE_X30Y15         FDCE                                         f  FSM/addp_reg[2]_rep__27/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.442     1.386    FSM/clk_out1
    SLICE_X30Y15         FDCE                                         r  FSM/addp_reg[2]_rep__27/C
                         clock pessimism              0.573     1.959    
                         clock uncertainty           -0.206     1.753    
    SLICE_X30Y15         FDCE (Recov_fdce_C_CLR)     -0.494     1.259    FSM/addp_reg[2]_rep__27
  -------------------------------------------------------------------
                         required time                          1.259    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                 -1.719    

Slack (VIOLATED) :        -1.719ns  (required time - arrival time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            FSM/addp_reg[8]_rep__24/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.419ns (11.123%)  route 3.348ns (88.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 1.386 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.552    -0.789    clk
    SLICE_X20Y30         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.370 f  mr_reg/Q
                         net (fo=495, routed)         3.348     2.978    FSM/mr
    SLICE_X30Y15         FDCE                                         f  FSM/addp_reg[8]_rep__24/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         1.442     1.386    FSM/clk_out1
    SLICE_X30Y15         FDCE                                         r  FSM/addp_reg[8]_rep__24/C
                         clock pessimism              0.573     1.959    
                         clock uncertainty           -0.206     1.753    
    SLICE_X30Y15         FDCE (Recov_fdce_C_CLR)     -0.494     1.259    FSM/addp_reg[8]_rep__24
  -------------------------------------------------------------------
                         required time                          1.259    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                 -1.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart/baud_pulse_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.402%)  route 0.234ns (64.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.554    -0.536    clk
    SLICE_X20Y30         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.408 f  mr_reg/Q
                         net (fo=495, routed)         0.234    -0.174    MCU_uart/mr
    SLICE_X21Y31         FDCE                                         f  MCU_uart/baud_pulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.823    -0.770    MCU_uart/clk_out1
    SLICE_X21Y31         FDCE                                         r  MCU_uart/baud_pulse_reg/C
                         clock pessimism              0.249    -0.521    
    SLICE_X21Y31         FDCE (Remov_fdce_C_CLR)     -0.146    -0.667    MCU_uart/baud_pulse_reg
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            FSM/addp_reg[9]_rep__17/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.550%)  route 0.265ns (67.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.554    -0.536    clk
    SLICE_X20Y30         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.408 f  mr_reg/Q
                         net (fo=495, routed)         0.265    -0.142    FSM/mr
    SLICE_X22Y30         FDCE                                         f  FSM/addp_reg[9]_rep__17/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.822    -0.771    FSM/clk_out1
    SLICE_X22Y30         FDCE                                         r  FSM/addp_reg[9]_rep__17/C
                         clock pessimism              0.249    -0.522    
    SLICE_X22Y30         FDCE (Remov_fdce_C_CLR)     -0.121    -0.643    FSM/addp_reg[9]_rep__17
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart/count_baud_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.128ns (30.313%)  route 0.294ns (69.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.554    -0.536    clk
    SLICE_X20Y30         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.408 f  mr_reg/Q
                         net (fo=495, routed)         0.294    -0.113    MCU_uart/mr
    SLICE_X18Y30         FDCE                                         f  MCU_uart/count_baud_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.821    -0.772    MCU_uart/clk_out1
    SLICE_X18Y30         FDCE                                         r  MCU_uart/count_baud_reg[0]/C
                         clock pessimism              0.269    -0.503    
    SLICE_X18Y30         FDCE (Remov_fdce_C_CLR)     -0.121    -0.624    MCU_uart/count_baud_reg[0]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart/count_baud_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.128ns (30.313%)  route 0.294ns (69.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.554    -0.536    clk
    SLICE_X20Y30         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.408 f  mr_reg/Q
                         net (fo=495, routed)         0.294    -0.113    MCU_uart/mr
    SLICE_X18Y30         FDCE                                         f  MCU_uart/count_baud_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.821    -0.772    MCU_uart/clk_out1
    SLICE_X18Y30         FDCE                                         r  MCU_uart/count_baud_reg[3]/C
                         clock pessimism              0.269    -0.503    
    SLICE_X18Y30         FDCE (Remov_fdce_C_CLR)     -0.121    -0.624    MCU_uart/count_baud_reg[3]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart/count_baud_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.128ns (30.313%)  route 0.294ns (69.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.554    -0.536    clk
    SLICE_X20Y30         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.408 f  mr_reg/Q
                         net (fo=495, routed)         0.294    -0.113    MCU_uart/mr
    SLICE_X18Y30         FDCE                                         f  MCU_uart/count_baud_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.821    -0.772    MCU_uart/clk_out1
    SLICE_X18Y30         FDCE                                         r  MCU_uart/count_baud_reg[4]/C
                         clock pessimism              0.269    -0.503    
    SLICE_X18Y30         FDCE (Remov_fdce_C_CLR)     -0.121    -0.624    MCU_uart/count_baud_reg[4]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            FSM/FSM_sequential_qp_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.550%)  route 0.265ns (67.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.554    -0.536    clk
    SLICE_X20Y30         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.408 f  mr_reg/Q
                         net (fo=495, routed)         0.265    -0.142    FSM/mr
    SLICE_X23Y30         FDCE                                         f  FSM/FSM_sequential_qp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.822    -0.771    FSM/clk_out1
    SLICE_X23Y30         FDCE                                         r  FSM/FSM_sequential_qp_reg[1]/C
                         clock pessimism              0.249    -0.522    
    SLICE_X23Y30         FDCE (Remov_fdce_C_CLR)     -0.146    -0.668    FSM/FSM_sequential_qp_reg[1]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            FSM/addp_reg[5]_rep__15/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.128ns (29.099%)  route 0.312ns (70.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.554    -0.536    clk
    SLICE_X20Y30         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.408 f  mr_reg/Q
                         net (fo=495, routed)         0.312    -0.096    FSM/mr
    SLICE_X18Y29         FDCE                                         f  FSM/addp_reg[5]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.820    -0.773    FSM/clk_out1
    SLICE_X18Y29         FDCE                                         r  FSM/addp_reg[5]_rep__15/C
                         clock pessimism              0.269    -0.504    
    SLICE_X18Y29         FDCE (Remov_fdce_C_CLR)     -0.121    -0.625    FSM/addp_reg[5]_rep__15
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            FSM/addp_reg[5]_rep__17/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.128ns (29.099%)  route 0.312ns (70.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.554    -0.536    clk
    SLICE_X20Y30         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.408 f  mr_reg/Q
                         net (fo=495, routed)         0.312    -0.096    FSM/mr
    SLICE_X18Y29         FDCE                                         f  FSM/addp_reg[5]_rep__17/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.820    -0.773    FSM/clk_out1
    SLICE_X18Y29         FDCE                                         r  FSM/addp_reg[5]_rep__17/C
                         clock pessimism              0.269    -0.504    
    SLICE_X18Y29         FDCE (Remov_fdce_C_CLR)     -0.121    -0.625    FSM/addp_reg[5]_rep__17
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            FSM/FSM_sequential_qp_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.128ns (30.313%)  route 0.294ns (69.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.554    -0.536    clk
    SLICE_X20Y30         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.408 f  mr_reg/Q
                         net (fo=495, routed)         0.294    -0.113    FSM/mr
    SLICE_X19Y30         FDCE                                         f  FSM/FSM_sequential_qp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.821    -0.772    FSM/clk_out1
    SLICE_X19Y30         FDCE                                         r  FSM/FSM_sequential_qp_reg[3]/C
                         clock pessimism              0.269    -0.503    
    SLICE_X19Y30         FDCE (Remov_fdce_C_CLR)     -0.146    -0.649    FSM/FSM_sequential_qp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart/count_os_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.128ns (30.313%)  route 0.294ns (69.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.554    -0.536    clk
    SLICE_X20Y30         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.408 f  mr_reg/Q
                         net (fo=495, routed)         0.294    -0.113    MCU_uart/mr
    SLICE_X19Y30         FDCE                                         f  MCU_uart/count_os_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  Clock/inst/clkout1_buf/O
                         net (fo=587, routed)         0.821    -0.772    MCU_uart/clk_out1
    SLICE_X19Y30         FDCE                                         r  MCU_uart/count_os_reg[0]/C
                         clock pessimism              0.269    -0.503    
    SLICE_X19Y30         FDCE (Remov_fdce_C_CLR)     -0.146    -0.649    MCU_uart/count_os_reg[0]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.535    





