Fitter report for nios2_ddr_prog_mem
Sat Mar 18 22:08:14 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. DLL Summary
 20. Optimized GXB Elements
 21. PLL Usage Summary
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Fitter DSP Block Usage Summary
 30. DSP Block Details
 31. Routing Usage Summary
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Sat Mar 18 22:08:14 2017           ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                   ; nios2_ddr_prog_mem                              ;
; Top-level Entity Name           ; qsys_nios2_ddr3_top                             ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CEFA7F23I7                                     ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 4,939 / 56,480 ( 9 % )                          ;
; Total registers                 ; 7647                                            ;
; Total pins                      ; 50 / 240 ( 21 % )                               ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,298,576 / 7,024,640 ( 18 % )                  ;
; Total RAM Blocks                ; 187 / 686 ( 27 % )                              ;
; Total DSP Blocks                ; 3 / 156 ( 2 % )                                 ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 2 / 7 ( 29 % )                                  ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                  ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CEFA7F23I7                           ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                             ; On                                    ; Off                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.17        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  16.8%      ;
+----------------------------+-------------+


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; DDR3_BA[0]    ; Missing drive strength and slew rate ;
; DDR3_BA[1]    ; Missing drive strength and slew rate ;
; DDR3_BA[2]    ; Missing drive strength and slew rate ;
; DDR3_CK_n     ; Missing drive strength and slew rate ;
; DDR3_CK_p     ; Missing drive strength and slew rate ;
; DDR3_DM[0]    ; Missing drive strength and slew rate ;
; DDR3_DM[1]    ; Missing drive strength and slew rate ;
; DDR3_ODT      ; Missing drive strength and slew rate ;
; DDR3_RAS_n    ; Missing drive strength and slew rate ;
; DDR3_A[0]     ; Missing drive strength and slew rate ;
; DDR3_A[1]     ; Missing drive strength and slew rate ;
; DDR3_A[2]     ; Missing drive strength and slew rate ;
; DDR3_A[3]     ; Missing drive strength and slew rate ;
; DDR3_A[4]     ; Missing drive strength and slew rate ;
; DDR3_A[5]     ; Missing drive strength and slew rate ;
; DDR3_A[6]     ; Missing drive strength and slew rate ;
; DDR3_A[7]     ; Missing drive strength and slew rate ;
; DDR3_A[8]     ; Missing drive strength and slew rate ;
; DDR3_A[9]     ; Missing drive strength and slew rate ;
; DDR3_A[10]    ; Missing drive strength and slew rate ;
; DDR3_A[11]    ; Missing drive strength and slew rate ;
; DDR3_A[12]    ; Missing drive strength and slew rate ;
; DDR3_A[13]    ; Missing drive strength and slew rate ;
; DDR3_CAS_n    ; Missing drive strength and slew rate ;
; DDR3_CKE      ; Missing drive strength and slew rate ;
; DDR3_CS_n     ; Missing drive strength and slew rate ;
; DDR3_WE_n     ; Missing drive strength and slew rate ;
; DDR3_RESET_n  ; Missing drive strength and slew rate ;
; DDR3_DQ[0]    ; Missing drive strength and slew rate ;
; DDR3_DQ[1]    ; Missing drive strength and slew rate ;
; DDR3_DQ[2]    ; Missing drive strength and slew rate ;
; DDR3_DQ[3]    ; Missing drive strength and slew rate ;
; DDR3_DQ[4]    ; Missing drive strength and slew rate ;
; DDR3_DQ[5]    ; Missing drive strength and slew rate ;
; DDR3_DQ[6]    ; Missing drive strength and slew rate ;
; DDR3_DQ[7]    ; Missing drive strength and slew rate ;
; DDR3_DQ[8]    ; Missing drive strength and slew rate ;
; DDR3_DQ[9]    ; Missing drive strength and slew rate ;
; DDR3_DQ[10]   ; Missing drive strength and slew rate ;
; DDR3_DQ[11]   ; Missing drive strength and slew rate ;
; DDR3_DQ[12]   ; Missing drive strength and slew rate ;
; DDR3_DQ[13]   ; Missing drive strength and slew rate ;
; DDR3_DQ[14]   ; Missing drive strength and slew rate ;
; DDR3_DQ[15]   ; Missing drive strength and slew rate ;
; DDR3_DQS_n[0] ; Missing drive strength and slew rate ;
; DDR3_DQS_n[1] ; Missing drive strength and slew rate ;
; DDR3_DQS_p[0] ; Missing drive strength and slew rate ;
; DDR3_DQS_p[1] ; Missing drive strength and slew rate ;
+---------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_addr_cmd_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                  ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_addr_cmd_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; OUTCLK    ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_addr_cmd_clk~CLKENA0_Duplicate                                                                                                                                                                                                                                                                                                                                                                  ; OUTCLK           ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_afi_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_avl_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_avl_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; OUTCLK    ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_avl_clk~CLKENA0_Duplicate                                                                                                                                                                                                                                                                                                                                                                       ; OUTCLK           ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_config_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_config_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; OUTCLK    ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_config_clk~CLKENA0_Duplicate                                                                                                                                                                                                                                                                                                                                                                    ; OUTCLK           ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clk_dqs_2x                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK    ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clk_dqs_2x                                                                                                                                 ; OUTCLK           ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT    ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                                    ; CLKOUT           ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT    ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                   ; CLKOUT           ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT    ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                                    ; CLKOUT           ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clk_dqs_2x                                                                                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK    ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clk_dqs_2x                                                                                                                                 ; OUTCLK           ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[0]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[0]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[1]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[1]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[2]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[2]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[3]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[3]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[4]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[4]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[5]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[5]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[6]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[6]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[7]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[7]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[8]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[8]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[9]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[9]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[10]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[10]                           ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[11]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[11]                           ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[12]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[12]                           ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[13]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[13]                           ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[14]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[14]                           ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[15]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[15]                           ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[0]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[0]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[1]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[1]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[2]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[2]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[3]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[3]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[4]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[4]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[5]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[5]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[6]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[6]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[7]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[7]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[8]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[8]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[9]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[9]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[10]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[10]                           ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[11]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[11]                           ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[12]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[12]                           ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[13]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[13]                           ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[14]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[14]                           ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[15]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[15]                           ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[0]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[0]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[1]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[1]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[2]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[2]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[3]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[3]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[4]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[4]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[5]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[5]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[6]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[6]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[7]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[7]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[8]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[8]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[9]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[9]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[10]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[10]                           ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[11]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[11]                           ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[12]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[12]                           ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[13]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[13]                           ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[14]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[14]                           ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[15]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[15]                           ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[0]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[0]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[1]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[1]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[2]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[2]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[3]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[3]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[4]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[4]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[5]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[5]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[6]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[6]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[7]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[7]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[8]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[8]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[9]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[9]                            ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[10]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[10]                           ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[11]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[11]                           ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[12]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[12]                           ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[13]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[13]                           ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[14]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[14]                           ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[15]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|q_b[15]                           ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[0]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated|q_b[0]                              ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[1]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated|q_b[1]                              ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[2]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated|q_b[0]                              ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[3]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated|q_b[1]                              ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[4]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated|q_b[0]                              ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[5]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated|q_b[1]                              ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[6]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated|q_b[0]                              ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[7]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated|q_b[1]                              ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[0]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[0]                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[1]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[1]                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[2]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[2]                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[3]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[3]                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[4]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[4]                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[5]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[5]                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[6]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[6]                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[7]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[7]                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[8]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[8]                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[9]                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[9]                                                                                                                                                                                                                                                                               ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[10]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[10]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[11]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[11]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[12]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[12]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[13]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[13]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[14]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[14]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[15]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[15]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[16]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[16]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[17]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[17]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[18]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[18]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[19]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[19]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[20]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[20]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[21]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[21]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[22]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[22]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[23]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[23]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[24]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[24]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[25]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[25]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[26]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[26]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[27]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[27]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[28]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[28]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[29]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[29]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[30]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[30]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[31]                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[31]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a8                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a9                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a10                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a11                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a12                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a13                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a14                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a15                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[16]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a16                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[17]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a17                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[18]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a18                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[19]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a19                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[20]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a20                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[21]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a21                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[22]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a22                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a23                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a24                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a25                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[26]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a26                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[27]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a27                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[28]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a28                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[29]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a29                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[30]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a30                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[31]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a31                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[32]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a32                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[33]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a33                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[34]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a34                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[35]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a35                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[36]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a36                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[37]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a37                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[38]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a38                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[39]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a39                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[40]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a40                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[41]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a41                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[42]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a42                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[43]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a43                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[44]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a44                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[45]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a45                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[46]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a46                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[47]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a47                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[48]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a48                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[49]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a49                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[50]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a50                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[51]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a51                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[52]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a52                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[53]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a53                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[54]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a54                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[55]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a55                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[56]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a56                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[57]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a57                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[58]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a58                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[59]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a59                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[60]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a60                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[61]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a61                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[62]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a62                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|out_payload[63]                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ram_block1a63                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_bht_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[0]                                                                                                                                                                                                                                                                        ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_bht_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[1]                                                                                                                                                                                                                                                                        ; PORTBDATAOUT     ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; AX               ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[16]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[16]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; AX               ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[17]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[17]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; AX               ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[18]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[18]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; AX               ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[19]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[19]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; AX               ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[20]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[20]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; AX               ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[21]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[21]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; AX               ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[22]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[22]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; AX               ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[23]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[23]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; AX               ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[24]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[24]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; AX               ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[25]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[25]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; AX               ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[26]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[26]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; AX               ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[27]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[27]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; AX               ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[28]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[28]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; AX               ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[29]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[29]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; AX               ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[30]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[30]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; AX               ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[31]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                   ; RESULTA          ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic|rst1~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_r:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_r:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_r:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_r:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst|diff[0]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst|diff[0]~DUPLICATE                                              ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[0]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[0]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[1]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[1]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[2]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[2]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|or_col_grant                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|or_col_grant~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[1]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[1]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[2]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[2]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[3]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[3]~DUPLICATE                                                                                                                                                                                            ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|wr_grant[0]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|wr_grant[0]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_do_burst_chop[1]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_do_burst_chop[1]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_do_read[1]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_do_read[1]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|burst_left[1]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|burst_left[1]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|burst_left[2]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|burst_left[2]~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|delayed_doing                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|delayed_doing~DUPLICATE                                                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|int_interrupt_disable_ready                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|int_interrupt_disable_ready~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_burst_left[1]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_burst_left[1]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_burst_left[3]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_burst_left[3]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[1]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[1]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[2]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[2]~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[0]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[0]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[29]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[29]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[0]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[0]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[4]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[4]~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].rdwr_state[0]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].rdwr_state[0]~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[0]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[0]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[1]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[1]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[2]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[2]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[3]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[3]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[4]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[4]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[0]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[0]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[1]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[1]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[2]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[2]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[3]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[3]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[4]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[4]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_diff_chip[1]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_diff_chip[1]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_diff_chip[2]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_diff_chip[2]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_diff_chip[3]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_diff_chip[3]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_diff_chip[4]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_diff_chip[4]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[0]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[0]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[3]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[3]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[4]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[4]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|sel_act_tfaw_shift_out_point[1]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|sel_act_tfaw_shift_out_point[1]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|cntr_ggb:rd_ptr_msb|counter_reg_bit[0] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|cntr_ggb:rd_ptr_msb|counter_reg_bit[0]~DUPLICATE ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|empty_dff                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|empty_dff~DUPLICATE                              ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|full_dff                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|full_dff~DUPLICATE                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|usedw_is_1_dff                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|usedw_is_1_dff~DUPLICATE                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|wrreq_delaya[1]                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|wrreq_delaya[1]~DUPLICATE                        ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|rd_ptr_lsb                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|rd_ptr_lsb~DUPLICATE                                                            ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[0][1]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[0][1]~DUPLICATE                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][3]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][3]~DUPLICATE                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[0]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[0]~DUPLICATE                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[1]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[1]~DUPLICATE                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[2]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[2]~DUPLICATE                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[3]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[3]~DUPLICATE                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[4]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[4]~DUPLICATE                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[5]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[5]~DUPLICATE                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[6]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[6]~DUPLICATE                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[8]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[8]~DUPLICATE                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[10]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[10]~DUPLICATE                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[12]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[12]~DUPLICATE                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[14]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[14]~DUPLICATE                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[2]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[2]~DUPLICATE                                                                                                                  ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[7]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[7]~DUPLICATE                                                                                                                  ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[9]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[9]~DUPLICATE                                                                                                                  ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[11]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[11]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[14]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[14]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[1]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[1]~DUPLICATE                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[2]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[2]~DUPLICATE                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[3]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[3]~DUPLICATE                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[4]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[4]~DUPLICATE                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[5]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[5]~DUPLICATE                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[6]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[6]~DUPLICATE                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[10]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[10]~DUPLICATE                                                                                                                            ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[12]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[12]~DUPLICATE                                                                                                                            ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[15]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[15]~DUPLICATE                                                                                                                            ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|cmd_counter[0]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|cmd_counter[0]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|cmd_counter[1]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|cmd_counter[1]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|ecc_rdata_counter[1]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|ecc_rdata_counter[1]~DUPLICATE                                                                                                                                                                              ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_data_counter[1]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_data_counter[1]~DUPLICATE                                                                                                                                                                            ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_data_counter_plus_1[1]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_data_counter_plus_1[1]~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][1]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][1]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][2]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][2]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][4]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][4]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][6]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][6]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][8]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][8]~DUPLICATE                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][10]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][10]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][11]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][11]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][12]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][12]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][13]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][13]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][14]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][14]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][15]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe_eq_afi_wlat_minus_2[0][15]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|doing_write_pipe[1]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|doing_write_pipe[1]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2[0]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2[0]~DUPLICATE                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[2]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[7]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[7]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[9]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[9]~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[10]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[10]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[11]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[11]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|cs_refresh_req[0]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|cs_refresh_req[0]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|do_pch_all_req[0]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|do_pch_all_req[0]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|do_refresh_req[0]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|do_refresh_req[0]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[1]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[1]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[0]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[0]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[1]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[1]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[2]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[2]~DUPLICATE                                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|sb_do_precharge_all[0]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|sb_do_precharge_all[0]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|stall_arbiter[0]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|stall_arbiter[0]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|activated[1]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|activated[1]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|activated[2]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|activated[2]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|activated[3]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|activated[3]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[0][3]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[0][3]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[1][0]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[1][0]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvc[0]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvc[0]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvc[1]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvc[1]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvc[2]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvc[2]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvc[3]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvc[3]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvo[1]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvo[1]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvo[2]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvo[2]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvo[3]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvo[3]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|bank[3][1]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|bank[3][1]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|bank[3][2]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|bank[3][2]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_act[1]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_act[1]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_act[3]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_act[3]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_rd[1]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_rd[1]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[0][1]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[0][1]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[1][0]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[1][0]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[1][1]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[1][1]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[1][2]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[1][2]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[2][1]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[2][1]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[3][2]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[3][2]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_act_to_pch_less_than_offset                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_act_to_pch_less_than_offset~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_act_to_rdwr_less_than_offset                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_act_to_rdwr_less_than_offset~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[1]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[1]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[2]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[2]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_rd_to_pch_less_than_offset                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_rd_to_pch_less_than_offset~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_wr_to_pch_greater_than_row_timer[1]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_wr_to_pch_greater_than_row_timer[1]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|complete[3]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|complete[3]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|complete_rd[3]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|complete_rd[3]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|complete_wr[2]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|complete_wr[2]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[0]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[0]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_act_to_act[4]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_act_to_act[4]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_ap_to_valid[1]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_ap_to_valid[1]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_ap_to_valid[3]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_ap_to_valid[3]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_ap_to_valid[4]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_ap_to_valid[4]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_to_pch[1]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_to_pch[1]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_to_pch[3]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_to_pch[3]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_wr_ap_to_valid[0]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_wr_ap_to_valid[0]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_wr_to_pch[2]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_wr_to_pch[2]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|require_flush[0]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|require_flush[0]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|require_flush[1]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|require_flush[1]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|require_flush[2]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|require_flush[2]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][1]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][1]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][4]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][4]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][8]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][8]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][11]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][11]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[2][4]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[2][4]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[2][11]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[2][11]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][0]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][0]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][2]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][2]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][3]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][3]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][4]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][4]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][0]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][0]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][3]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][3]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][4]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][4]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][0]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][0]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][1]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][1]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][0]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][0]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][1]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][1]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][2]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][2]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][4]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][4]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_pre_ready[1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_pre_ready[1]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_pre_ready[2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_pre_ready[2]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_pre_ready[3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_pre_ready[3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|ssb[3]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|ssb[3]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][0]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][0]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][2]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][2]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][3]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][3]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][4]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][4]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][0]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][0]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][1]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][1]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][2]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][2]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][0]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][0]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][1]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][1]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][2]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][2]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][3]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][3]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][4]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][4]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][1]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][1]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][2]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][2]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][3]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][3]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer_pre_ready[0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer_pre_ready[0]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid_combi[0]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid_combi[0]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid_combi[1]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid_combi[1]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid_combi[3]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid_combi[3]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|write[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|write[0]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[0][1]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[0][1]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[3][1]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[3][1]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wst_p[3]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wst_p[3]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_act_to_rdwr[0]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_act_to_rdwr[0]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_rd_to_wr[1]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_rd_to_wr[1]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_rd_to_wr[2]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_rd_to_wr[2]~DUPLICATE                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_wr_to_rd_bc[3]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_wr_to_rd_bc[3]~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_wr_to_rd_diff_chip[3]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_wr_to_rd_diff_chip[3]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_wr_to_rd_diff_chip[4]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_wr_to_rd_diff_chip[4]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[0]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[0]~DUPLICATE                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[2]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[2]~DUPLICATE                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[4]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[4]~DUPLICATE                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[5]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[5]~DUPLICATE                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[6]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[6]~DUPLICATE                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[0]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[0]~DUPLICATE                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[5]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[5]~DUPLICATE                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[13]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[13]~DUPLICATE                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[14]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[14]~DUPLICATE                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[15]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[15]~DUPLICATE                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|buffer_valid_counter_full                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|buffer_valid_counter_full~DUPLICATE                                                                                                                  ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][0]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][0]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][1]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][1]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][2]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][2]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][3]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][3]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][0]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][0]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][1]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][1]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][2]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][2]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][0]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][0]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][2]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][2]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][3]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][3]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][0]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][0]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][2]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][2]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][3]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][3]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][4]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][4]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][0]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][0]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][2]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][2]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][0]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][0]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][1]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][1]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][2]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][2]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][4]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][4]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][2]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][2]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][5]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][5]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][0]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][0]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][1]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][1]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][2]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][2]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][3]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][3]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[8][0]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[8][0]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[8][2]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[8][2]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[8][3]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[8][3]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[8][4]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[8][4]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[8][5]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[8][5]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[9][1]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[9][1]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[9][2]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[9][2]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[9][3]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[9][3]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[10][0]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[10][0]~DUPLICATE                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[10][1]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[10][1]~DUPLICATE                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[10][2]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[10][2]~DUPLICATE                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[10][3]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[10][3]~DUPLICATE                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[10][5]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[10][5]~DUPLICATE                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[11][1]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[11][1]~DUPLICATE                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[11][2]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[11][2]~DUPLICATE                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[11][4]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[11][4]~DUPLICATE                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[11][5]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[11][5]~DUPLICATE                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[12][1]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[12][1]~DUPLICATE                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[12][2]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[12][2]~DUPLICATE                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[12][3]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[12][3]~DUPLICATE                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[12][4]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[12][4]~DUPLICATE                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[13][0]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[13][0]~DUPLICATE                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[13][2]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[13][2]~DUPLICATE                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[13][3]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[13][3]~DUPLICATE                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[13][4]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[13][4]~DUPLICATE                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[14][0]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[14][0]~DUPLICATE                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[14][1]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[14][1]~DUPLICATE                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[14][2]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[14][2]~DUPLICATE                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[14][4]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[14][4]~DUPLICATE                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[15][0]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[15][0]~DUPLICATE                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[15][1]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[15][1]~DUPLICATE                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[15][2]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[15][2]~DUPLICATE                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[15][3]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[15][3]~DUPLICATE                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[15][4]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[15][4]~DUPLICATE                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[15][5]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[15][5]~DUPLICATE                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[1][0]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[1][0]~DUPLICATE                                                                                                              ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[4][1]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[4][1]~DUPLICATE                                                                                                              ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[5][0]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[5][0]~DUPLICATE                                                                                                              ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[6][1]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[6][1]~DUPLICATE                                                                                                              ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[9][0]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[9][0]~DUPLICATE                                                                                                              ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[9][1]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[9][1]~DUPLICATE                                                                                                              ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[13][0]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[13][0]~DUPLICATE                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_data_ready[7]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_data_ready[7]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_data_ready[8]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_data_ready[8]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_data_ready[12]                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_data_ready[12]~DUPLICATE                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_valid[2]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_valid[2]~DUPLICATE                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3~DUPLICATE                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4~DUPLICATE                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_accepted_r                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_accepted_r~DUPLICATE                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_address_r[1]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_address_r[1]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_address_r[4]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_address_r[4]~DUPLICATE                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[1]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[1]~DUPLICATE                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[3]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[3]~DUPLICATE                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[4]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[4]~DUPLICATE                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[4]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[4]~DUPLICATE                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[5]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[5]~DUPLICATE                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address_blocked                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address_blocked~DUPLICATE                                                                                                              ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[0]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[0]~DUPLICATE                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[1]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[1]~DUPLICATE                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[2]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[2]~DUPLICATE                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[4]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[4]~DUPLICATE                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[5]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[5]~DUPLICATE                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][0]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][0]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][2]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][2]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][3]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][3]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[0]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[0]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[1]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[1]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[2]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[2]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[5]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[5]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[6]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[6]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[7]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[7]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[9]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[9]~DUPLICATE                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[13]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[13]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[14]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[14]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_vector[5]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_vector[5]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][0]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][0]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][1]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][1]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][3]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][3]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[0]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[0]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[1]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[1]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[2]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[2]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[3]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[3]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[5]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[5]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[6]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[6]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[10]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[10]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[11]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[11]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[12]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[12]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[13]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[13]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|wdatap_dataread_dataid_r[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|wdatap_dataread_dataid_r[0]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|wdatap_dataread_dataid_r[1]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|wdatap_dataread_dataid_r[1]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|wdatap_dataread_dataid_r[2]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|wdatap_dataread_dataid_r[2]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[6]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[6]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[1]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[1]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[2]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[2]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[0]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[0]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[1]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[1]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]~DUPLICATE                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[1]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[1]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath|latency_shifter[1][4]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath|latency_shifter[1][4]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath|latency_shifter[1][22]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath|latency_shifter[1][22]~DUPLICATE                                                                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[0]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[0]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[1]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[1]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[2]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[2]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[4]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[4]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[6]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[6]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[4]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_writedata[23]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_writedata[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_waitrequest                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|wr_reg_waitrequest~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[0]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[1]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[2]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[3]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[5]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[6]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[7]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[8]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[10]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[14]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[16]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[18]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[20]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_cnt[1]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_cnt[2]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_cnt[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[0]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[1]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[3]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[4]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[5]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[6]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[7]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[9]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[10]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[11]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[12]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[14]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[15]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[16]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[18]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[19]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[20]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[22]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[23]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[25]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[26]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[27]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[28]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[29]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[19]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[20]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[21]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[22]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[10]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_ld                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_ld~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[6]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_read                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_read~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[2]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[15]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[24]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[27]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[28]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[30]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_data_mgr_inst_avl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_data_mgr_inst_avl_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator|av_readdata_pre[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator|av_readdata_pre[0]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|last_dest_id[1]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|last_dest_id[1]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[0]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[3]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[3]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[4]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[5]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[5]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_hm02:auto_generated|rdaddr_reg[5]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_hm02:auto_generated|rdaddr_reg[5]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][0]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][0]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][1]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][1]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][2]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][2]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][4]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][4]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][5]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][5]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][6]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][6]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][7]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][7]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[1][5]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[1][5]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[1][6]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[1][6]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[1][7]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[1][7]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][1]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][1]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][0]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][0]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][6]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][6]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[1]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[1]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[2]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[2]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[1]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[1]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[2]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[2]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|do_lfsr_r                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|do_lfsr_r~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[0]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[0]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[2]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[2]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[5]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[5]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[6]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[6]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[8]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[8]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[9]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[9]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[10]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[10]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[11]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[11]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[24]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[24]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[2]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[2]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[4]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[4]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[2]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[2]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[5]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[5]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[11]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[11]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[13]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[13]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[16]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[16]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[25]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[25]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[27]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[27]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|state.STATE_RW_EXEC                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|state.STATE_RW_EXEC~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_par_read                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_par_read~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[0]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[1]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[2]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_load_done_r                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_load_done_r~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_curr[0]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_curr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|internal_out_valid                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|rd_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|rd_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|rd_ptr[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter|has_pending_responses                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_ctrl_mul_lsw                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_ctrl_mul_lsw~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_dc_want_fill                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_dc_want_fill~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_dc_wb_rd_addr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_dc_wb_rd_addr_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_dc_wb_rd_addr_offset[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_dc_wr_data_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_dc_wr_data_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_dc_xfer_wr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_en_d1                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_en_d1~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_exc_allowed                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_exc_allowed~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_exc_any                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_exc_any~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_exc_break                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_exc_break~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_inst_result[30]                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_inst_result[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_ld_align_sh16                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_ld_align_sh16~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_mem_baddr[3]                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_mem_baddr[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_mem_baddr[4]                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_mem_baddr[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_mem_baddr[5]                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_mem_baddr[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_mem_baddr[6]                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_mem_baddr[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_mem_baddr[9]                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_mem_baddr[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_mem_byte_en[3]                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_mem_byte_en[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_pipe_flush                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_pipe_flush~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_st_data[3]                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_st_data[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_st_data[11]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_st_data[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_st_data[18]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_st_data[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_st_data[19]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_st_data[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_st_data[22]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_st_data[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_st_data[27]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_st_data[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_ic_fill_starting_d1                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_ic_fill_starting_d1~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_iw[11]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_iw[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_iw[12]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_iw[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_iw[15]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_iw[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_iw[16]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_iw[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_iw[21]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_iw[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_iw[27]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_iw[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_iw[29]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_iw[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_pc[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_pc[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_pc[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_pc[8]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_pc[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_pc[11]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_pc[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_pc[12]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_pc[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_pc[14]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_pc[19]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_pc[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_pc[22]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_pc[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_pc[25]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_pc[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_compare_op[1]                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_compare_op[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_extra_pc[0]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_extra_pc[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_extra_pc[3]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_extra_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_extra_pc[9]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_extra_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_iw[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_iw[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_iw[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_iw[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_iw[5]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_iw[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_logic_op[1]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_logic_op[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_pc[9]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_pc[24]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_pc[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src1[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src1[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src1[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[9]                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|F_pc[8]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|F_pc[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|F_pc[14]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|F_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|F_pc[19]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|F_pc[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|F_pc[20]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|F_pc[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|F_pc[24]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|F_pc[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|F_pc[25]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|F_pc[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|M_alu_result[16]                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|M_alu_result[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|M_alu_result[17]                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|M_alu_result[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|M_dst_regnum[0]                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|M_dst_regnum[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|M_dst_regnum[3]                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|M_dst_regnum[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|M_exc_trap_inst_pri15                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|M_exc_trap_inst_pri15~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|M_mem_baddr[8]                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|M_mem_baddr[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|M_pc_plus_one[20]                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|M_pc_plus_one[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|M_regnum_a_cmp_D                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|M_regnum_a_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|M_rot_mask[0]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|M_rot_mask[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|W_debug_mode                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|W_debug_mode~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|d_address_tag_field[2]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|d_address_tag_field[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|d_address_tag_field[3]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|d_address_tag_field[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|d_read~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|d_readdata_d1[12]                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|d_readdata_d1[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_active                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_active~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_ap_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_ap_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_ap_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_dp_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_dp_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_line[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_line[5]                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_line[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_tag[2]                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_tag[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_tag[3]                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_tag[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_tag[4]                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_tag[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_tag[5]                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_tag[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_tag[10]                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_tag[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_tag[11]                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_tag[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_tag[12]                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_tag[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_tag[15]                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_tag[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_tag[16]                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_tag[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_valid_bits[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck|DRsize.000                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck|DRsize.000~DUPLICATE                                                                                      ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug|monitor_error~DUPLICATE                                                                                                                                                                                                 ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem|MonAReg[4]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem|MonAReg[5]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem|MonAReg[5]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem|MonAReg[6]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem|MonAReg[6]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem|MonAReg[7]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem|MonAReg[7]~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem|MonDReg[22]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem|MonDReg[22]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|writedata[1]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|writedata[1]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[0]~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[1]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[2]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[2]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_reg_bit[0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_reg_bit[0]~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                            ;
+-----------------------------+-------------------------+--------------+----------------------------------------------------------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity          ; Ignored From ; Ignored To                                                                 ; Ignored Value ; Ignored Source             ;
+-----------------------------+-------------------------+--------------+----------------------------------------------------------------------------+---------------+----------------------------+
; Fast Output Enable Register ; altdq_dqs2_acv_cyclonev ;              ; output_path_gen[0].oe_reg                                                  ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_cyclonev ;              ; output_path_gen[1].oe_reg                                                  ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_cyclonev ;              ; output_path_gen[2].oe_reg                                                  ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_cyclonev ;              ; output_path_gen[3].oe_reg                                                  ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_cyclonev ;              ; output_path_gen[4].oe_reg                                                  ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_cyclonev ;              ; output_path_gen[5].oe_reg                                                  ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_cyclonev ;              ; output_path_gen[6].oe_reg                                                  ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_cyclonev ;              ; output_path_gen[7].oe_reg                                                  ; on            ; Compiler or HDL Assignment ;
; Global Signal               ; qsys_nios2_ddr3_top     ;              ; u0|mem_if_ddr3_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]  ; OFF           ; QSF Assignment             ;
; Global Signal               ; qsys_nios2_ddr3_top     ;              ; u0|mem_if_ddr3_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]  ; OFF           ; QSF Assignment             ;
; Global Signal               ; qsys_nios2_ddr3_top     ;              ; u0|mem_if_ddr3_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]  ; OFF           ; QSF Assignment             ;
; Global Signal               ; qsys_nios2_ddr3_top     ;              ; u0|mem_if_ddr3_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]  ; OFF           ; QSF Assignment             ;
; Global Signal               ; qsys_nios2_ddr3_top     ;              ; u0|mem_if_ddr3_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0] ; OFF           ; QSF Assignment             ;
; Global Signal               ; qsys_nios2_ddr3_top     ;              ; u0|mem_if_ddr3_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1] ; OFF           ; QSF Assignment             ;
; Global Signal               ; qsys_nios2_ddr3_top     ;              ; u0|mem_if_ddr3_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2] ; OFF           ; QSF Assignment             ;
; Global Signal               ; qsys_nios2_ddr3_top     ;              ; u0|mem_if_ddr3_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3] ; OFF           ; QSF Assignment             ;
; Global Signal               ; qsys_nios2_ddr3_top     ;              ; u0|mem_if_ddr3_emif_0|p0|umemphy|ureset|phy_reset_mem_stable_n             ; OFF           ; QSF Assignment             ;
+-----------------------------+-------------------------+--------------+----------------------------------------------------------------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 15787 ) ; 0.00 % ( 0 / 15787 )       ; 0.00 % ( 0 / 15787 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 15787 ) ; 0.00 % ( 0 / 15787 )       ; 0.00 % ( 0 / 15787 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 14509 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 275 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 564 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 439 )    ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/output_files/nios2_ddr_prog_mem.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 4,939 / 56,480        ; 9 %   ;
; ALMs needed [=A-B+C]                                        ; 4,939                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 6,053 / 56,480        ; 11 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,932                 ;       ;
;         [b] ALMs used for LUT logic                         ; 2,496                 ;       ;
;         [c] ALMs used for registers                         ; 1,475                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 150                   ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,159 / 56,480        ; 2 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 45 / 56,480           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 26                    ;       ;
;         [c] Due to LAB input limits                         ; 19                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 872 / 5,648           ; 15 %  ;
;     -- Logic LABs                                           ; 857                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 15                    ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 7,379                 ;       ;
;     -- 7 input functions                                    ; 67                    ;       ;
;     -- 6 input functions                                    ; 1,517                 ;       ;
;     -- 5 input functions                                    ; 1,573                 ;       ;
;     -- 4 input functions                                    ; 1,589                 ;       ;
;     -- <=3 input functions                                  ; 2,633                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,690                 ;       ;
; Memory ALUT usage                                           ; 249                   ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 249                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 7,511                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 6,813 / 112,960       ; 6 %   ;
;         -- Secondary logic registers                        ; 698 / 112,960         ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 6,860                 ;       ;
;         -- Routing optimization registers                   ; 651                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 50 / 240              ; 21 %  ;
;     -- Clock pins                                           ; 0 / 9                 ; 0 %   ;
;     -- Dedicated input pins                                 ; 3 / 11                ; 27 %  ;
; I/O registers                                               ; 136                   ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 9                     ;       ;
; M10K blocks                                                 ; 187 / 686             ; 27 %  ;
; Total MLAB memory bits                                      ; 5,864                 ;       ;
; Total block memory bits                                     ; 1,298,576 / 7,024,640 ; 18 %  ;
; Total block memory implementation bits                      ; 1,914,880 / 7,024,640 ; 27 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 3 / 156               ; 2 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 2 / 7                 ; 29 %  ;
; Global clocks                                               ; 3 / 16                ; 19 %  ;
; Quadrant clocks                                             ; 6 / 88                ; 7 %   ;
; Horizontal periphery clocks                                 ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 120               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 120               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 3                 ; 33 %  ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 5.0% / 5.2% / 4.4%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 29.0% / 31.3% / 22.3% ;       ;
; Maximum fan-out                                             ; 3329                  ;       ;
; Highest non-global fan-out                                  ; 2040                  ;       ;
; Total fan-out                                               ; 67543                 ;       ;
; Average fan-out                                             ; 3.87                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                     ;
+-------------------------------------------------------------+------------------------+------------------------+--------------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; sld_hub:auto_hub       ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+------------------------+--------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5182 / 56480 ( 9 % )   ; 113 / 56480 ( < 1 % )  ; 175 / 56480 ( < 1 % )          ; 0 / 56480 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 5182                   ; 113                    ; 175                            ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 5700 / 56480 ( 10 % )  ; 122 / 56480 ( < 1 % )  ; 233 / 56480 ( < 1 % )          ; 0 / 56480 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1851                   ; 30                     ; 51                             ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 2364                   ; 62                     ; 71                             ; 0                              ;
;         [c] ALMs used for registers                         ; 1335                   ; 30                     ; 111                            ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 150                    ; 0                      ; 0                              ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 563 / 56480 ( < 1 % )  ; 9 / 56480 ( < 1 % )    ; 58 / 56480 ( < 1 % )           ; 0 / 56480 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 45 / 56480 ( < 1 % )   ; 0 / 56480 ( 0 % )      ; 0 / 56480 ( 0 % )              ; 0 / 56480 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                      ; 0                              ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 26                     ; 0                      ; 0                              ; 0                              ;
;         [c] Due to LAB input limits                         ; 19                     ; 0                      ; 0                              ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                      ; 0                              ; 0                              ;
;                                                             ;                        ;                        ;                                ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                    ; Low                            ; Low                            ;
;                                                             ;                        ;                        ;                                ;                                ;
; Total LABs:  partially or completely used                   ; 830 / 5648 ( 15 % )    ; 20 / 5648 ( < 1 % )    ; 32 / 5648 ( < 1 % )            ; 0 / 5648 ( 0 % )               ;
;     -- Logic LABs                                           ; 815                    ; 20                     ; 32                             ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 15                     ; 0                      ; 0                              ; 0                              ;
;                                                             ;                        ;                        ;                                ;                                ;
; Combinational ALUT usage for logic                          ; 7253                   ; 157                    ; 218                            ; 0                              ;
;     -- 7 input functions                                    ; 62                     ; 5                      ; 0                              ; 0                              ;
;     -- 6 input functions                                    ; 1425                   ; 31                     ; 61                             ; 0                              ;
;     -- 5 input functions                                    ; 1510                   ; 32                     ; 31                             ; 0                              ;
;     -- 4 input functions                                    ; 1540                   ; 26                     ; 23                             ; 0                              ;
;     -- <=3 input functions                                  ; 2467                   ; 63                     ; 103                            ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1503                   ; 37                     ; 150                            ; 0                              ;
; Memory ALUT usage                                           ; 249                    ; 0                      ; 0                              ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                      ; 0                              ; 0                              ;
;     -- 32-address deep                                      ; 249                    ; 0                      ; 0                              ; 0                              ;
;                                                             ;                        ;                        ;                                ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                      ; 0                              ; 0                              ;
;     -- By type:                                             ;                        ;                        ;                                ;                                ;
;         -- Primary logic registers                          ; 6371 / 112960 ( 6 % )  ; 118 / 112960 ( < 1 % ) ; 324 / 112960 ( < 1 % )         ; 0 / 112960 ( 0 % )             ;
;         -- Secondary logic registers                        ; 662 / 112960 ( < 1 % ) ; 6 / 112960 ( < 1 % )   ; 30 / 112960 ( < 1 % )          ; 0 / 112960 ( 0 % )             ;
;     -- By function:                                         ;                        ;                        ;                                ;                                ;
;         -- Design implementation registers                  ; 6400                   ; 118                    ; 342                            ; 0                              ;
;         -- Routing optimization registers                   ; 633                    ; 6                      ; 12                             ; 0                              ;
;                                                             ;                        ;                        ;                                ;                                ;
;                                                             ;                        ;                        ;                                ;                                ;
; Virtual pins                                                ; 0                      ; 0                      ; 0                              ; 0                              ;
; I/O pins                                                    ; 0                      ; 0                      ; 0                              ; 50                             ;
; I/O registers                                               ; 0                      ; 0                      ; 0                              ; 136                            ;
; Total block memory bits                                     ; 1297808                ; 0                      ; 768                            ; 0                              ;
; Total block memory implementation bits                      ; 1904640                ; 0                      ; 10240                          ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 186 / 686 ( 27 % )     ; 0 / 686 ( 0 % )        ; 1 / 686 ( < 1 % )              ; 0 / 686 ( 0 % )                ;
; DSP block                                                   ; 3 / 156 ( 1 % )        ; 0 / 156 ( 0 % )        ; 0 / 156 ( 0 % )                ; 0 / 156 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )                  ; 1 / 4 ( 25 % )                 ;
; Clock enable block                                          ; 0 / 122 ( 0 % )        ; 0 / 122 ( 0 % )        ; 0 / 122 ( 0 % )                ; 9 / 122 ( 7 % )                ;
; Impedance control block                                     ; 0 / 3 ( 0 % )          ; 0 / 3 ( 0 % )          ; 0 / 3 ( 0 % )                  ; 1 / 3 ( 33 % )                 ;
; Double data rate I/O output circuitry                       ; 0 / 1590 ( 0 % )       ; 0 / 1590 ( 0 % )       ; 0 / 1590 ( 0 % )               ; 64 / 1590 ( 4 % )              ;
; Double data rate I/O input circuitry                        ; 0 / 480 ( 0 % )        ; 0 / 480 ( 0 % )        ; 0 / 480 ( 0 % )                ; 16 / 480 ( 3 % )               ;
; Double data rate I/O output circuitry                       ; 0 / 480 ( 0 % )        ; 0 / 480 ( 0 % )        ; 0 / 480 ( 0 % )                ; 45 / 480 ( 9 % )               ;
; Double data rate I/O output enable circuitry                ; 0 / 510 ( 0 % )        ; 0 / 510 ( 0 % )        ; 0 / 510 ( 0 % )                ; 18 / 510 ( 3 % )               ;
; DQS pin delay chain                                         ; 0 / 30 ( 0 % )         ; 0 / 30 ( 0 % )         ; 0 / 30 ( 0 % )                 ; 2 / 30 ( 6 % )                 ;
; DQS pin enable control                                      ; 0 / 30 ( 0 % )         ; 0 / 30 ( 0 % )         ; 0 / 30 ( 0 % )                 ; 2 / 30 ( 6 % )                 ;
; Delay chain                                                 ; 0 / 1560 ( 0 % )       ; 0 / 1560 ( 0 % )       ; 0 / 1560 ( 0 % )               ; 60 / 1560 ( 3 % )              ;
; Pin configuration                                           ; 0 / 480 ( 0 % )        ; 0 / 480 ( 0 % )        ; 0 / 480 ( 0 % )                ; 20 / 480 ( 4 % )               ;
; DQS pin configuration                                       ; 0 / 30 ( 0 % )         ; 0 / 30 ( 0 % )         ; 0 / 30 ( 0 % )                 ; 2 / 30 ( 6 % )                 ;
; Signal Splitter                                             ; 0 / 480 ( 0 % )        ; 0 / 480 ( 0 % )        ; 0 / 480 ( 0 % )                ; 3 / 480 ( < 1 % )              ;
; Leveling delay chain                                        ; 0 / 48 ( 0 % )         ; 0 / 48 ( 0 % )         ; 0 / 48 ( 0 % )                 ; 4 / 48 ( 8 % )                 ;
; Clock Phase Select                                          ; 0 / 210 ( 0 % )        ; 0 / 210 ( 0 % )        ; 0 / 210 ( 0 % )                ; 11 / 210 ( 5 % )               ;
; PHY Clock Buffer                                            ; 0 / 12 ( 0 % )         ; 0 / 12 ( 0 % )         ; 0 / 12 ( 0 % )                 ; 1 / 12 ( 8 % )                 ;
; Read FIFO Read Clock Select Block                           ; 0 / 480 ( 0 % )        ; 0 / 480 ( 0 % )        ; 0 / 480 ( 0 % )                ; 16 / 480 ( 3 % )               ;
; LFIFO                                                       ; 0 / 30 ( 0 % )         ; 0 / 30 ( 0 % )         ; 0 / 30 ( 0 % )                 ; 2 / 30 ( 6 % )                 ;
; Fractional PLL                                              ; 0 / 7 ( 0 % )          ; 0 / 7 ( 0 % )          ; 0 / 7 ( 0 % )                  ; 2 / 7 ( 28 % )                 ;
; IR FIFO USERDES Block                                       ; 0 / 480 ( 0 % )        ; 0 / 480 ( 0 % )        ; 0 / 480 ( 0 % )                ; 16 / 480 ( 3 % )               ;
; PLL DLL Output                                              ; 0 / 7 ( 0 % )          ; 0 / 7 ( 0 % )          ; 0 / 7 ( 0 % )                  ; 1 / 7 ( 14 % )                 ;
; PLL LVDS Output                                             ; 0 / 14 ( 0 % )         ; 0 / 14 ( 0 % )         ; 0 / 14 ( 0 % )                 ; 2 / 14 ( 14 % )                ;
; PLL Output Counter                                          ; 0 / 63 ( 0 % )         ; 0 / 63 ( 0 % )         ; 0 / 63 ( 0 % )                 ; 8 / 63 ( 12 % )                ;
; PLL Reconfiguration Block                                   ; 0 / 7 ( 0 % )          ; 0 / 7 ( 0 % )          ; 0 / 7 ( 0 % )                  ; 2 / 7 ( 28 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 7 ( 0 % )          ; 0 / 7 ( 0 % )          ; 0 / 7 ( 0 % )                  ; 2 / 7 ( 28 % )                 ;
; VFIFO                                                       ; 0 / 30 ( 0 % )         ; 0 / 30 ( 0 % )         ; 0 / 30 ( 0 % )                 ; 2 / 30 ( 6 % )                 ;
;                                                             ;                        ;                        ;                                ;                                ;
; Connections                                                 ;                        ;                        ;                                ;                                ;
;     -- Input Connections                                    ; 8012                   ; 198                    ; 613                            ; 324                            ;
;     -- Registered Input Connections                         ; 7099                   ; 131                    ; 375                            ; 0                              ;
;     -- Output Connections                                   ; 329                    ; 648                    ; 34                             ; 8136                           ;
;     -- Registered Output Connections                        ; 287                    ; 648                    ; 0                              ; 0                              ;
;                                                             ;                        ;                        ;                                ;                                ;
; Internal Connections                                        ;                        ;                        ;                                ;                                ;
;     -- Total Connections                                    ; 66195                  ; 1771                   ; 2333                           ; 9825                           ;
;     -- Registered Connections                               ; 36726                  ; 1393                   ; 1174                           ; 50                             ;
;                                                             ;                        ;                        ;                                ;                                ;
; External Connections                                        ;                        ;                        ;                                ;                                ;
;     -- Top                                                  ; 0                      ; 440                    ; 12                             ; 7889                           ;
;     -- sld_hub:auto_hub                                     ; 440                    ; 28                     ; 209                            ; 169                            ;
;     -- sld_signaltap:auto_signaltap_0                       ; 12                     ; 209                    ; 64                             ; 362                            ;
;     -- hard_block:auto_generated_inst                       ; 7889                   ; 169                    ; 362                            ; 40                             ;
;                                                             ;                        ;                        ;                                ;                                ;
; Partition Interface                                         ;                        ;                        ;                                ;                                ;
;     -- Input Ports                                          ; 78                     ; 144                    ; 86                             ; 335                            ;
;     -- Output Ports                                         ; 44                     ; 161                    ; 27                             ; 130                            ;
;     -- Bidir Ports                                          ; 20                     ; 0                      ; 0                              ; 0                              ;
;                                                             ;                        ;                        ;                                ;                                ;
; Registered Ports                                            ;                        ;                        ;                                ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 2                      ; 7                              ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 89                     ; 13                             ; 0                              ;
;                                                             ;                        ;                        ;                                ;                                ;
; Port Connectivity                                           ;                        ;                        ;                                ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 6                      ; 20                             ; 18                             ;
;     -- Output Ports driven by GND                           ; 0                      ; 52                     ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                      ; 16                             ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                      ; 1                              ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 112                    ; 9                              ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                      ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 117                    ; 23                             ; 144                            ;
;     -- Output Ports with no Fanout                          ; 0                      ; 99                     ; 15                             ; 0                              ;
+-------------------------------------------------------------+------------------------+------------------------+--------------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; DDR3_RZQ          ; AB13  ; 4A       ; 50           ; 0            ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15      ; Off         ; --                        ; User                 ; no        ;
; OSC_TCXO_20M_FPGA ; C21   ; 7A       ; 82           ; 81           ; 40           ; 156                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS ; Off         ; --                        ; User                 ; no        ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; DDR3_A[0]    ; AA12  ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_A[10]   ; AB8   ; 3B       ; 30           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_A[11]   ; AA8   ; 3B       ; 30           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_A[12]   ; AB7   ; 3B       ; 28           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_A[13]   ; AA7   ; 3B       ; 28           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_A[1]    ; Y11   ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_A[2]    ; AB11  ; 3B       ; 38           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_A[3]    ; AB10  ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_A[4]    ; R11   ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_A[5]    ; R10   ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_A[6]    ; P12   ; 3B       ; 36           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_A[7]    ; R12   ; 3B       ; 36           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_A[8]    ; U10   ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_A[9]    ; T9    ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_BA[0]   ; Y9    ; 3B       ; 34           ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_BA[1]   ; R9    ; 3B       ; 34           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_BA[2]   ; T10   ; 3B       ; 34           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_CAS_n   ; AA9   ; 3B       ; 32           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_CKE     ; AA19  ; 4A       ; 62           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_CK_n    ; U11   ; 3B       ; 36           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_CK_p    ; U12   ; 3B       ; 36           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_CS_n    ; N8    ; 3B       ; 28           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_DM[0]   ; AB18  ; 4A       ; 56           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_DM[1]   ; AA22  ; 4A       ; 64           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_ODT     ; AA13  ; 4A       ; 52           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_RAS_n   ; AA10  ; 3B       ; 32           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_RESET_n ; W21   ; 4A       ; 68           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_WE_n    ; AB5   ; 3B       ; 26           ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDR3_DQS_n[0] ; T12   ; 4A       ; 52           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; DDR3_DQS_n[1] ; T14   ; 4A       ; 60           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; DDR3_DQS_p[0] ; T13   ; 4A       ; 52           ; 0            ; 0            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; DDR3_DQS_p[1] ; U15   ; 4A       ; 60           ; 0            ; 0            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; DDR3_DQ[0]    ; V13   ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; DDR3_DQ[10]   ; AB21  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; DDR3_DQ[11]   ; AA17  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; DDR3_DQ[12]   ; V20   ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; DDR3_DQ[13]   ; W19   ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; DDR3_DQ[14]   ; AA20  ; 4A       ; 62           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; DDR3_DQ[15]   ; AB22  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; DDR3_DQ[1]    ; U13   ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; DDR3_DQ[2]    ; AB12  ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; DDR3_DQ[3]    ; AA14  ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; DDR3_DQ[4]    ; Y14   ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; DDR3_DQ[5]    ; Y15   ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; DDR3_DQ[6]    ; AA15  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; DDR3_DQ[7]    ; AB17  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; DDR3_DQ[8]    ; Y16   ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; DDR3_DQ[9]    ; Y17   ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 23 / 32 ( 72 % ) ; 1.5V          ; --           ; 2.5V          ;
; 4A       ; 26 / 48 ( 54 % ) ; 1.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 1 / 80 ( 1 % )   ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 0 / 32 ( 0 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                               ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A1       ;            ;          ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A2       ; 538        ; 9A       ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ; --       ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; A4       ; 540        ; 9A       ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 466        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; A7       ; 475        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 473        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 464        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 462        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A12      ; 444        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 432        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 420        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 418        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; A17      ; 403        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 401        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 404        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 402        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A22      ; 396        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA1      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ; 47         ; 3A       ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ; 105        ; 3B       ; DDR3_A[13]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA8      ; 108        ; 3B       ; DDR3_A[11]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA9      ; 115        ; 3B       ; DDR3_CAS_n                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA10     ; 113        ; 3B       ; DDR3_RAS_n                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA11     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 131        ; 3B       ; DDR3_A[0]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA13     ; 139        ; 4A       ; DDR3_ODT                        ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 137        ; 4A       ; DDR3_DQ[3]                      ; bidir  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 142        ; 4A       ; DDR3_DQ[6]                      ; bidir  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AA17     ; 153        ; 4A       ; DDR3_DQ[11]                     ; bidir  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA18     ; 155        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 156        ; 4A       ; DDR3_CKE                        ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 158        ; 4A       ; DDR3_DQ[14]                     ; bidir  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AA22     ; 163        ; 4A       ; DDR3_DM[1]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 49         ; 3A       ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB4      ; 51         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB5      ; 102        ; 3B       ; DDR3_WE_n                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB6      ; 100        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB7      ; 107        ; 3B       ; DDR3_A[12]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB8      ; 110        ; 3B       ; DDR3_A[10]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB9      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB10     ; 124        ; 3B       ; DDR3_A[3]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB11     ; 126        ; 3B       ; DDR3_A[2]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB12     ; 134        ; 4A       ; DDR3_DQ[2]                      ; bidir  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 132        ; 4A       ; DDR3_RZQ                        ; input  ; SSTL-15                         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB15     ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; 4A       ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB17     ; 145        ; 4A       ; DDR3_DQ[7]                      ; bidir  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ; 147        ; 4A       ; DDR3_DM[0]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB19     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB21     ; 150        ; 4A       ; DDR3_DQ[10]                     ; bidir  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB22     ; 161        ; 4A       ; DDR3_DQ[15]                     ; bidir  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 468        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 470        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 472        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ;            ; 8A       ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ; 465        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B11      ; 452        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 442        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 430        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 427        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 406        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 384        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 382        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B20      ; 380        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 387        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 394        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C1       ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C5       ; 542        ; 9A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C6       ; 474        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C8       ; 480        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 467        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C11      ; 450        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C12      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C13      ; 443        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ;            ; 7A       ; VREFB7AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C15      ; 425        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 408        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C18      ; 395        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 393        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 378        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ; 385        ; 7A       ; OSC_TCXO_20M_FPGA               ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C22      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 476        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 478        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D9       ; 479        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D11      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D12      ; 449        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 441        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D15      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D16      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D17      ; 409        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 379        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 376        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 392        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E1       ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E5       ; 539        ; 9A       ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E6       ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E7       ; 484        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E9       ; 477        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ; 469        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E12      ; 451        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E14      ; 433        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ; 417        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 411        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E18      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E19      ; 377        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ; 398        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E21      ; 374        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ; 390        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 541        ; 9A       ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 482        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ; 471        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 455        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F12      ; 440        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F13      ; 435        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 428        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 419        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F17      ; 372        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 399        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 397        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 400        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F22      ; 388        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G1       ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 537        ; 9A       ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 481        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G7       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G8       ; 460        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G10      ; 453        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 438        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 447        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 439        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G15      ; 426        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 412        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 410        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 413        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G20      ; 389        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 375        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 386        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 536        ; 9A       ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 483        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 458        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ; 463        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H10      ; 436        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H11      ; 445        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H13      ; 437        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 429        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 423        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ; 421        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H18      ; 415        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H20      ; 391        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ; 373        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 535        ; 9A       ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 457        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ; 459        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J9       ; 461        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J11      ; 434        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J13      ; 431        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J17      ; 422        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 416        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 414        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J21      ; 381        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J22      ; 383        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K6       ; 534        ; 9A       ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 456        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 448        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ; 424        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K17      ; 284        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K18      ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ; 407        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K20      ; 405        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K21      ; 289        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 291        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 533        ; 9A       ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 454        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; L8       ; 446        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ; 286        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L18      ; 290        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L19      ; 288        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L20      ;            ; 5B       ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L22      ; 283        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ; 42         ; 3A       ; altera_reserved_tdo             ; output ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; M6       ; 64         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M7       ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M8       ; 112        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M9       ; 114        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ; 278        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M17      ;            ; 5B       ; VCCPD5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M18      ; 282        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M19      ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M20      ; 285        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M21      ; 287        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M22      ; 281        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N6       ; 58         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N8       ; 106        ; 3B       ; DDR3_CS_n                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N9       ; 130        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 276        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; 5B       ; VCCPD5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N19      ; 280        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N20      ; 277        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 279        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ; 44         ; 3A       ; altera_reserved_tms             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; P6       ; 56         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; P7       ; 67         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; P8       ; 104        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; P9       ; 128        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; P10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ; 123        ; 3B       ; DDR3_A[6]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ; 168        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; P15      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ; 225        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P17      ; 227        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P18      ; 226        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P19      ; 224        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P20      ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P21      ;            ; 5A       ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 222        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ; 43         ; 3A       ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; R5       ; 54         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; R6       ; 52         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; R7       ; 65         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; R8       ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R9       ; 119        ; 3B       ; DDR3_BA[1]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R10      ; 125        ; 3B       ; DDR3_A[5]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R11      ; 127        ; 3B       ; DDR3_A[4]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R12      ; 121        ; 3B       ; DDR3_A[7]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ; 170        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; R15      ; 219        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R16      ; 221        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 223        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; R20      ;            ; 5A       ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R21      ; 220        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 218        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; T4       ; 45         ; 3A       ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; T5       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; T6       ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; T7       ; 60         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T8       ; 62         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ; 109        ; 3B       ; DDR3_A[9]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T10      ; 117        ; 3B       ; DDR3_BA[2]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T11      ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T12      ; 136        ; 4A       ; DDR3_DQS_n[0]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 138        ; 4A       ; DDR3_DQS_p[0]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ; 152        ; 4A       ; DDR3_DQS_n[1]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T15      ; 217        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ; 215        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 213        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 212        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 214        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T22      ; 216        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U6       ; 61         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U7       ; 53         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U8       ; 55         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ; 111        ; 3B       ; DDR3_A[8]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 120        ; 3B       ; DDR3_CK_n                       ; output ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ; 122        ; 3B       ; DDR3_CK_p                       ; output ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U13      ; 135        ; 4A       ; DDR3_DQ[1]                      ; bidir  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U14      ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U15      ; 154        ; 4A       ; DDR3_DQS_p[1]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U16      ; 176        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 178        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 179        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U21      ; 177        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U22      ; 172        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 50         ; 3A       ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; V4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ; 46         ; 3A       ; altera_reserved_tck             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; V6       ; 63         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; V9       ; 101        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V10      ; 103        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ; 133        ; 4A       ; DDR3_DQ[0]                      ; bidir  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V15      ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V16      ; 160        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V18      ; 175        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ; 173        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V20      ; 157        ; 4A       ; DDR3_DQ[12]                     ; bidir  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V21      ; 174        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ; 48         ; 3A       ; altera_reserved_tdi             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; W6       ;            ; 3A       ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 57         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ; 59         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W10      ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; W11      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W12      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W13      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W15      ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; W16      ; 162        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W19      ; 159        ; 4A       ; DDR3_DQ[13]                     ; bidir  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; W21      ; 171        ; 4A       ; DDR3_RESET_n                    ; output ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W22      ; 166        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y7       ;            ; 3A       ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y9       ; 118        ; 3B       ; DDR3_BA[0]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y10      ; 116        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y11      ; 129        ; 3B       ; DDR3_A[1]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ;            ; 3B       ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; Y14      ; 141        ; 4A       ; DDR3_DQ[4]                      ; bidir  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y15      ; 143        ; 4A       ; DDR3_DQ[5]                      ; bidir  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 149        ; 4A       ; DDR3_DQ[8]                      ; bidir  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 151        ; 4A       ; DDR3_DQ[9]                      ; bidir  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y19      ; 167        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ; 165        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ; 169        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y22      ; 164        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------+--------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                ; Location     ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+--------------------------------------------------------------------------------------------------------------------+--------------+----------------------+-------------------------+------------------------+
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_dll_cyclonev:dll0|dll_wys_m ; DLL_X7_Y0_N0 ; Low Jitter           ; 1280                    ; normal                 ;
+--------------------------------------------------------------------------------------------------------------------+--------------+----------------------+-------------------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimized GXB Elements                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Preserved Component                                                                                                                                                                                                                                                                                                                                                                    ; Removed Component                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PHY Clock Buffers                                                                                                                                                                                                                                                                                                                                                                      ;                                                                                                                                                                                                                                                                                                                                                              ;
;  qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clkbuf ;                                                                                                                                                                                                                                                                                                                                                              ;
;   --                                                                                                                                                                                                                                                                                                                                                                                   ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                                                                                                                                   ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clkbuf ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+
;                                                                                                                                                              ;                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll1~FRACTIONAL_PLL                    ;                                                           ;
;     -- PLL Type                                                                                                                                              ; Integer PLL                                               ;
;     -- PLL Location                                                                                                                                          ; FRACTIONALPLL_X0_Y1_N0                                    ;
;     -- PLL Feedback clock type                                                                                                                               ; none                                                      ;
;     -- PLL Bandwidth                                                                                                                                         ; Auto                                                      ;
;         -- PLL Bandwidth Range                                                                                                                               ; 1200000 to 600000 Hz                                      ;
;     -- Reference Clock Frequency                                                                                                                             ; 20.0 MHz                                                  ;
;     -- Reference Clock Sourced by                                                                                                                            ; Dedicated Pin                                             ;
;     -- PLL VCO Frequency                                                                                                                                     ; 300.0 MHz                                                 ;
;     -- PLL Operation Mode                                                                                                                                    ; Direct                                                    ;
;     -- PLL Freq Min Lock                                                                                                                                     ; 20.000000 MHz                                             ;
;     -- PLL Freq Max Lock                                                                                                                                     ; 53.333333 MHz                                             ;
;     -- PLL Enable                                                                                                                                            ; On                                                        ;
;     -- PLL Fractional Division                                                                                                                               ; N/A                                                       ;
;     -- M Counter                                                                                                                                             ; 30                                                        ;
;     -- N Counter                                                                                                                                             ; 2                                                         ;
;     -- PLL Refclk Select                                                                                                                                     ;                                                           ;
;             -- PLL Refclk Select Location                                                                                                                    ; PLLREFCLKSELECT_X0_Y7_N0                                  ;
;             -- PLL Reference Clock Input 0 source                                                                                                            ; core_ref_clk                                              ;
;             -- PLL Reference Clock Input 1 source                                                                                                            ; ref_clk1                                                  ;
;             -- ADJPLLIN source                                                                                                                               ; N/A                                                       ;
;             -- CORECLKIN source                                                                                                                              ; altclkctrl:ALTCLKCTRL_0|altclkctrl_07c:auto_generated|sd1 ;
;             -- IQTXRXCLKIN source                                                                                                                            ; N/A                                                       ;
;             -- PLLIQCLKIN source                                                                                                                             ; N/A                                                       ;
;             -- RXIQCLKIN source                                                                                                                              ; N/A                                                       ;
;             -- CLKIN(0) source                                                                                                                               ; N/A                                                       ;
;             -- CLKIN(1) source                                                                                                                               ; N/A                                                       ;
;             -- CLKIN(2) source                                                                                                                               ; N/A                                                       ;
;             -- CLKIN(3) source                                                                                                                               ; N/A                                                       ;
;     -- PLL Output Counter                                                                                                                                    ;                                                           ;
;         -- qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll1~PLL_OUTPUT_COUNTER     ;                                                           ;
;             -- Output Clock Frequency                                                                                                                        ; 150.0 MHz                                                 ;
;             -- Output Clock Location                                                                                                                         ; PLLOUTPUTCOUNTER_X0_Y4_N1                                 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                        ; Off                                                       ;
;             -- Duty Cycle                                                                                                                                    ; 50.0000                                                   ;
;             -- Phase Shift                                                                                                                                   ; 0.000000 degrees                                          ;
;             -- C Counter                                                                                                                                     ; 2                                                         ;
;             -- C Counter PH Mux PRST                                                                                                                         ; 0                                                         ;
;             -- C Counter PRST                                                                                                                                ; 1                                                         ;
;         -- qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll4~PLL_OUTPUT_COUNTER     ;                                                           ;
;             -- Output Clock Frequency                                                                                                                        ; 150.0 MHz                                                 ;
;             -- Output Clock Location                                                                                                                         ; PLLOUTPUTCOUNTER_X0_Y6_N1                                 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                        ; Off                                                       ;
;             -- Duty Cycle                                                                                                                                    ; 50.0000                                                   ;
;             -- Phase Shift                                                                                                                                   ; 247.500000 degrees                                        ;
;             -- C Counter                                                                                                                                     ; 2                                                         ;
;             -- C Counter PH Mux PRST                                                                                                                         ; 3                                                         ;
;             -- C Counter PRST                                                                                                                                ; 2                                                         ;
;         -- qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll6~PLL_OUTPUT_COUNTER     ;                                                           ;
;             -- Output Clock Frequency                                                                                                                        ; 50.0 MHz                                                  ;
;             -- Output Clock Location                                                                                                                         ; PLLOUTPUTCOUNTER_X0_Y0_N1                                 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                        ; Off                                                       ;
;             -- Duty Cycle                                                                                                                                    ; 50.0000                                                   ;
;             -- Phase Shift                                                                                                                                   ; 0.000000 degrees                                          ;
;             -- C Counter                                                                                                                                     ; 6                                                         ;
;             -- C Counter PH Mux PRST                                                                                                                         ; 0                                                         ;
;             -- C Counter PRST                                                                                                                                ; 1                                                         ;
;         -- qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll7~PLL_OUTPUT_COUNTER     ;                                                           ;
;             -- Output Clock Frequency                                                                                                                        ; 25.0 MHz                                                  ;
;             -- Output Clock Location                                                                                                                         ; PLLOUTPUTCOUNTER_X0_Y7_N1                                 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                        ; Off                                                       ;
;             -- Duty Cycle                                                                                                                                    ; 50.0000                                                   ;
;             -- Phase Shift                                                                                                                                   ; 0.000000 degrees                                          ;
;             -- C Counter                                                                                                                                     ; 12                                                        ;
;             -- C Counter PH Mux PRST                                                                                                                         ; 0                                                         ;
;             -- C Counter PRST                                                                                                                                ; 1                                                         ;
;         -- qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll2_phy~PLL_OUTPUT_COUNTER ;                                                           ;
;             -- Output Clock Frequency                                                                                                                        ; 300.0 MHz                                                 ;
;             -- Output Clock Location                                                                                                                         ; PLLOUTPUTCOUNTER_X0_Y2_N1                                 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                        ; Off                                                       ;
;             -- Duty Cycle                                                                                                                                    ; 50.0000                                                   ;
;             -- Phase Shift                                                                                                                                   ; 0.000000 degrees                                          ;
;             -- C Counter                                                                                                                                     ; 1                                                         ;
;             -- C Counter PH Mux PRST                                                                                                                         ; 0                                                         ;
;             -- C Counter PRST                                                                                                                                ; 1                                                         ;
;         -- qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll3~PLL_OUTPUT_COUNTER     ;                                                           ;
;             -- Output Clock Frequency                                                                                                                        ; 300.0 MHz                                                 ;
;             -- Output Clock Location                                                                                                                         ; PLLOUTPUTCOUNTER_X0_Y1_N1                                 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                        ; Off                                                       ;
;             -- Duty Cycle                                                                                                                                    ; 50.0000                                                   ;
;             -- Phase Shift                                                                                                                                   ; 270.000000 degrees                                        ;
;             -- C Counter                                                                                                                                     ; 1                                                         ;
;             -- C Counter PH Mux PRST                                                                                                                         ; 6                                                         ;
;             -- C Counter PRST                                                                                                                                ; 1                                                         ;
;         -- qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll1_phy~PLL_OUTPUT_COUNTER ;                                                           ;
;             -- Output Clock Frequency                                                                                                                        ; 150.0 MHz                                                 ;
;             -- Output Clock Location                                                                                                                         ; PLLOUTPUTCOUNTER_X0_Y3_N1                                 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                        ; Off                                                       ;
;             -- Duty Cycle                                                                                                                                    ; 50.0000                                                   ;
;             -- Phase Shift                                                                                                                                   ; 0.000000 degrees                                          ;
;             -- C Counter                                                                                                                                     ; 2                                                         ;
;             -- C Counter PH Mux PRST                                                                                                                         ; 0                                                         ;
;             -- C Counter PRST                                                                                                                                ; 1                                                         ;
;                                                                                                                                                              ;                                                           ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                        ;                                                           ;
;     -- PLL Type                                                                                                                                              ; Integer PLL                                               ;
;     -- PLL Location                                                                                                                                          ; FRACTIONALPLL_X0_Y74_N0                                   ;
;     -- PLL Feedback clock type                                                                                                                               ; none                                                      ;
;     -- PLL Bandwidth                                                                                                                                         ; Auto                                                      ;
;         -- PLL Bandwidth Range                                                                                                                               ; 1200000 to 600000 Hz                                      ;
;     -- Reference Clock Frequency                                                                                                                             ; 20.0 MHz                                                  ;
;     -- Reference Clock Sourced by                                                                                                                            ; Dedicated Pin                                             ;
;     -- PLL VCO Frequency                                                                                                                                     ; 300.0 MHz                                                 ;
;     -- PLL Operation Mode                                                                                                                                    ; Direct                                                    ;
;     -- PLL Freq Min Lock                                                                                                                                     ; 20.000000 MHz                                             ;
;     -- PLL Freq Max Lock                                                                                                                                     ; 53.333333 MHz                                             ;
;     -- PLL Enable                                                                                                                                            ; On                                                        ;
;     -- PLL Fractional Division                                                                                                                               ; N/A                                                       ;
;     -- M Counter                                                                                                                                             ; 30                                                        ;
;     -- N Counter                                                                                                                                             ; 2                                                         ;
;     -- PLL Refclk Select                                                                                                                                     ;                                                           ;
;             -- PLL Refclk Select Location                                                                                                                    ; PLLREFCLKSELECT_X0_Y80_N0                                 ;
;             -- PLL Reference Clock Input 0 source                                                                                                            ; core_ref_clk                                              ;
;             -- PLL Reference Clock Input 1 source                                                                                                            ; ref_clk1                                                  ;
;             -- ADJPLLIN source                                                                                                                               ; N/A                                                       ;
;             -- CORECLKIN source                                                                                                                              ; altclkctrl:ALTCLKCTRL_0|altclkctrl_07c:auto_generated|sd1 ;
;             -- IQTXRXCLKIN source                                                                                                                            ; N/A                                                       ;
;             -- PLLIQCLKIN source                                                                                                                             ; N/A                                                       ;
;             -- RXIQCLKIN source                                                                                                                              ; N/A                                                       ;
;             -- CLKIN(0) source                                                                                                                               ; N/A                                                       ;
;             -- CLKIN(1) source                                                                                                                               ; N/A                                                       ;
;             -- CLKIN(2) source                                                                                                                               ; N/A                                                       ;
;             -- CLKIN(3) source                                                                                                                               ; N/A                                                       ;
;     -- PLL Output Counter                                                                                                                                    ;                                                           ;
;         -- qsys_nios2_ddr3:u0|qsys_nios2_ddr3_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                                         ;                                                           ;
;             -- Output Clock Frequency                                                                                                                        ; 100.0 MHz                                                 ;
;             -- Output Clock Location                                                                                                                         ; PLLOUTPUTCOUNTER_X0_Y74_N1                                ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                        ; On                                                        ;
;             -- Duty Cycle                                                                                                                                    ; 50.0000                                                   ;
;             -- Phase Shift                                                                                                                                   ; 0.000000 degrees                                          ;
;             -- C Counter                                                                                                                                     ; 3                                                         ;
;             -- C Counter PH Mux PRST                                                                                                                         ; 0                                                         ;
;             -- C Counter PRST                                                                                                                                ; 1                                                         ;
;                                                                                                                                                              ;                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                                                                          ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Entity Name                                                           ; Library Name    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------+
; |qsys_nios2_ddr3_top                                                                                                                                ; 4938.5 (1.7)         ; 6052.5 (3.3)                     ; 1158.5 (1.7)                                      ; 44.5 (0.0)                       ; 150.0 (0.0)          ; 7379 (4)            ; 7511 (3)                  ; 136 (136)     ; 1298576           ; 187   ; 3          ; 50   ; 0            ; |qsys_nios2_ddr3_top                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; qsys_nios2_ddr3_top                                                   ; work            ;
;    |altclkctrl:ALTCLKCTRL_0|                                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|altclkctrl:ALTCLKCTRL_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altclkctrl                                                            ; work            ;
;       |altclkctrl_07c:auto_generated|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|altclkctrl:ALTCLKCTRL_0|altclkctrl_07c:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altclkctrl_07c                                                        ; work            ;
;    |qsys_nios2_ddr3:u0|                                                                                                                             ; 4670.8 (0.0)         ; 5696.2 (0.0)                     ; 1069.8 (0.0)                                      ; 44.5 (0.0)                       ; 150.0 (0.0)          ; 7000 (0)            ; 7030 (0)                  ; 0 (0)         ; 1297808           ; 186   ; 3          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; qsys_nios2_ddr3                                                       ; qsys_nios2_ddr3 ;
;       |altera_reset_controller:rst_controller|                                                                                                      ; 3.3 (2.7)            ; 8.8 (5.6)                        ; 5.4 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (6)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_reset_controller                                               ; qsys_nios2_ddr3 ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                           ; 0.7 (0.7)            ; 1.7 (1.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                                             ; qsys_nios2_ddr3 ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                             ; altera_reset_synchronizer                                             ; qsys_nios2_ddr3 ;
;       |altera_reset_controller:rst_controller_002|                                                                                                  ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reset_controller                                               ; qsys_nios2_ddr3 ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                                             ; qsys_nios2_ddr3 ;
;       |qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|                                                                                                     ; 59.6 (12.9)          ; 87.9 (17.2)                      ; 28.4 (4.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 116 (34)            ; 112 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; qsys_nios2_ddr3_jtag_uart_0                                           ; qsys_nios2_ddr3 ;
;          |alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic|                                                                          ; 19.9 (19.9)          ; 35.3 (35.3)                      ; 15.4 (15.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                       ; alt_jtag_atlantic                                                     ; work            ;
;          |qsys_nios2_ddr3_jtag_uart_0_scfifo_r:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_r|                                                            ; 13.8 (0.0)           ; 17.0 (0.0)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_r:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                                                                         ; qsys_nios2_ddr3_jtag_uart_0_scfifo_r                                  ; qsys_nios2_ddr3 ;
;             |scfifo:rfifo|                                                                                                                          ; 13.8 (0.0)           ; 17.0 (0.0)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_r:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                            ; scfifo                                                                ; work            ;
;                |scfifo_4291:auto_generated|                                                                                                         ; 13.8 (0.0)           ; 17.0 (0.0)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_r:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated                                                                                                                                                                                                                                                                                                                 ; scfifo_4291                                                           ; work            ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                            ; 13.8 (0.0)           ; 17.0 (0.0)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_r:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                                            ; a_dpfifo_5771                                                         ; work            ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                      ; 7.5 (3.4)            ; 7.5 (4.0)                        ; 0.0 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_r:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                    ; a_fefifo_7cf                                                          ; work            ;
;                         |cntr_vg7:count_usedw|                                                                                                      ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_r:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                                               ; cntr_vg7                                                              ; work            ;
;                      |altsyncram_7pu1:FIFOram|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_r:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                                                    ; altsyncram_7pu1                                                       ; work            ;
;                      |cntr_jgb:rd_ptr_count|                                                                                                        ; 3.0 (3.0)            ; 5.0 (5.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_r:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                                      ; cntr_jgb                                                              ; work            ;
;                      |cntr_jgb:wr_ptr|                                                                                                              ; 3.0 (3.0)            ; 4.5 (4.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_r:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                                            ; cntr_jgb                                                              ; work            ;
;          |qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w|                                                            ; 13.0 (0.0)           ; 18.5 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                                                                         ; qsys_nios2_ddr3_jtag_uart_0_scfifo_w                                  ; qsys_nios2_ddr3 ;
;             |scfifo:wfifo|                                                                                                                          ; 13.0 (0.0)           ; 18.5 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                            ; scfifo                                                                ; work            ;
;                |scfifo_4291:auto_generated|                                                                                                         ; 13.0 (0.0)           ; 18.5 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated                                                                                                                                                                                                                                                                                                                 ; scfifo_4291                                                           ; work            ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                            ; 13.0 (0.0)           ; 18.5 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 24 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                                            ; a_dpfifo_5771                                                         ; work            ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                      ; 7.0 (2.5)            ; 8.5 (3.7)                        ; 1.5 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 12 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                    ; a_fefifo_7cf                                                          ; work            ;
;                         |cntr_vg7:count_usedw|                                                                                                      ; 4.5 (4.5)            ; 4.8 (4.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                                               ; cntr_vg7                                                              ; work            ;
;                      |altsyncram_7pu1:FIFOram|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                                                    ; altsyncram_7pu1                                                       ; work            ;
;                      |cntr_jgb:rd_ptr_count|                                                                                                        ; 3.0 (3.0)            ; 4.5 (4.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                                      ; cntr_jgb                                                              ; work            ;
;                      |cntr_jgb:wr_ptr|                                                                                                              ; 3.0 (3.0)            ; 5.5 (5.5)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                                            ; cntr_jgb                                                              ; work            ;
;       |qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|                                                                                       ; 3039.2 (0.0)         ; 3672.6 (0.0)                     ; 637.9 (0.0)                                       ; 4.5 (0.0)                        ; 150.0 (0.0)          ; 4766 (0)            ; 4306 (0)                  ; 0 (0)         ; 204048            ; 41    ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0                                                                                                                                                                                                                                                                                                                                                                                                                         ; qsys_nios2_ddr3_mem_if_ddr3_emif_0                                    ; qsys_nios2_ddr3 ;
;          |afi_mux_ddr3_ddrx:m0|                                                                                                                     ; 11.1 (11.1)          ; 32.5 (32.5)                      ; 21.4 (21.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|afi_mux_ddr3_ddrx:m0                                                                                                                                                                                                                                                                                                                                                                                                    ; afi_mux_ddr3_ddrx                                                     ; qsys_nios2_ddr3 ;
;          |altera_mem_if_dll_cyclonev:dll0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_dll_cyclonev:dll0                                                                                                                                                                                                                                                                                                                                                                                         ; altera_mem_if_dll_cyclonev                                            ; qsys_nios2_ddr3 ;
;          |altera_mem_if_oct_cyclonev:oct0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0                                                                                                                                                                                                                                                                                                                                                                                         ; altera_mem_if_oct_cyclonev                                            ; qsys_nios2_ddr3 ;
;          |qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|                                                                                                 ; 1470.7 (0.0)         ; 1664.5 (0.0)                     ; 194.8 (0.0)                                       ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 2559 (0)            ; 1899 (0)                  ; 0 (0)         ; 13072             ; 6     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0                                                                                                                                                                                                                                                                                                                                                                                ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0                                 ; qsys_nios2_ddr3 ;
;             |alt_mem_ddrx_mm_st_converter:a0|                                                                                                       ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_ddrx_mm_st_converter:a0                                                                                                                                                                                                                                                                                                                                                ; alt_mem_ddrx_mm_st_converter                                          ; qsys_nios2_ddr3 ;
;             |alt_mem_if_nextgen_ddr3_controller_core:ng0|                                                                                           ; 1469.3 (0.0)         ; 1663.0 (0.0)                     ; 194.7 (0.0)                                       ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 2556 (0)            ; 1899 (0)                  ; 0 (0)         ; 13072             ; 6     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0                                                                                                                                                                                                                                                                                                                                    ; alt_mem_if_nextgen_ddr3_controller_core                               ; qsys_nios2_ddr3 ;
;                |alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|                                                                    ; 1469.3 (0.0)         ; 1663.0 (0.0)                     ; 194.7 (0.0)                                       ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 2556 (0)            ; 1899 (0)                  ; 0 (0)         ; 13072             ; 6     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst                                                                                                                                                                                                                                                                    ; alt_mem_ddrx_controller_st_top                                        ; qsys_nios2_ddr3 ;
;                   |alt_mem_ddrx_controller:controller_inst|                                                                                         ; 1469.3 (0.2)         ; 1663.0 (0.2)                     ; 194.7 (0.0)                                       ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 2556 (0)            ; 1899 (1)                  ; 0 (0)         ; 13072             ; 6     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst                                                                                                                                                                                                                            ; alt_mem_ddrx_controller                                               ; qsys_nios2_ddr3 ;
;                      |alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|                                                                                ; 6.2 (0.0)            ; 8.8 (0.0)                        ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst                                                                                                                                                                              ; alt_mem_ddrx_addr_cmd_wrap                                            ; qsys_nios2_ddr3 ;
;                         |alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|                                              ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst                                                                                                 ; alt_mem_ddrx_addr_cmd                                                 ; qsys_nios2_ddr3 ;
;                         |alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|                                              ; 2.8 (2.8)            ; 3.5 (3.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst                                                                                                 ; alt_mem_ddrx_addr_cmd                                                 ; qsys_nios2_ddr3 ;
;                         |alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|                                                             ; 0.2 (0.0)            ; 1.1 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst                                                                                                                ; alt_mem_ddrx_odt_gen                                                  ; qsys_nios2_ddr3 ;
;                            |alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst|                                               ; 0.2 (0.2)            ; 1.1 (1.1)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst                                       ; alt_mem_ddrx_ddr3_odt_gen                                             ; qsys_nios2_ddr3 ;
;                         |alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|                                                             ; 2.0 (0.2)            ; 2.7 (0.2)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (1)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst                                                                                                                ; alt_mem_ddrx_odt_gen                                                  ; qsys_nios2_ddr3 ;
;                            |alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst|                                               ; 1.8 (1.8)            ; 2.4 (2.4)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst                                       ; alt_mem_ddrx_ddr3_odt_gen                                             ; qsys_nios2_ddr3 ;
;                      |alt_mem_ddrx_arbiter:arbiter_inst|                                                                                            ; 53.1 (53.1)          ; 61.8 (61.8)                      ; 8.9 (8.9)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 131 (131)           ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst                                                                                                                                                                                          ; alt_mem_ddrx_arbiter                                                  ; qsys_nios2_ddr3 ;
;                      |alt_mem_ddrx_burst_gen:burst_gen_inst|                                                                                        ; 23.2 (23.2)          ; 28.4 (28.4)                      ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst                                                                                                                                                                                      ; alt_mem_ddrx_burst_gen                                                ; qsys_nios2_ddr3 ;
;                      |alt_mem_ddrx_cmd_gen:cmd_gen_inst|                                                                                            ; 26.2 (26.2)          ; 34.6 (34.6)                      ; 8.4 (8.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst                                                                                                                                                                                          ; alt_mem_ddrx_cmd_gen                                                  ; qsys_nios2_ddr3 ;
;                      |alt_mem_ddrx_rank_timer:rank_timer_inst|                                                                                      ; 95.8 (95.8)          ; 102.2 (102.2)                    ; 6.4 (6.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 161 (161)           ; 145 (145)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst                                                                                                                                                                                    ; alt_mem_ddrx_rank_timer                                               ; qsys_nios2_ddr3 ;
;                      |alt_mem_ddrx_rdata_path:rdata_path_inst|                                                                                      ; 217.9 (34.8)         ; 237.3 (36.8)                     ; 19.4 (2.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 399 (59)            ; 296 (37)                  ; 0 (0)         ; 8464              ; 4     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst                                                                                                                                                                                    ; alt_mem_ddrx_rdata_path                                               ; qsys_nios2_ddr3 ;
;                         |alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst                                                                                                                  ; alt_mem_ddrx_buffer                                                   ; qsys_nios2_ddr3 ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component                                                                                  ; altsyncram                                                            ; work            ;
;                               |altsyncram_rvr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_rvr1:auto_generated                                                   ; altsyncram_rvr1                                                       ; work            ;
;                         |alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|                                                          ; 21.2 (0.5)           ; 25.2 (0.5)                       ; 4.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (1)              ; 28 (0)                    ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst                                                                                                                   ; alt_mem_ddrx_fifo                                                     ; qsys_nios2_ddr3 ;
;                            |scfifo:gen_fifo_instance.scfifo_component|                                                                              ; 20.5 (0.0)           ; 24.7 (0.0)                       ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 28 (0)                    ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component                                                                         ; scfifo                                                                ; work            ;
;                               |scfifo_2ga1:auto_generated|                                                                                          ; 20.5 (0.0)           ; 24.7 (0.0)                       ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 28 (0)                    ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated                                              ; scfifo_2ga1                                                           ; work            ;
;                                  |a_dpfifo_br91:dpfifo|                                                                                             ; 20.5 (15.0)          ; 24.7 (19.2)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (22)             ; 28 (16)                   ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo                         ; a_dpfifo_br91                                                         ; work            ;
;                                     |altsyncram_ngn1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|altsyncram_ngn1:FIFOram ; altsyncram_ngn1                                                       ; work            ;
;                                     |cntr_ggb:rd_ptr_msb|                                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|cntr_ggb:rd_ptr_msb     ; cntr_ggb                                                              ; work            ;
;                                     |cntr_hgb:wr_ptr|                                                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|cntr_hgb:wr_ptr         ; cntr_hgb                                                              ; work            ;
;                                     |cntr_tg7:usedw_counter|                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|cntr_tg7:usedw_counter  ; cntr_tg7                                                              ; work            ;
;                         |alt_mem_ddrx_fifo:pending_rd_fifo|                                                                                         ; 18.6 (1.8)           ; 20.5 (2.3)                       ; 1.9 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (4)              ; 28 (0)                    ; 0 (0)         ; 224               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo                                                                                                                                                  ; alt_mem_ddrx_fifo                                                     ; qsys_nios2_ddr3 ;
;                            |scfifo:gen_fifo_instance.scfifo_component|                                                                              ; 16.8 (0.0)           ; 18.1 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 28 (0)                    ; 0 (0)         ; 224               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component                                                                                                        ; scfifo                                                                ; work            ;
;                               |scfifo_8ga1:auto_generated|                                                                                          ; 16.8 (0.0)           ; 18.1 (0.0)                       ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 28 (0)                    ; 0 (0)         ; 224               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated                                                                             ; scfifo_8ga1                                                           ; work            ;
;                                  |a_dpfifo_hr91:dpfifo|                                                                                             ; 16.8 (9.8)           ; 18.1 (11.1)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (18)             ; 28 (14)                   ; 0 (0)         ; 224               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo                                                        ; a_dpfifo_hr91                                                         ; work            ;
;                                     |altsyncram_3hn1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 224               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|altsyncram_3hn1:FIFOram                                ; altsyncram_3hn1                                                       ; work            ;
;                                     |cntr_hgb:rd_ptr_msb|                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|cntr_hgb:rd_ptr_msb                                    ; cntr_hgb                                                              ; work            ;
;                                     |cntr_igb:wr_ptr|                                                                                               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|cntr_igb:wr_ptr                                        ; cntr_igb                                                              ; work            ;
;                                     |cntr_ug7:usedw_counter|                                                                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|cntr_ug7:usedw_counter                                 ; cntr_ug7                                                              ; work            ;
;                         |alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|                                                         ; 77.3 (77.3)          ; 84.0 (84.0)                      ; 6.7 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 142 (142)           ; 114 (114)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst                                                                                                                  ; alt_mem_ddrx_list                                                     ; qsys_nios2_ddr3 ;
;                         |alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|                                                               ; 66.0 (66.0)          ; 70.8 (70.8)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (128)           ; 89 (89)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst                                                                                                                        ; alt_mem_ddrx_list                                                     ; qsys_nios2_ddr3 ;
;                      |alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|                                                                                ; 20.7 (20.7)          ; 25.7 (25.7)                      ; 5.1 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst                                                                                                                                                                              ; alt_mem_ddrx_rdwr_data_tmg                                            ; qsys_nios2_ddr3 ;
;                      |alt_mem_ddrx_sideband:sideband_inst|                                                                                          ; 35.4 (35.4)          ; 36.5 (36.5)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst                                                                                                                                                                                        ; alt_mem_ddrx_sideband                                                 ; qsys_nios2_ddr3 ;
;                      |alt_mem_ddrx_tbp:tbp_inst|                                                                                                    ; 381.1 (381.1)        ; 425.6 (425.6)                    ; 44.7 (44.7)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 589 (589)           ; 507 (507)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst                                                                                                                                                                                                  ; alt_mem_ddrx_tbp                                                      ; qsys_nios2_ddr3 ;
;                      |alt_mem_ddrx_timing_param:timing_param_inst|                                                                                  ; -2.8 (-2.8)          ; 24.2 (24.2)                      ; 27.1 (27.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (49)             ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst                                                                                                                                                                                ; alt_mem_ddrx_timing_param                                             ; qsys_nios2_ddr3 ;
;                      |alt_mem_ddrx_wdata_path:wdata_path_inst|                                                                                      ; 612.3 (5.7)          ; 677.6 (6.1)                      ; 65.9 (0.4)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 1044 (11)           ; 638 (7)                   ; 0 (0)         ; 4608              ; 2     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst                                                                                                                                                                                    ; alt_mem_ddrx_wdata_path                                               ; qsys_nios2_ddr3 ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; alt_mem_ddrx_buffer                                                   ; qsys_nios2_ddr3 ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; altsyncram                                                            ; work            ;
;                               |altsyncram_5pr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated            ; altsyncram_5pr1                                                       ; work            ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; alt_mem_ddrx_buffer                                                   ; qsys_nios2_ddr3 ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; altsyncram                                                            ; work            ;
;                               |altsyncram_fsr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated          ; altsyncram_fsr1                                                       ; work            ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; alt_mem_ddrx_buffer                                                   ; qsys_nios2_ddr3 ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; altsyncram                                                            ; work            ;
;                               |altsyncram_5pr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated            ; altsyncram_5pr1                                                       ; work            ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; alt_mem_ddrx_buffer                                                   ; qsys_nios2_ddr3 ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; altsyncram                                                            ; work            ;
;                               |altsyncram_fsr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated          ; altsyncram_fsr1                                                       ; work            ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; alt_mem_ddrx_buffer                                                   ; qsys_nios2_ddr3 ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; altsyncram                                                            ; work            ;
;                               |altsyncram_5pr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated            ; altsyncram_5pr1                                                       ; work            ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; alt_mem_ddrx_buffer                                                   ; qsys_nios2_ddr3 ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; altsyncram                                                            ; work            ;
;                               |altsyncram_fsr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated          ; altsyncram_fsr1                                                       ; work            ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; alt_mem_ddrx_buffer                                                   ; qsys_nios2_ddr3 ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; altsyncram                                                            ; work            ;
;                               |altsyncram_5pr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated            ; altsyncram_5pr1                                                       ; work            ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; alt_mem_ddrx_buffer                                                   ; qsys_nios2_ddr3 ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; altsyncram                                                            ; work            ;
;                               |altsyncram_fsr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated          ; altsyncram_fsr1                                                       ; work            ;
;                         |alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|                                                                    ; 8.7 (8.7)            ; 9.2 (9.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst                                                                                                                             ; alt_mem_ddrx_burst_tracking                                           ; qsys_nios2_ddr3 ;
;                         |alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|                                                                    ; 463.7 (424.4)        ; 523.3 (476.9)                    ; 59.7 (52.4)                                       ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 766 (703)           ; 421 (384)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst                                                                                                                             ; alt_mem_ddrx_dataid_manager                                           ; qsys_nios2_ddr3 ;
;                            |alt_mem_ddrx_list:burstcount_list|                                                                                      ; 39.2 (39.2)          ; 46.4 (46.4)                      ; 7.2 (7.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 63 (63)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list                                                                                           ; alt_mem_ddrx_list                                                     ; qsys_nios2_ddr3 ;
;                         |alt_mem_ddrx_list:wdatap_list_allocated_id_inst|                                                                           ; 77.0 (77.0)          ; 78.1 (78.1)                      ; 1.6 (1.6)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 136 (136)           ; 105 (105)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst                                                                                                                                    ; alt_mem_ddrx_list                                                     ; qsys_nios2_ddr3 ;
;                         |alt_mem_ddrx_list:wdatap_list_freeid_inst|                                                                                 ; 57.3 (57.3)          ; 60.9 (60.9)                      ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (113)           ; 93 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst                                                                                                                                          ; alt_mem_ddrx_list                                                     ; qsys_nios2_ddr3 ;
;          |qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|                                                                                       ; 331.2 (0.0)          ; 427.8 (0.0)                      ; 96.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 542 (0)             ; 500 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster                                                                                                                                                                                                                                                                                                                                                                      ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster                            ; qsys_nios2_ddr3 ;
;             |altera_avalon_packets_to_master:transacto|                                                                                             ; 108.0 (0.0)          ; 139.7 (0.0)                      ; 31.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 194 (0)             ; 158 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                                                                            ; altera_avalon_packets_to_master                                       ; qsys_nios2_ddr3 ;
;                |packets_to_master:p2m|                                                                                                              ; 108.0 (108.0)        ; 139.7 (139.7)                    ; 31.7 (31.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 194 (194)           ; 158 (158)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                                                                      ; packets_to_master                                                     ; qsys_nios2_ddr3 ;
;             |altera_avalon_sc_fifo:fifo|                                                                                                            ; 13.7 (13.7)          ; 14.2 (14.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                                 ; qsys_nios2_ddr3 ;
;                |altsyncram:mem_rtl_0|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                      ; altsyncram                                                            ; work            ;
;                   |altsyncram_g0n1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                                                                                       ; altsyncram_g0n1                                                       ; work            ;
;             |altera_avalon_st_bytes_to_packets:b2p|                                                                                                 ; 8.2 (8.2)            ; 11.7 (11.7)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                                                                                ; altera_avalon_st_bytes_to_packets                                     ; qsys_nios2_ddr3 ;
;             |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                                      ; 188.7 (0.0)          ; 246.3 (0.0)                      ; 57.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 283 (0)             ; 295 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                                                                     ; altera_avalon_st_jtag_interface                                       ; qsys_nios2_ddr3 ;
;                |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                                  ; 187.3 (0.0)          ; 245.0 (0.0)                      ; 57.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 280 (0)             ; 295 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                                                                                   ; altera_jtag_dc_streaming                                              ; qsys_nios2_ddr3 ;
;                   |altera_avalon_st_clock_crosser:sink_crosser|                                                                                     ; 10.7 (2.9)           ; 26.3 (10.2)                      ; 15.7 (7.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (4)               ; 49 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                                                                       ; altera_avalon_st_clock_crosser                                        ; qsys_nios2_ddr3 ;
;                      |altera_avalon_st_pipeline_base:output_stage|                                                                                  ; 7.0 (7.0)            ; 10.8 (10.8)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                                                                           ; altera_avalon_st_pipeline_base                                        ; qsys_nios2_ddr3 ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                         ; 0.6 (0.6)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                  ; altera_std_synchronizer_nocut                                         ; qsys_nios2_ddr3 ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                         ; 0.2 (0.2)            ; 4.0 (4.0)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                  ; altera_std_synchronizer_nocut                                         ; qsys_nios2_ddr3 ;
;                   |altera_jtag_src_crosser:source_crosser|                                                                                          ; 0.9 (0.8)            ; 13.2 (8.7)                       ; 12.3 (7.9)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                                                                            ; altera_jtag_src_crosser                                               ; qsys_nios2_ddr3 ;
;                      |altera_jtag_control_signal_crosser:crosser|                                                                                   ; 0.2 (0.2)            ; 4.5 (0.5)                        ; 4.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                                                                                 ; altera_jtag_control_signal_crosser                                    ; qsys_nios2_ddr3 ;
;                         |altera_std_synchronizer:synchronizer|                                                                                      ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                                                                            ; altera_std_synchronizer                                               ; work            ;
;                   |altera_jtag_streaming:jtag_streaming|                                                                                            ; 175.7 (170.1)        ; 204.0 (192.1)                    ; 28.3 (22.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 269 (262)           ; 216 (197)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                                                                              ; altera_jtag_streaming                                                 ; qsys_nios2_ddr3 ;
;                      |altera_avalon_st_idle_inserter:idle_inserter|                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                                                                                 ; altera_avalon_st_idle_inserter                                        ; qsys_nios2_ddr3 ;
;                      |altera_avalon_st_idle_remover:idle_remover|                                                                                   ; 2.2 (2.2)            ; 3.3 (3.3)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                                                                                   ; altera_avalon_st_idle_remover                                         ; qsys_nios2_ddr3 ;
;                      |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                                     ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                                                                     ; altera_std_synchronizer                                               ; work            ;
;                      |altera_std_synchronizer:clock_sensor_synchronizer|                                                                            ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                                                                            ; altera_std_synchronizer                                               ; work            ;
;                      |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                                                                    ; altera_std_synchronizer                                               ; work            ;
;                      |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                         ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                                                                         ; altera_std_synchronizer                                               ; work            ;
;                   |altera_std_synchronizer:synchronizer|                                                                                            ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                                                                              ; altera_std_synchronizer                                               ; work            ;
;                |altera_jtag_sld_node:node|                                                                                                          ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                                                                           ; altera_jtag_sld_node                                                  ; qsys_nios2_ddr3 ;
;                   |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                               ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                                                                         ; sld_virtual_jtag_basic                                                ; work            ;
;             |altera_avalon_st_packets_to_bytes:p2b|                                                                                                 ; 12.7 (12.7)          ; 14.5 (14.5)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                                                                                ; altera_avalon_st_packets_to_bytes                                     ; qsys_nios2_ddr3 ;
;             |altera_reset_controller:rst_controller|                                                                                                ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                               ; altera_reset_controller                                               ; qsys_nios2_ddr3 ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                                             ; qsys_nios2_ddr3 ;
;          |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|                                                                                                 ; 102.8 (0.0)          ; 186.8 (0.0)                      ; 84.5 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 95 (0)              ; 386 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0                                                                                                                                                                                                                                                                                                                                                                                ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0                                 ; qsys_nios2_ddr3 ;
;             |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|                                                                                  ; 102.8 (4.0)          ; 186.8 (5.0)                      ; 84.5 (1.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 95 (8)              ; 386 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy                                                                                                                                                                                                                                                                                                                           ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy                          ; qsys_nios2_ddr3 ;
;                |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath|                                                         ; 9.2 (0.0)            ; 9.8 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath                                                                                                                                                                                                                                                ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath               ; qsys_nios2_ddr3 ;
;                   |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_address|                                                  ; 5.8 (5.8)            ; 5.8 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_address                                                                                                                                                                 ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter                ; qsys_nios2_ddr3 ;
;                   |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_bank|                                                     ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_bank                                                                                                                                                                    ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter                ; qsys_nios2_ddr3 ;
;                   |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cas_n|                                                    ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cas_n                                                                                                                                                                   ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter                ; qsys_nios2_ddr3 ;
;                   |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cke|                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cke                                                                                                                                                                     ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter                ; qsys_nios2_ddr3 ;
;                   |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n|                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n                                                                                                                                                                    ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter                ; qsys_nios2_ddr3 ;
;                   |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_odt|                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_odt                                                                                                                                                                     ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter                ; qsys_nios2_ddr3 ;
;                   |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_ras_n|                                                    ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_ras_n                                                                                                                                                                   ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter                ; qsys_nios2_ddr3 ;
;                   |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_rst_n|                                                    ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_rst_n                                                                                                                                                                   ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter                ; qsys_nios2_ddr3 ;
;                   |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_we_n|                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_we_n                                                                                                                                                                    ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter                ; qsys_nios2_ddr3 ;
;                |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|                                                                         ; 31.5 (18.6)          ; 59.5 (37.0)                      ; 28.4 (18.8)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 4 (0)               ; 127 (80)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads                                                                                                                                                                                                                                                                ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads                     ; qsys_nios2_ddr3 ;
;                   |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|                                                              ; 12.8 (12.8)          ; 22.5 (22.5)                      ; 9.7 (9.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                                                                             ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads                   ; qsys_nios2_ddr3 ;
;                      |altddio_out:clock_gen[0].umem_ck_pad|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                                                                        ; altddio_out                                                           ; work            ;
;                         |ddio_out_uqe:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                                                                                            ; ddio_out_uqe                                                          ; work            ;
;                      |altddio_out:uaddress_pad|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uaddress_pad                                                                                                                                                                    ; altddio_out                                                           ; work            ;
;                         |ddio_out_kaf:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uaddress_pad|ddio_out_kaf:auto_generated                                                                                                                                        ; ddio_out_kaf                                                          ; work            ;
;                      |altddio_out:ubank_pad|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ubank_pad                                                                                                                                                                       ; altddio_out                                                           ; work            ;
;                         |ddio_out_29f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ubank_pad|ddio_out_29f:auto_generated                                                                                                                                           ; ddio_out_29f                                                          ; work            ;
;                      |altddio_out:ucas_n_pad|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucas_n_pad                                                                                                                                                                      ; altddio_out                                                           ; work            ;
;                         |ddio_out_b9f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucas_n_pad|ddio_out_b9f:auto_generated                                                                                                                                          ; ddio_out_b9f                                                          ; work            ;
;                      |altddio_out:ucke_pad|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucke_pad                                                                                                                                                                        ; altddio_out                                                           ; work            ;
;                         |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucke_pad|ddio_out_09f:auto_generated                                                                                                                                            ; ddio_out_09f                                                          ; work            ;
;                      |altddio_out:ucs_n_pad|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucs_n_pad                                                                                                                                                                       ; altddio_out                                                           ; work            ;
;                         |ddio_out_b9f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucs_n_pad|ddio_out_b9f:auto_generated                                                                                                                                           ; ddio_out_b9f                                                          ; work            ;
;                      |altddio_out:uodt_pad|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uodt_pad                                                                                                                                                                        ; altddio_out                                                           ; work            ;
;                         |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uodt_pad|ddio_out_09f:auto_generated                                                                                                                                            ; ddio_out_09f                                                          ; work            ;
;                      |altddio_out:uras_n_pad|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uras_n_pad                                                                                                                                                                      ; altddio_out                                                           ; work            ;
;                         |ddio_out_b9f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uras_n_pad|ddio_out_b9f:auto_generated                                                                                                                                          ; ddio_out_b9f                                                          ; work            ;
;                      |altddio_out:ureset_n_pad|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ureset_n_pad                                                                                                                                                                    ; altddio_out                                                           ; work            ;
;                         |ddio_out_b9f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ureset_n_pad|ddio_out_b9f:auto_generated                                                                                                                                        ; ddio_out_b9f                                                          ; work            ;
;                      |altddio_out:uwe_n_pad|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uwe_n_pad                                                                                                                                                                       ; altddio_out                                                           ; work            ;
;                         |ddio_out_b9f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uwe_n_pad|ddio_out_b9f:auto_generated                                                                                                                                           ; ddio_out_b9f                                                          ; work            ;
;                      |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_acv_ldc:clock_gen[0].acv_ck_ldc|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_acv_ldc:clock_gen[0].acv_ck_ldc                                                                                                                       ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_acv_ldc                         ; qsys_nios2_ddr3 ;
;                      |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                                                      ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_clock_pair_generator            ; qsys_nios2_ddr3 ;
;                   |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                                                                        ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs                        ; qsys_nios2_ddr3 ;
;                      |altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst                                                                                                                                                ; altdq_dqs2_acv_cyclonev                                               ; qsys_nios2_ddr3 ;
;                   |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                                                                                        ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs                        ; qsys_nios2_ddr3 ;
;                      |altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst                                                                                                                                                ; altdq_dqs2_acv_cyclonev                                               ; qsys_nios2_ddr3 ;
;                |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath|                                                                 ; 38.3 (7.8)           ; 52.8 (20.2)                      ; 14.4 (12.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (0)              ; 107 (68)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath                                                                                                                                                                                                                                                        ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath                   ; qsys_nios2_ddr3 ;
;                   |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|                    ; 24.2 (15.0)          ; 26.3 (16.2)                      ; 2.1 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (18)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector                                                                                                                                           ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector             ; qsys_nios2_ddr3 ;
;                      |lpm_decode:uvalid_select|                                                                                                     ; 9.2 (0.0)            ; 10.1 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|lpm_decode:uvalid_select                                                                                                                  ; lpm_decode                                                            ; work            ;
;                         |decode_f5f:auto_generated|                                                                                                 ; 9.2 (9.2)            ; 10.1 (10.1)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|lpm_decode:uvalid_select|decode_f5f:auto_generated                                                                                        ; decode_f5f                                                            ; work            ;
;                   |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen[1].read_buffering[0].uread_valid_selector|                    ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen[1].read_buffering[0].uread_valid_selector                                                                                                                                           ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_read_valid_selector             ; qsys_nios2_ddr3 ;
;                |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset:ureset|                                                                                 ; 1.2 (0.3)            ; 38.8 (0.3)                       ; 37.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (1)               ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset:ureset                                                                                                                                                                                                                                                                        ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset                           ; qsys_nios2_ddr3 ;
;                   |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync:ureset_addr_cmd_clk|                                                            ; 0.0 (0.0)            ; 7.5 (7.5)                        ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset:ureset|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync:ureset_addr_cmd_clk                                                                                                                                                                                                   ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync                      ; qsys_nios2_ddr3 ;
;                   |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync:ureset_afi_clk|                                                                 ; 0.0 (0.0)            ; 8.2 (8.2)                        ; 8.2 (8.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset:ureset|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync:ureset_afi_clk                                                                                                                                                                                                        ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync                      ; qsys_nios2_ddr3 ;
;                   |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk|                                                                 ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset:ureset|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk                                                                                                                                                                                                        ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync                      ; qsys_nios2_ddr3 ;
;                   |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync:ureset_ctl_reset_clk|                                                           ; 0.7 (0.7)            ; 7.4 (7.4)                        ; 6.8 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset:ureset|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync:ureset_ctl_reset_clk                                                                                                                                                                                                  ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync                      ; qsys_nios2_ddr3 ;
;                   |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync:ureset_scc_clk|                                                                 ; 0.3 (0.3)            ; 6.8 (6.8)                        ; 6.5 (6.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset:ureset|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync:ureset_scc_clk                                                                                                                                                                                                        ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync                      ; qsys_nios2_ddr3 ;
;                   |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync:ureset_seq_clk|                                                                 ; -0.2 (-0.2)          ; 7.5 (7.5)                        ; 7.7 (7.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset:ureset|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync:ureset_seq_clk                                                                                                                                                                                                        ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync                      ; qsys_nios2_ddr3 ;
;                |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath|                                                               ; 18.5 (0.0)           ; 21.0 (0.0)                       ; 2.6 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath                                                                                                                                                                                                                                                      ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath                  ; qsys_nios2_ddr3 ;
;                   |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_extender:afi_wdata_valid_extender|                                                ; 1.1 (1.1)            ; 2.8 (2.8)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_extender:afi_wdata_valid_extender                                                                                                                                                                     ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_extender               ; qsys_nios2_ddr3 ;
;                   |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:afi_dm_shifter|                                                           ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:afi_dm_shifter                                                                                                                                                                                ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter                ; qsys_nios2_ddr3 ;
;                   |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:afi_dqs_en_shifter|                                                       ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:afi_dqs_en_shifter                                                                                                                                                                            ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter                ; qsys_nios2_ddr3 ;
;                   |qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:afi_wdata_shifter|                                                        ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:afi_wdata_shifter                                                                                                                                                                             ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_fr_cycle_shifter                ; qsys_nios2_ddr3 ;
;          |qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0                                                                                                                                                                                                                                                                                                                                                                            ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0                               ; qsys_nios2_ddr3 ;
;          |qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|                                                                                                 ; 1123.5 (0.0)         ; 1361.0 (0.0)                     ; 240.5 (0.0)                                       ; 3.0 (0.0)                        ; 150.0 (0.0)          ; 1550 (0)            ; 1456 (0)                  ; 0 (0)         ; 190464            ; 34    ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0                                                                                                                                                                                                                                                                                                                                                                                ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0                                 ; qsys_nios2_ddr3 ;
;             |altera_avalon_mm_bridge:seq_bridge|                                                                                                    ; 42.9 (42.9)          ; 65.7 (65.7)                      ; 22.7 (22.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 149 (149)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_mm_bridge                                               ; qsys_nios2_ddr3 ;
;             |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|                                                                                ; 248.7 (248.4)        ; 295.7 (295.4)                    ; 50.0 (50.0)                                       ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 406 (406)           ; 352 (351)                 ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst                                                                                                                                                                                                                                                                                                                         ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst                         ; qsys_nios2_ddr3 ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a                                                                                                                                                                                      ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module  ; qsys_nios2_ddr3 ;
;                   |altsyncram:the_altsyncram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                            ; altsyncram                                                            ; work            ;
;                      |altsyncram_mri1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated                                                                                                                             ; altsyncram_mri1                                                       ; work            ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b                                                                                                                                                                                      ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module  ; qsys_nios2_ddr3 ;
;                   |altsyncram:the_altsyncram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                            ; altsyncram                                                            ; work            ;
;                      |altsyncram_mri1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated                                                                                                                             ; altsyncram_mri1                                                       ; work            ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench                                                                                                                                                                                                   ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench              ; qsys_nios2_ddr3 ;
;             |altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|                                                                             ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 188416            ; 32    ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem                                                                                                                                                                                                                                                                                                                      ; altera_mem_if_sequencer_mem_no_ifdef_params                           ; qsys_nios2_ddr3 ;
;                |altsyncram:the_altsyncram|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 188416            ; 32    ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                            ; altsyncram                                                            ; work            ;
;                   |altsyncram_tsl1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 188416            ; 32    ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_tsl1:auto_generated                                                                                                                                                                                                                                                             ; altsyncram_tsl1                                                       ; work            ;
;             |altera_mem_if_sequencer_rst:sequencer_rst|                                                                                             ; 4.5 (4.5)            ; 7.5 (7.5)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst                                                                                                                                                                                                                                                                                                                                      ; altera_mem_if_sequencer_rst                                           ; qsys_nios2_ddr3 ;
;             |qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|                                                             ; 151.9 (0.0)          ; 181.5 (0.0)                      ; 29.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 277 (0)             ; 105 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                      ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0               ; qsys_nios2_ddr3 ;
;                |altera_avalon_sc_fifo:sequencer_data_mgr_inst_avl_agent_rsp_fifo|                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_data_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                                 ; qsys_nios2_ddr3 ;
;                |altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|                                                                              ; 4.8 (4.8)            ; 6.1 (6.1)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                                 ; qsys_nios2_ddr3 ;
;                |altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|                                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                 ; qsys_nios2_ddr3 ;
;                |altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|                                                                   ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                                 ; qsys_nios2_ddr3 ;
;                |altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo|                                                                     ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                                 ; qsys_nios2_ddr3 ;
;                |altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|                                                                    ; 1.7 (1.7)            ; 2.2 (2.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                 ; qsys_nios2_ddr3 ;
;                |altera_merlin_master_agent:cpu_inst_data_master_agent|                                                                              ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent                                                                                                                                                                                                                                                ; altera_merlin_master_agent                                            ; qsys_nios2_ddr3 ;
;                |altera_merlin_master_agent:seq_bridge_m0_agent|                                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent                                                                                                                                                                                                                                                       ; altera_merlin_master_agent                                            ; qsys_nios2_ddr3 ;
;                |altera_merlin_master_translator:cpu_inst_data_master_translator|                                                                    ; 4.8 (4.8)            ; 5.5 (5.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator                                                                                                                                                                                                                                      ; altera_merlin_master_translator                                       ; qsys_nios2_ddr3 ;
;                |altera_merlin_master_translator:cpu_inst_instruction_master_translator|                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator                                                                                                                                                                                                                               ; altera_merlin_master_translator                                       ; qsys_nios2_ddr3 ;
;                |altera_merlin_slave_agent:sequencer_data_mgr_inst_avl_agent|                                                                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_data_mgr_inst_avl_agent                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                             ; qsys_nios2_ddr3 ;
;                |altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent|                                                                         ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                             ; qsys_nios2_ddr3 ;
;                |altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|                                                                        ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                             ; qsys_nios2_ddr3 ;
;                |altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_agent|                                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_agent                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                                             ; qsys_nios2_ddr3 ;
;                |altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator|                                                              ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator                                                                                                                                                                                                                                ; altera_merlin_slave_translator                                        ; qsys_nios2_ddr3 ;
;                |altera_merlin_slave_translator:sequencer_mem_s1_translator|                                                                         ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                                        ; qsys_nios2_ddr3 ;
;                |altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator|                                                               ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                        ; qsys_nios2_ddr3 ;
;                |altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|                                                              ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator                                                                                                                                                                                                                                ; altera_merlin_slave_translator                                        ; qsys_nios2_ddr3 ;
;                |altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator|                                                                ; 7.8 (7.8)            ; 10.1 (10.1)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                                        ; qsys_nios2_ddr3 ;
;                |altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|                                                               ; 4.3 (4.3)            ; 4.8 (4.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                                        ; qsys_nios2_ddr3 ;
;                |altera_merlin_traffic_limiter:seq_bridge_m0_limiter|                                                                                ; 2.7 (2.7)            ; 3.5 (3.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter                                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                                         ; qsys_nios2_ddr3 ;
;                |qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux|                                                        ; 9.5 (9.5)            ; 12.7 (12.7)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                          ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux     ; qsys_nios2_ddr3 ;
;                |qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                ; 2.7 (2.7)            ; 4.8 (4.8)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                  ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001 ; qsys_nios2_ddr3 ;
;                |qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                    ; 37.5 (31.2)          ; 42.5 (34.8)                      ; 5.0 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (54)             ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                      ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003   ; qsys_nios2_ddr3 ;
;                   |altera_merlin_arbitrator:arb|                                                                                                    ; 6.3 (5.7)            ; 7.7 (6.7)                        ; 1.3 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (10)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                         ; altera_merlin_arbitrator                                              ; qsys_nios2_ddr3 ;
;                      |altera_merlin_arb_adder:adder|                                                                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                           ; altera_merlin_arb_adder                                               ; qsys_nios2_ddr3 ;
;                |qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_005:cmd_mux_005|                                                    ; 28.0 (25.3)          ; 37.2 (33.7)                      ; 9.2 (8.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (50)             ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_005:cmd_mux_005                                                                                                                                                                                                                      ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_005   ; qsys_nios2_ddr3 ;
;                   |altera_merlin_arbitrator:arb|                                                                                                    ; 2.7 (2.7)            ; 3.5 (3.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                         ; altera_merlin_arbitrator                                              ; qsys_nios2_ddr3 ;
;                |qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router|                                                              ; 3.3 (3.3)            ; 3.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router:router                                                                                                                                                                                                                                ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router        ; qsys_nios2_ddr3 ;
;                |qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001|                                                      ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                        ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001    ; qsys_nios2_ddr3 ;
;                |qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                  ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003 ; qsys_nios2_ddr3 ;
;                |qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_005:rsp_demux_005|                                                ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_005:rsp_demux_005                                                                                                                                                                                                                  ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_005 ; qsys_nios2_ddr3 ;
;                |qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux|                                                            ; 15.4 (15.4)          ; 17.8 (17.8)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                              ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux       ; qsys_nios2_ddr3 ;
;                |qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                    ; 8.1 (8.1)            ; 8.1 (8.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                      ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001   ; qsys_nios2_ddr3 ;
;             |rw_manager_ddr3:sequencer_rw_mgr_inst|                                                                                                 ; 379.1 (0.0)          ; 452.5 (0.0)                      ; 73.5 (0.0)                                        ; 0.0 (0.0)                        ; 110.0 (0.0)          ; 472 (0)             ; 561 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst                                                                                                                                                                                                                                                                                                                                          ; rw_manager_ddr3                                                       ; qsys_nios2_ddr3 ;
;                |rw_manager_generic:rw_mgr_inst|                                                                                                     ; 379.1 (21.2)         ; 452.5 (33.0)                     ; 73.5 (11.8)                                       ; 0.0 (0.0)                        ; 110.0 (0.0)          ; 472 (10)            ; 561 (81)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst                                                                                                                                                                                                                                                                                                           ; rw_manager_generic                                                    ; qsys_nios2_ddr3 ;
;                   |rw_manager_core:rw_mgr_core_inst|                                                                                                ; 357.9 (69.6)         ; 419.6 (88.3)                     ; 61.7 (18.7)                                       ; 0.0 (0.0)                        ; 110.0 (0.0)          ; 462 (125)           ; 480 (137)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst                                                                                                                                                                                                                                                                          ; rw_manager_core                                                       ; qsys_nios2_ddr3 ;
;                      |rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|                                                                                   ; 57.3 (0.0)           ; 57.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 31 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i                                                                                                                                                                                                                               ; rw_manager_ac_ROM_no_ifdef_params                                     ; qsys_nios2_ddr3 ;
;                         |altsyncram:altsyncram_component|                                                                                           ; 57.3 (0.0)           ; 57.5 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 31 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component                                                                                                                                                                                               ; altsyncram                                                            ; work            ;
;                            |altsyncram_hm02:auto_generated|                                                                                         ; 57.3 (49.3)          ; 57.5 (49.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 31 (0)              ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_hm02:auto_generated                                                                                                                                                                ; altsyncram_hm02                                                       ; work            ;
;                               |decode_5ka:wr_decode|                                                                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_hm02:auto_generated|decode_5ka:wr_decode                                                                                                                                           ; decode_5ka                                                            ; work            ;
;                               |mux_3gb:rd_mux|                                                                                                      ; 7.3 (7.3)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_hm02:auto_generated|mux_3gb:rd_mux                                                                                                                                                 ; mux_3gb                                                               ; work            ;
;                      |rw_manager_datamux:mux_iter[0].datamux_i|                                                                                     ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[0].datamux_i                                                                                                                                                                                                                                 ; rw_manager_datamux                                                    ; qsys_nios2_ddr3 ;
;                      |rw_manager_datamux:mux_iter[1].datamux_i|                                                                                     ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[1].datamux_i                                                                                                                                                                                                                                 ; rw_manager_datamux                                                    ; qsys_nios2_ddr3 ;
;                      |rw_manager_datamux:mux_iter[2].datamux_i|                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[2].datamux_i                                                                                                                                                                                                                                 ; rw_manager_datamux                                                    ; qsys_nios2_ddr3 ;
;                      |rw_manager_datamux:mux_iter[3].datamux_i|                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[3].datamux_i                                                                                                                                                                                                                                 ; rw_manager_datamux                                                    ; qsys_nios2_ddr3 ;
;                      |rw_manager_di_buffer_wrap:di_buffer_wrap_i|                                                                                   ; 20.5 (0.0)           ; 20.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i                                                                                                                                                                                                                               ; rw_manager_di_buffer_wrap                                             ; qsys_nios2_ddr3 ;
;                         |rw_manager_di_buffer:rw_manager_di_buffer_i|                                                                               ; 20.5 (0.0)           ; 20.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i                                                                                                                                                                                   ; rw_manager_di_buffer                                                  ; qsys_nios2_ddr3 ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 20.5 (0.0)           ; 20.8 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component                                                                                                                                                   ; altsyncram                                                            ; work            ;
;                               |altsyncram_okr1:auto_generated|                                                                                      ; 20.5 (20.5)          ; 20.8 (20.8)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_okr1:auto_generated                                                                                                                    ; altsyncram_okr1                                                       ; work            ;
;                      |rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|                                                                               ; 55.8 (0.0)           ; 58.1 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 20 (0)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i                                                                                                                                                                                                                           ; rw_manager_inst_ROM_no_ifdef_params                                   ; qsys_nios2_ddr3 ;
;                         |altsyncram:altsyncram_component|                                                                                           ; 55.8 (0.0)           ; 58.1 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 20 (0)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component                                                                                                                                                                                           ; altsyncram                                                            ; work            ;
;                            |altsyncram_gtu1:auto_generated|                                                                                         ; 55.8 (42.2)          ; 58.1 (42.6)                      ; 2.3 (0.4)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 20 (0)              ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_gtu1:auto_generated                                                                                                                                                            ; altsyncram_gtu1                                                       ; work            ;
;                               |mux_2gb:rd_mux|                                                                                                      ; 13.7 (13.7)          ; 15.5 (15.5)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_gtu1:auto_generated|mux_2gb:rd_mux                                                                                                                                             ; mux_2gb                                                               ; work            ;
;                      |rw_manager_jumplogic:jumplogic_i|                                                                                             ; 46.2 (46.2)          ; 72.5 (72.5)                      ; 26.3 (26.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 85 (85)             ; 105 (105)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i                                                                                                                                                                                                                                         ; rw_manager_jumplogic                                                  ; qsys_nios2_ddr3 ;
;                      |rw_manager_read_datapath:read_datapath_i|                                                                                     ; 72.5 (8.8)           ; 77.2 (9.2)                       ; 4.7 (0.4)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 101 (19)            ; 127 (14)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i                                                                                                                                                                                                                                 ; rw_manager_read_datapath                                              ; qsys_nios2_ddr3 ;
;                         |rw_manager_bitcheck:bitcheck_i|                                                                                            ; 30.3 (30.3)          ; 32.1 (32.1)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i                                                                                                                                                                                                  ; rw_manager_bitcheck                                                   ; qsys_nios2_ddr3 ;
;                         |rw_manager_pattern_fifo:pattern_fifo_i|                                                                                    ; 11.3 (0.0)           ; 11.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i                                                                                                                                                                                          ; rw_manager_pattern_fifo                                               ; qsys_nios2_ddr3 ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 11.3 (0.0)           ; 11.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component                                                                                                                                                          ; altsyncram                                                            ; work            ;
;                               |altsyncram_8lr1:auto_generated|                                                                                      ; 11.3 (11.3)          ; 11.3 (11.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component|altsyncram_8lr1:auto_generated                                                                                                                           ; altsyncram_8lr1                                                       ; work            ;
;                         |rw_manager_write_decoder:write_decoder_i|                                                                                  ; 22.1 (1.8)           ; 24.5 (2.9)                       ; 2.4 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (6)              ; 67 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i                                                                                                                                                                                        ; rw_manager_write_decoder                                              ; qsys_nios2_ddr3 ;
;                            |rw_manager_data_decoder:DO_decoder|                                                                                     ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder                                                                                                                                                     ; rw_manager_data_decoder                                               ; qsys_nios2_ddr3 ;
;                            |rw_manager_dm_decoder:DM_decoder_i|                                                                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_dm_decoder:DM_decoder_i                                                                                                                                                     ; rw_manager_dm_decoder                                                 ; qsys_nios2_ddr3 ;
;                            |rw_manager_lfsr12:dm_lfsr_i|                                                                                            ; 5.7 (5.7)            ; 6.3 (6.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i                                                                                                                                                            ; rw_manager_lfsr12                                                     ; qsys_nios2_ddr3 ;
;                            |rw_manager_lfsr36:do_lfsr_i|                                                                                            ; 12.8 (12.8)          ; 13.4 (13.4)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i                                                                                                                                                            ; rw_manager_lfsr36                                                     ; qsys_nios2_ddr3 ;
;                      |rw_manager_write_decoder:write_decoder_i|                                                                                     ; 28.0 (9.7)           ; 37.8 (12.2)                      ; 9.8 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (36)             ; 66 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i                                                                                                                                                                                                                                 ; rw_manager_write_decoder                                              ; qsys_nios2_ddr3 ;
;                         |rw_manager_data_decoder:DO_decoder|                                                                                        ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder                                                                                                                                                                                              ; rw_manager_data_decoder                                               ; qsys_nios2_ddr3 ;
;                         |rw_manager_dm_decoder:DM_decoder_i|                                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_dm_decoder:DM_decoder_i                                                                                                                                                                                              ; rw_manager_dm_decoder                                                 ; qsys_nios2_ddr3 ;
;                         |rw_manager_lfsr12:dm_lfsr_i|                                                                                               ; 5.3 (5.3)            ; 6.2 (6.2)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i                                                                                                                                                                                                     ; rw_manager_lfsr12                                                     ; qsys_nios2_ddr3 ;
;                         |rw_manager_lfsr36:do_lfsr_i|                                                                                               ; 10.7 (10.7)          ; 16.4 (16.4)                      ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i                                                                                                                                                                                                     ; rw_manager_lfsr36                                                     ; qsys_nios2_ddr3 ;
;             |sequencer_data_mgr:sequencer_data_mgr_inst|                                                                                            ; 1.9 (1.9)            ; 3.5 (3.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_data_mgr:sequencer_data_mgr_inst                                                                                                                                                                                                                                                                                                                                     ; sequencer_data_mgr                                                    ; qsys_nios2_ddr3 ;
;             |sequencer_phy_mgr:sequencer_phy_mgr_inst|                                                                                              ; 26.6 (26.6)          ; 38.8 (38.8)                      ; 12.2 (12.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (51)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst                                                                                                                                                                                                                                                                                                                                       ; sequencer_phy_mgr                                                     ; qsys_nios2_ddr3 ;
;             |sequencer_reg_file:sequencer_reg_file_inst|                                                                                            ; 24.8 (3.7)           ; 25.7 (4.0)                       ; 0.9 (0.3)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 6 (6)               ; 8 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst                                                                                                                                                                                                                                                                                                                                     ; sequencer_reg_file                                                    ; qsys_nios2_ddr3 ;
;                |altsyncram:altsyncram_component|                                                                                                    ; 21.1 (0.0)           ; 21.7 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                     ; altsyncram                                                            ; work            ;
;                   |altsyncram_c9v1:auto_generated|                                                                                                  ; 21.1 (21.1)          ; 21.7 (21.7)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated                                                                                                                                                                                                                                                                      ; altsyncram_c9v1                                                       ; work            ;
;             |sequencer_scc_mgr:sequencer_scc_mgr_inst|                                                                                              ; 242.4 (205.7)        ; 289.2 (245.0)                    ; 46.8 (39.3)                                       ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 310 (284)           ; 226 (202)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst                                                                                                                                                                                                                                                                                                                                       ; sequencer_scc_mgr                                                     ; qsys_nios2_ddr3 ;
;                |sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|                                                                             ; 6.8 (6.3)            ; 11.6 (11.1)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (3)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper                                                                                                                                                                                                                                                                                ; sequencer_scc_acv_wrapper                                             ; qsys_nios2_ddr3 ;
;                   |sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst|                                                              ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst                                                                                                                                                                                                             ; sequencer_scc_acv_phase_decode                                        ; qsys_nios2_ddr3 ;
;                |sequencer_scc_reg_file:sequencer_scc_reg_file_inst|                                                                                 ; 30.0 (0.0)           ; 32.7 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst                                                                                                                                                                                                                                                                                    ; sequencer_scc_reg_file                                                ; qsys_nios2_ddr3 ;
;                   |altdpram:altdpram_component|                                                                                                     ; 30.0 (0.0)           ; 32.7 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component                                                                                                                                                                                                                                                        ; altdpram                                                              ; work            ;
;                      |dpram_k3s1:auto_generated|                                                                                                    ; 30.0 (20.0)          ; 32.7 (20.0)                      ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated                                                                                                                                                                                                                              ; dpram_k3s1                                                            ; work            ;
;                         |decode_5la:wr_decode|                                                                                                      ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode                                                                                                                                                                                                         ; decode_5la                                                            ; work            ;
;                         |mux_7hb:rd_mux|                                                                                                            ; 9.7 (9.7)            ; 11.7 (11.7)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux                                                                                                                                                                                                               ; mux_7hb                                                               ; work            ;
;       |qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|                                                                                         ; 455.2 (0.0)          ; 531.4 (0.0)                      ; 101.7 (0.0)                                       ; 25.4 (0.0)                       ; 0.0 (0.0)            ; 524 (0)             ; 796 (0)                   ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                           ; qsys_nios2_ddr3_mm_interconnect_0                                     ; qsys_nios2_ddr3 ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                                       ; 4.4 (4.4)            ; 6.0 (6.0)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                                 ; qsys_nios2_ddr3 ;
;          |altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|                                                                            ; 15.7 (15.7)          ; 19.3 (19.3)                      ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 21 (21)                   ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                                 ; qsys_nios2_ddr3 ;
;             |altsyncram:mem_rtl_0|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                        ; altsyncram                                                            ; work            ;
;                |altsyncram_k3n1:auto_generated|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated                                                                                                                                                                                                                                                                                                         ; altsyncram_k3n1                                                       ; work            ;
;          |altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|                                                                              ; 217.9 (217.9)        ; 199.1 (199.1)                    ; 5.7 (5.7)                                         ; 24.5 (24.5)                      ; 0.0 (0.0)            ; 48 (48)             ; 365 (365)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                                 ; qsys_nios2_ddr3 ;
;          |altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|                                                                        ; 6.7 (6.7)            ; 9.1 (9.1)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                                 ; qsys_nios2_ddr3 ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                                 ; 7.7 (7.7)            ; 9.3 (9.3)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                                 ; qsys_nios2_ddr3 ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                                          ; 4.6 (4.6)            ; 6.5 (6.5)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                                 ; qsys_nios2_ddr3 ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                                         ; 17.2 (0.0)           ; 61.5 (0.0)                       ; 44.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 140 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_st_handshake_clock_crosser                              ; qsys_nios2_ddr3 ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                              ; 17.2 (16.2)          ; 61.5 (59.9)                      ; 44.3 (43.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 140 (136)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_clock_crosser                                        ; qsys_nios2_ddr3 ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                               ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                            ; altera_std_synchronizer_nocut                                         ; qsys_nios2_ddr3 ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                               ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                            ; altera_std_synchronizer_nocut                                         ; qsys_nios2_ddr3 ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                                     ; 17.0 (0.0)           ; 30.5 (0.0)                       ; 13.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 81 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser                              ; qsys_nios2_ddr3 ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                              ; 17.0 (15.8)          ; 30.5 (28.8)                      ; 13.5 (13.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 81 (77)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                                        ; qsys_nios2_ddr3 ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                               ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                                         ; qsys_nios2_ddr3 ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                               ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                                         ; qsys_nios2_ddr3 ;
;          |altera_merlin_master_agent:nios2_qsys_0_data_master_agent|                                                                                ; 4.2 (4.2)            ; 4.7 (4.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                                            ; qsys_nios2_ddr3 ;
;          |altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|                                                                         ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent                                                                                                                                                                                                                                                                                                                                                          ; altera_merlin_master_agent                                            ; qsys_nios2_ddr3 ;
;          |altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_agent|                                                                                   ; 1.5 (1.5)            ; 2.1 (2.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_agent                                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                                             ; qsys_nios2_ddr3 ;
;          |altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent|                                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                                             ; qsys_nios2_ddr3 ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                                             ; qsys_nios2_ddr3 ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                               ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                                             ; qsys_nios2_ddr3 ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                                  ; 7.4 (7.4)            ; 9.1 (9.1)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                                        ; qsys_nios2_ddr3 ;
;          |altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|                                                                   ; 4.5 (4.5)            ; 11.2 (11.2)                      ; 6.9 (6.9)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                                        ; qsys_nios2_ddr3 ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                                        ; qsys_nios2_ddr3 ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                                     ; 3.9 (3.9)            ; 5.2 (5.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                                        ; qsys_nios2_ddr3 ;
;          |altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter|                                                                           ; 10.2 (10.2)          ; 10.8 (10.8)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_traffic_limiter                                         ; qsys_nios2_ddr3 ;
;          |altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter|                                                                    ; 4.0 (4.0)            ; 5.2 (5.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_traffic_limiter                                         ; qsys_nios2_ddr3 ;
;          |altera_merlin_width_adapter:mem_if_ddr3_emif_0_avl_cmd_width_adapter|                                                                     ; 29.6 (29.6)          ; 30.3 (30.3)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (73)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:mem_if_ddr3_emif_0_avl_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_width_adapter                                           ; qsys_nios2_ddr3 ;
;          |altera_merlin_width_adapter:mem_if_ddr3_emif_0_avl_rsp_width_adapter|                                                                     ; 9.0 (9.0)            ; 9.6 (9.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:mem_if_ddr3_emif_0_avl_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_width_adapter                                           ; qsys_nios2_ddr3 ;
;          |qsys_nios2_ddr3_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                    ; 3.8 (3.8)            ; 4.2 (4.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                     ; qsys_nios2_ddr3_mm_interconnect_0_cmd_demux                           ; qsys_nios2_ddr3 ;
;          |qsys_nios2_ddr3_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                            ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                             ; qsys_nios2_ddr3_mm_interconnect_0_cmd_demux_001                       ; qsys_nios2_ddr3 ;
;          |qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                                ; 17.2 (14.7)          ; 17.7 (15.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (49)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                                                                                                                                 ; qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_003                         ; qsys_nios2_ddr3 ;
;             |altera_merlin_arbitrator:arb|                                                                                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                                              ; qsys_nios2_ddr3 ;
;          |qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_003:cmd_mux_004|                                                                                ; 22.5 (20.8)          ; 25.3 (23.2)                      ; 2.8 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (53)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                                                                                                                                                                                                                 ; qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_003                         ; qsys_nios2_ddr3 ;
;             |altera_merlin_arbitrator:arb|                                                                                                          ; 1.7 (1.7)            ; 2.2 (2.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                                              ; qsys_nios2_ddr3 ;
;          |qsys_nios2_ddr3_mm_interconnect_0_router:router|                                                                                          ; 6.5 (6.5)            ; 7.0 (7.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                           ; qsys_nios2_ddr3_mm_interconnect_0_router                              ; qsys_nios2_ddr3 ;
;          |qsys_nios2_ddr3_mm_interconnect_0_router_001:router_001|                                                                                  ; 2.1 (2.1)            ; 2.7 (2.7)                        ; 0.7 (0.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                                   ; qsys_nios2_ddr3_mm_interconnect_0_router_001                          ; qsys_nios2_ddr3 ;
;          |qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                            ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                                                                                                                                             ; qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_003                       ; qsys_nios2_ddr3 ;
;          |qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_003:rsp_demux_004|                                                                            ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_003:rsp_demux_004                                                                                                                                                                                                                                                                                                                                                             ; qsys_nios2_ddr3_mm_interconnect_0_rsp_demux_003                       ; qsys_nios2_ddr3 ;
;          |qsys_nios2_ddr3_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                        ; 22.1 (22.1)          ; 30.5 (30.5)                      ; 8.8 (8.8)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 64 (64)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                         ; qsys_nios2_ddr3_mm_interconnect_0_rsp_mux                             ; qsys_nios2_ddr3 ;
;          |qsys_nios2_ddr3_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                ; 8.0 (8.0)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                 ; qsys_nios2_ddr3_mm_interconnect_0_rsp_mux_001                         ; qsys_nios2_ddr3 ;
;       |qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|                                                                                                   ; 1079.0 (0.0)         ; 1357.6 (0.0)                     ; 291.5 (0.0)                                       ; 12.9 (0.0)                       ; 0.0 (0.0)            ; 1548 (0)            ; 1795 (0)                  ; 0 (0)         ; 64640             ; 13    ; 3          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                                                                                                                                                     ; qsys_nios2_ddr3_nios2_qsys_0                                          ; qsys_nios2_ddr3 ;
;          |qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|                                                                                                     ; 1079.0 (947.3)       ; 1357.6 (1176.0)                  ; 291.5 (240.0)                                     ; 12.9 (11.2)                      ; 0.0 (0.0)            ; 1548 (1379)         ; 1795 (1518)               ; 0 (0)         ; 64640             ; 13    ; 3          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                ; qsys_nios2_ddr3_nios2_qsys_0_cpu                                      ; qsys_nios2_ddr3 ;
;             |qsys_nios2_ddr3_nios2_qsys_0_cpu_bht_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_bht|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_bht_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_bht                                                                                                                                                                                                                                                                                                               ; qsys_nios2_ddr3_nios2_qsys_0_cpu_bht_module                           ; qsys_nios2_ddr3 ;
;                |altsyncram:the_altsyncram|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_bht_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                     ; altsyncram                                                            ; work            ;
;                   |altsyncram_pdj1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_bht_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_pdj1                                                       ; work            ;
;             |qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data|                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data                                                                                                                                                                                                                                                                                                       ; qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data_module                       ; qsys_nios2_ddr3 ;
;                |altsyncram:the_altsyncram|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                             ; altsyncram                                                            ; work            ;
;                   |altsyncram_4kl1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                                                                              ; altsyncram_4kl1                                                       ; work            ;
;             |qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag                                                                                                                                                                                                                                                                                                         ; qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag_module                        ; qsys_nios2_ddr3 ;
;                |altsyncram:the_altsyncram|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                               ; altsyncram                                                            ; work            ;
;                   |altsyncram_5pi1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5pi1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_5pi1                                                       ; work            ;
;             |qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim                                                                                                                                                                                                                                                                                                   ; qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim_module                     ; qsys_nios2_ddr3 ;
;                |altsyncram:the_altsyncram|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                         ; altsyncram                                                            ; work            ;
;                   |altsyncram_baj1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                                                                          ; altsyncram_baj1                                                       ; work            ;
;             |qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data|                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data                                                                                                                                                                                                                                                                                                       ; qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data_module                       ; qsys_nios2_ddr3 ;
;                |altsyncram:the_altsyncram|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                             ; altsyncram                                                            ; work            ;
;                   |altsyncram_spj1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                                                                              ; altsyncram_spj1                                                       ; work            ;
;             |qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3200              ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag                                                                                                                                                                                                                                                                                                         ; qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag_module                        ; qsys_nios2_ddr3 ;
;                |altsyncram:the_altsyncram|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3200              ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                               ; altsyncram                                                            ; work            ;
;                   |altsyncram_tgj1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3200              ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_tgj1                                                       ; work            ;
;             |qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell                                                                                                                                                                                                                                                                                                      ; qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell                            ; qsys_nios2_ddr3 ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                                                                   ; altera_mult_add                                                       ; work            ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                                                                               ; altera_mult_add_37p2                                                  ; work            ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                      ; altera_mult_add_rtl                                                   ; work            ;
;                         |ama_multiplier_function:multiplier_block|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                             ; ama_multiplier_function                                               ; work            ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                                                                   ; altera_mult_add                                                       ; work            ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                                                                               ; altera_mult_add_37p2                                                  ; work            ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                      ; altera_mult_add_rtl                                                   ; work            ;
;                         |ama_multiplier_function:multiplier_block|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                             ; ama_multiplier_function                                               ; work            ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                                                                   ; altera_mult_add                                                       ; work            ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                                                                               ; altera_mult_add_37p2                                                  ; work            ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                      ; altera_mult_add_rtl                                                   ; work            ;
;                         |ama_multiplier_function:multiplier_block|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                             ; ama_multiplier_function                                               ; work            ;
;             |qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|                                             ; 131.7 (29.8)         ; 181.6 (30.9)                     ; 51.5 (1.2)                                        ; 1.6 (0.1)                        ; 0.0 (0.0)            ; 169 (5)             ; 277 (81)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci                                                                                                                                                                                                                                                                                                      ; qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci                            ; qsys_nios2_ddr3 ;
;                |qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper|                      ; 39.2 (0.0)           ; 67.7 (0.0)                       ; 29.6 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper                                                                                                                                                                                        ; qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper                  ; qsys_nios2_ddr3 ;
;                   |qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk|                     ; 5.2 (4.4)            ; 23.5 (22.1)                      ; 18.3 (17.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk                                                                            ; qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk                   ; qsys_nios2_ddr3 ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                         ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                       ; altera_std_synchronizer                                               ; work            ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                         ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                       ; altera_std_synchronizer                                               ; work            ;
;                   |qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck|                           ; 32.8 (32.3)          ; 42.8 (41.4)                      ; 11.0 (10.1)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 48 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck                                                                                  ; qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck                      ; qsys_nios2_ddr3 ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                         ; -0.2 (-0.2)          ; 0.7 (0.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                             ; altera_std_synchronizer                                               ; work            ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                         ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                             ; altera_std_synchronizer                                               ; work            ;
;                   |sld_virtual_jtag_basic:qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_phy|                                                         ; 1.2 (1.2)            ; 1.4 (1.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_phy                                                                                                                ; sld_virtual_jtag_basic                                                ; work            ;
;                |qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_avalon_reg|                            ; 3.2 (3.2)            ; 5.0 (5.0)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_avalon_reg                                                                                                                                                                                              ; qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_avalon_reg                     ; qsys_nios2_ddr3 ;
;                |qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_break:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_break|                              ; 0.5 (0.5)            ; 15.1 (15.1)                      ; 14.6 (14.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_break:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_break                                                                                                                                                                                                ; qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_break                      ; qsys_nios2_ddr3 ;
;                |qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug|                              ; 3.9 (3.9)            ; 8.0 (7.0)                        ; 4.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug                                                                                                                                                                                                ; qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug                      ; qsys_nios2_ddr3 ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                             ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                            ; altera_std_synchronizer                                               ; work            ;
;                |qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem|                                    ; 55.2 (55.2)          ; 54.8 (54.8)                      ; 0.1 (0.1)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 83 (83)             ; 54 (54)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem                                                                                                                                                                                                      ; qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem                         ; qsys_nios2_ddr3 ;
;                   |qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem|qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram                                                                                                 ; qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram_module                 ; qsys_nios2_ddr3 ;
;                      |altsyncram:the_altsyncram|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem|qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                       ; altsyncram                                                            ; work            ;
;                         |altsyncram_qid1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem|qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                                        ; altsyncram_qid1                                                       ; work            ;
;             |qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a                                                                                                                                                                                                                                                                                       ; qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a_module               ; qsys_nios2_ddr3 ;
;                |altsyncram:the_altsyncram|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                             ; altsyncram                                                            ; work            ;
;                   |altsyncram_voi1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                                                              ; altsyncram_voi1                                                       ; work            ;
;             |qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_b_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_b|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_b_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_b                                                                                                                                                                                                                                                                                       ; qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_b_module               ; qsys_nios2_ddr3 ;
;                |altsyncram:the_altsyncram|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_b_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                             ; altsyncram                                                            ; work            ;
;                   |altsyncram_voi1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_b_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                                                              ; altsyncram_voi1                                                       ; work            ;
;       |qsys_nios2_ddr3_onchip_memory2_0:onchip_memory2_0|                                                                                           ; 34.6 (0.3)           ; 36.3 (0.5)                       ; 3.5 (0.2)                                         ; 1.7 (0.0)                        ; 0.0 (0.0)            ; 37 (1)              ; 2 (0)                     ; 0 (0)         ; 1024000           ; 128   ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                                                             ; qsys_nios2_ddr3_onchip_memory2_0                                      ; qsys_nios2_ddr3 ;
;          |altsyncram:the_altsyncram|                                                                                                                ; 34.2 (0.0)           ; 35.8 (0.0)                       ; 3.3 (0.0)                                         ; 1.7 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 2 (0)                     ; 0 (0)         ; 1024000           ; 128   ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                                            ; work            ;
;             |altsyncram_hhf1:auto_generated|                                                                                                        ; 34.2 (0.5)           ; 35.8 (1.0)                       ; 3.3 (0.5)                                         ; 1.7 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 2 (2)                     ; 0 (0)         ; 1024000           ; 128   ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_hhf1:auto_generated                                                                                                                                                                                                                                                                                                                                                                    ; altsyncram_hhf1                                                       ; work            ;
;                |decode_8la:decode3|                                                                                                                 ; 2.3 (2.3)            ; 4.0 (4.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_hhf1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                                                                                                                                                 ; decode_8la                                                            ; work            ;
;                |mux_5hb:mux2|                                                                                                                       ; 31.4 (31.4)          ; 30.8 (30.8)                      ; 1.2 (1.2)                                         ; 1.7 (1.7)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_hhf1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                                                                                                                                                       ; mux_5hb                                                               ; work            ;
;       |qsys_nios2_ddr3_pll_0:pll_0|                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; qsys_nios2_ddr3_pll_0                                                 ; qsys_nios2_ddr3 ;
;          |altera_pll:altera_pll_i|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|qsys_nios2_ddr3:u0|qsys_nios2_ddr3_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_pll                                                            ; work            ;
;    |sld_hub:auto_hub|                                                                                                                               ; 104.5 (0.5)          ; 120.5 (0.5)                      ; 16.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 157 (1)             ; 124 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; sld_hub                                                               ; altera_sld      ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|             ; 104.0 (0.0)          ; 120.0 (0.0)                      ; 16.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 156 (0)             ; 124 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                 ; alt_sld_fab_with_jtag_input                                           ; altera_sld      ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                       ; 104.0 (0.0)          ; 120.0 (0.0)                      ; 16.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 156 (0)             ; 124 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                              ; alt_sld_fab                                                           ; alt_sld_fab     ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                   ; 104.0 (1.7)          ; 120.0 (4.2)                      ; 16.0 (2.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 156 (2)             ; 124 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                          ; alt_sld_fab_alt_sld_fab                                               ; alt_sld_fab     ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                        ; 102.3 (0.0)          ; 115.8 (0.0)                      ; 13.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 154 (0)             ; 116 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                              ; alt_sld_fab_alt_sld_fab_sldfabric                                     ; alt_sld_fab     ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                    ; 102.3 (78.2)         ; 115.8 (87.5)                     ; 13.5 (9.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 154 (112)           ; 116 (85)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                 ; sld_jtag_hub                                                          ; work            ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                      ; 13.2 (13.2)          ; 15.2 (15.2)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                         ; sld_rom_sr                                                            ; work            ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                                    ; 11.0 (11.0)          ; 13.2 (13.2)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                       ; sld_shadow_jsm                                                        ; altera_sld      ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                                 ; 161.5 (1.3)          ; 232.5 (6.2)                      ; 71.0 (5.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 218 (2)             ; 354 (12)                  ; 0 (0)         ; 768               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; sld_signaltap                                                         ; work            ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                                       ; 160.2 (0.0)          ; 226.2 (0.0)                      ; 66.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 216 (0)             ; 342 (0)                   ; 0 (0)         ; 768               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                                                                                             ; sld_signaltap_impl                                                    ; work            ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                                   ; 160.2 (46.5)         ; 226.2 (64.3)                     ; 66.0 (17.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 216 (68)            ; 342 (100)                 ; 0 (0)         ; 768               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                                                      ; sld_signaltap_implb                                                   ; work            ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                                        ; 8.1 (7.5)            ; 20.2 (19.3)                      ; 12.1 (11.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                                                                                                                       ; altdpram                                                              ; work            ;
;                |lpm_decode:wdecoder|                                                                                                                ; 0.6 (0.0)            ; 0.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                                                                                                                   ; lpm_decode                                                            ; work            ;
;                   |decode_vnf:auto_generated|                                                                                                       ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                                                                                                                         ; decode_vnf                                                            ; work            ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 768               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                                                                                                                      ; altsyncram                                                            ; work            ;
;                |altsyncram_s184:auto_generated|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 768               ; 1     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s184:auto_generated                                                                                                                                                                                                                                                                                                       ; altsyncram_s184                                                       ; work            ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                                        ; 0.7 (0.7)            ; 2.7 (2.7)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                                                                                                                       ; lpm_shiftreg                                                          ; work            ;
;             |lpm_shiftreg:status_register|                                                                                                          ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                                                                                                         ; lpm_shiftreg                                                          ; work            ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                               ; 2.0 (2.0)            ; 7.5 (7.5)                        ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                                                                                                              ; serial_crc_16                                                         ; work            ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                            ; 33.2 (33.2)          ; 43.0 (43.0)                      ; 9.8 (9.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (59)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                                                                                                           ; sld_buffer_manager                                                    ; work            ;
;             |sld_ela_control:ela_control|                                                                                                           ; 9.1 (0.3)            ; 22.2 (0.3)                       ; 13.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (1)               ; 49 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                                                                                                          ; sld_ela_control                                                       ; work            ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                            ; 0.0 (0.0)            ; 1.8 (1.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                                                                                                  ; lpm_shiftreg                                                          ; work            ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                             ; 5.6 (0.0)            ; 14.8 (0.0)                       ; 9.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                                                                                                                                   ; sld_ela_basic_multi_level_trigger                                     ; work            ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                                      ; -0.4 (-0.4)          ; 7.5 (7.5)                        ; 7.9 (7.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                                                                                                                        ; lpm_shiftreg                                                          ; work            ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                                  ; 6.1 (0.0)            ; 7.2 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                                                                                                                                    ; sld_mbpmg                                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                                                                                              ; sld_sbpmg                                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                                        ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                                                                                                                              ; sld_sbpmg                                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                                        ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                                                                                                                              ; sld_sbpmg                                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                                        ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                                                                                                                              ; sld_sbpmg                                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                                        ; 0.4 (0.4)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                                                                                                                              ; sld_sbpmg                                                             ; work            ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                                        ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                                                                                                                              ; sld_sbpmg                                                             ; work            ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                                      ; 3.2 (1.5)            ; 5.3 (1.7)                        ; 2.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 12 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                                                                                                            ; sld_ela_trigger_flow_mgr                                              ; work            ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                                         ; 1.7 (1.7)            ; 3.7 (3.7)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                                    ; lpm_shiftreg                                                          ; work            ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                                      ; 38.0 (4.5)           ; 41.7 (4.5)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (9)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                                                                                                                     ; sld_offload_buffer_mgr                                                ; work            ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                                          ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                                                                                                           ; lpm_counter                                                           ; work            ;
;                   |cntr_f7i:auto_generated|                                                                                                         ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_f7i:auto_generated                                                                                                                                                                                                                   ; cntr_f7i                                                              ; work            ;
;                |lpm_counter:read_pointer_counter|                                                                                                   ; 3.5 (0.0)            ; 7.0 (0.0)                        ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                                                                                                                    ; lpm_counter                                                           ; work            ;
;                   |cntr_4vi:auto_generated|                                                                                                         ; 3.5 (3.5)            ; 7.0 (7.0)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                                                                                                                                                                            ; cntr_4vi                                                              ; work            ;
;                |lpm_counter:status_advance_pointer_counter|                                                                                         ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                                                                                                          ; lpm_counter                                                           ; work            ;
;                   |cntr_09i:auto_generated|                                                                                                         ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                                                                                                                                                                  ; cntr_09i                                                              ; work            ;
;                |lpm_counter:status_read_pointer_counter|                                                                                            ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                                                                                                             ; lpm_counter                                                           ; work            ;
;                   |cntr_kri:auto_generated|                                                                                                         ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                                                                                                                                     ; cntr_kri                                                              ; work            ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                                   ; 7.3 (7.3)            ; 7.5 (7.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                                                                                                                    ; lpm_shiftreg                                                          ; work            ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                                    ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                                                                                                                     ; lpm_shiftreg                                                          ; work            ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                                 ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                                                                                                                  ; lpm_shiftreg                                                          ; work            ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                                 ; 13.7 (13.7)          ; 15.7 (15.7)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |qsys_nios2_ddr3_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                                                                                                                ; sld_rom_sr                                                            ; work            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                   ;
+-------------------+----------+------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name              ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-------------------+----------+------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; DDR3_BA[0]        ; Output   ; --   ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; DDR3_BA[1]        ; Output   ; --   ; --   ; --   ; --   ; (13)  ; --    ; --     ; --                     ; --                       ;
; DDR3_BA[2]        ; Output   ; --   ; --   ; --   ; --   ; (13)  ; --    ; --     ; --                     ; --                       ;
; DDR3_CK_n         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DDR3_CK_p         ; Output   ; --   ; --   ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DDR3_DM[0]        ; Output   ; --   ; --   ; --   ; --   ; (1)   ; (1)   ; --     ; --                     ; --                       ;
; DDR3_DM[1]        ; Output   ; --   ; --   ; --   ; --   ; (1)   ; (1)   ; --     ; --                     ; --                       ;
; DDR3_ODT          ; Output   ; --   ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; DDR3_RAS_n        ; Output   ; --   ; --   ; --   ; --   ; (12)  ; --    ; --     ; --                     ; --                       ;
; DDR3_A[0]         ; Output   ; --   ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; DDR3_A[1]         ; Output   ; --   ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; DDR3_A[2]         ; Output   ; --   ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; DDR3_A[3]         ; Output   ; --   ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; DDR3_A[4]         ; Output   ; --   ; --   ; --   ; --   ; (13)  ; --    ; --     ; --                     ; --                       ;
; DDR3_A[5]         ; Output   ; --   ; --   ; --   ; --   ; (13)  ; --    ; --     ; --                     ; --                       ;
; DDR3_A[6]         ; Output   ; --   ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; DDR3_A[7]         ; Output   ; --   ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; DDR3_A[8]         ; Output   ; --   ; --   ; --   ; --   ; (12)  ; --    ; --     ; --                     ; --                       ;
; DDR3_A[9]         ; Output   ; --   ; --   ; --   ; --   ; (12)  ; --    ; --     ; --                     ; --                       ;
; DDR3_A[10]        ; Output   ; --   ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; DDR3_A[11]        ; Output   ; --   ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; DDR3_A[12]        ; Output   ; --   ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; DDR3_A[13]        ; Output   ; --   ; --   ; --   ; --   ; (9)   ; --    ; --     ; --                     ; --                       ;
; DDR3_CAS_n        ; Output   ; --   ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; DDR3_CKE          ; Output   ; --   ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; DDR3_CS_n         ; Output   ; --   ; --   ; --   ; --   ; (12)  ; --    ; --     ; --                     ; --                       ;
; DDR3_WE_n         ; Output   ; --   ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; DDR3_RESET_n      ; Output   ; --   ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DDR3_DQ[0]        ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (2)   ; (2)   ; --     ; --                     ; --                       ;
; DDR3_DQ[1]        ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (1)   ; (1)   ; --     ; --                     ; --                       ;
; DDR3_DQ[2]        ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DDR3_DQ[3]        ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DDR3_DQ[4]        ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (2)   ; (2)   ; --     ; --                     ; --                       ;
; DDR3_DQ[5]        ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (2)   ; (2)   ; --     ; --                     ; --                       ;
; DDR3_DQ[6]        ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DDR3_DQ[7]        ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DDR3_DQ[8]        ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (2)   ; (2)   ; --     ; --                     ; --                       ;
; DDR3_DQ[9]        ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (2)   ; (2)   ; --     ; --                     ; --                       ;
; DDR3_DQ[10]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DDR3_DQ[11]       ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DDR3_DQ[12]       ; Bidir    ; (1)  ; (0)  ; --   ; --   ; (1)   ; (1)   ; --     ; --                     ; --                       ;
; DDR3_DQ[13]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (1)   ; (1)   ; --     ; --                     ; --                       ;
; DDR3_DQ[14]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DDR3_DQ[15]       ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)   ; (0)   ; --     ; --                     ; --                       ;
; DDR3_DQS_n[0]     ; Bidir    ; --   ; --   ; --   ; (8)  ; (3)   ; (3)   ; --     ; (0)                    ; (0)                      ;
; DDR3_DQS_n[1]     ; Bidir    ; --   ; --   ; --   ; (8)  ; (3)   ; (3)   ; --     ; (0)                    ; (0)                      ;
; DDR3_DQS_p[0]     ; Bidir    ; --   ; --   ; --   ; (8)  ; (3)   ; (3)   ; --     ; (0)                    ; (0)                      ;
; DDR3_DQS_p[1]     ; Bidir    ; --   ; --   ; --   ; (8)  ; (3)   ; (3)   ; --     ; (0)                    ; (0)                      ;
; DDR3_RZQ          ; Input    ; --   ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; OSC_TCXO_20M_FPGA ; Input    ; --   ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+-------------------+----------+------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                            ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; DDR3_DQS_n[0]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; DDR3_DQS_n[1]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; DDR3_DQS_p[0]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; DDR3_DQS_p[1]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; OSC_TCXO_20M_FPGA                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - altclkctrl:ALTCLKCTRL_0|altclkctrl_07c:auto_generated|sd1                                                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Location                   ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; OSC_TCXO_20M_FPGA                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; PIN_C21                    ; 156     ; Clock                                              ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; JTAG_X0_Y2_N3              ; 666     ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; JTAG_X0_Y2_N3              ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                            ; FF_X39_Y12_N14             ; 538     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y8_N30         ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X39_Y16_N29             ; 131     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X42_Y16_N53             ; 1861    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic|count[8]~0                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X2_Y9_N48          ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X3_Y9_N57         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic|wdata[0]~0                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X1_Y9_N39          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic|wdata[7]~1                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X1_Y9_N36          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|fifo_rd~1                                                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y15_N24       ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X35_Y17_N32             ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|ien_AE~0                                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X34_Y15_N45       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_r:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                                                                           ; MLABCELL_X28_Y13_N21       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                                                                           ; LABCELL_X30_Y13_N24        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|rd_wfifo                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y13_N33        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X34_Y15_N11             ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|woverflow~0                                                                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X34_Y15_N54       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y13_N0         ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|afi_mux_ddr3_ddrx:m0|afi_addr_r[5]~0                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X50_Y14_N27        ; 14      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|afi_mux_ddr3_ddrx:m0|afi_rdata_valid[0]~0                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X61_Y5_N30         ; 11      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_ddrx_mm_st_converter:a0|int_ready~0                                                                                                                                                                                                                                                                                                                               ; LABCELL_X55_Y13_N18        ; 18      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|combi_addr[10]~0                                                                           ; LABCELL_X51_Y15_N15        ; 9       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|int_queue_full~1                                                                                                                                                                    ; LABCELL_X56_Y13_N30        ; 29      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|Mux4~0                                                                                                                                                                        ; LABCELL_X64_Y15_N54        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_tfaw_cmd_cnt~1                                                                                                                                                            ; LABCELL_X63_Y16_N36        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|always145~0                                                                                                                                                                   ; LABCELL_X64_Y15_N33        ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|fifo_put~0                                                                                                   ; LABCELL_X60_Y8_N33         ; 16      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|_~5                ; LABCELL_X60_Y8_N54         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|_~6                ; LABCELL_X61_Y8_N0          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|pulse_ram_output~2 ; LABCELL_X60_Y8_N48         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|fifo_put                                                                                                                                    ; LABCELL_X57_Y7_N54         ; 16      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|_~5                                               ; LABCELL_X61_Y9_N54         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|_~6                                               ; LABCELL_X57_Y7_N24         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|pulse_ram_output~2                                ; LABCELL_X62_Y9_N24         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[10][0]~57                                                                                              ; MLABCELL_X65_Y10_N57       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[11][0]~62                                                                                              ; MLABCELL_X65_Y10_N9        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[12][3]~67                                                                                              ; LABCELL_X64_Y10_N6         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[13][0]~72                                                                                              ; MLABCELL_X65_Y11_N51       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[14][0]~77                                                                                              ; MLABCELL_X65_Y11_N54       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[15][3]~81                                                                                              ; LABCELL_X63_Y11_N0         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][2]~2                                                                                                ; LABCELL_X67_Y9_N48         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[2][2]~9                                                                                                ; LABCELL_X67_Y9_N6          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[3][2]~18                                                                                               ; LABCELL_X68_Y9_N27         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[4][2]~24                                                                                               ; LABCELL_X66_Y11_N54        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[5][0]~30                                                                                               ; LABCELL_X66_Y11_N27        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[6][0]~36                                                                                               ; LABCELL_X64_Y10_N18        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[7][3]~42                                                                                               ; LABCELL_X64_Y10_N27        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[8][0]~47                                                                                               ; LABCELL_X63_Y10_N18        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[9][2]~52                                                                                               ; LABCELL_X63_Y10_N54        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[1]~4                                                                                            ; LABCELL_X63_Y9_N0          ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[0][1]~3                                                                                                      ; MLABCELL_X65_Y7_N18        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[10][3]~53                                                                                                    ; LABCELL_X62_Y8_N0          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[11][0]~58                                                                                                    ; LABCELL_X63_Y8_N27         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[12][3]~63                                                                                                    ; LABCELL_X63_Y8_N24         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[13][0]~68                                                                                                    ; MLABCELL_X65_Y8_N54        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[14][1]~74                                                                                                    ; MLABCELL_X65_Y8_N57        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[15][3]~77                                                                                                    ; LABCELL_X62_Y8_N42         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[1][1]~9                                                                                                      ; LABCELL_X63_Y7_N3          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[2][0]~13                                                                                                     ; LABCELL_X63_Y7_N0          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[3][2]~18                                                                                                     ; LABCELL_X62_Y7_N33         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[4][3]~23                                                                                                     ; LABCELL_X62_Y7_N6          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[5][3]~28                                                                                                     ; LABCELL_X61_Y7_N0          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[6][0]~33                                                                                                     ; LABCELL_X61_Y7_N3          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[7][2]~38                                                                                                     ; LABCELL_X64_Y7_N0          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[8][0]~43                                                                                                     ; LABCELL_X64_Y7_N21         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[9][0]~48                                                                                                     ; LABCELL_X64_Y7_N3          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|cmd_counter[4]~0                                                                                                                                                              ; LABCELL_X61_Y9_N48         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[3]~2                                                                                                                                   ; LABCELL_X50_Y19_N42        ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|int_enter_power_saving_ready~0                                                                                                                                                    ; MLABCELL_X52_Y19_N24       ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[7]~0                                                                                                                              ; MLABCELL_X52_Y20_N24       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|rfsh_ack~0                                                                                                                                                                        ; MLABCELL_X52_Y19_N27       ; 26      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][4]~19                                                                                                                                                                          ; LABCELL_X56_Y19_N42        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][3]~37                                                                                                                                                                          ; LABCELL_X64_Y17_N9         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][4]~28                                                                                                                                                                          ; LABCELL_X64_Y20_N54        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][4]~5                                                                                                                                                                           ; LABCELL_X63_Y18_N6         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[0]~2                                                                                                                                                                               ; MLABCELL_X59_Y17_N9        ; 78      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[1]~3                                                                                                                                                                               ; MLABCELL_X59_Y15_N24       ; 72      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[2]~5                                                                                                                                                                               ; MLABCELL_X59_Y15_N0        ; 74      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[3]~1                                                                                                                                                                               ; MLABCELL_X59_Y15_N21       ; 75      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[2]~0                                                                                                     ; LABCELL_X56_Y14_N3         ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[2]~1                                                                                                     ; LABCELL_X56_Y14_N30        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~1                                                                                                               ; LABCELL_X62_Y14_N0         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~11                                                                                                              ; LABCELL_X60_Y11_N54        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~13                                                                                                              ; MLABCELL_X59_Y11_N54       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~14                                                                                                              ; MLABCELL_X59_Y14_N33       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~15                                                                                                              ; LABCELL_X60_Y14_N18        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~17                                                                                                              ; LABCELL_X60_Y11_N57        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~18                                                                                                              ; MLABCELL_X59_Y11_N57       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~2                                                                                                               ; LABCELL_X60_Y14_N6         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~20                                                                                                              ; LABCELL_X57_Y11_N30        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~21                                                                                                              ; LABCELL_X55_Y13_N3         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~3                                                                                                               ; LABCELL_X62_Y14_N57        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~4                                                                                                               ; LABCELL_X60_Y14_N24        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~5                                                                                                               ; LABCELL_X56_Y12_N51        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~7                                                                                                               ; MLABCELL_X59_Y14_N36       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~8                                                                                                               ; MLABCELL_X59_Y14_N3        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~9                                                                                                               ; LABCELL_X57_Y14_N45        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[0][1]~1                                                                         ; LABCELL_X56_Y14_N33        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[10][2]~29                                                                       ; LABCELL_X57_Y16_N45        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[11][0]~31                                                                       ; LABCELL_X56_Y16_N57        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[12][0]~33                                                                       ; LABCELL_X53_Y14_N48        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[13][0]~35                                                                       ; MLABCELL_X52_Y14_N39       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[14][0]~37                                                                       ; LABCELL_X55_Y14_N54        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[15][2]~38                                                                       ; LABCELL_X53_Y14_N0         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[1][0]~4                                                                         ; LABCELL_X56_Y15_N27        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[2][2]~7                                                                         ; LABCELL_X56_Y15_N57        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[3][2]~10                                                                        ; LABCELL_X56_Y15_N3         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[4][2]~13                                                                        ; LABCELL_X56_Y16_N21        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[5][1]~16                                                                        ; LABCELL_X55_Y16_N3         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[6][0]~19                                                                        ; LABCELL_X55_Y15_N27        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[7][2]~22                                                                        ; LABCELL_X55_Y15_N45        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[8][0]~25                                                                        ; LABCELL_X53_Y16_N36        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[9][2]~27                                                                        ; LABCELL_X53_Y16_N3         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always11~0                                                                                                             ; LABCELL_X53_Y11_N45        ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always13~0                                                                                                             ; LABCELL_X51_Y11_N42        ; 17      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always15~0                                                                                                             ; LABCELL_X53_Y11_N6         ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always17~0                                                                                                             ; LABCELL_X56_Y12_N42        ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always19~0                                                                                                             ; LABCELL_X60_Y11_N30        ; 17      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always21~0                                                                                                             ; LABCELL_X61_Y10_N54        ; 17      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always23~0                                                                                                             ; LABCELL_X57_Y10_N24        ; 17      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always25~0                                                                                                             ; MLABCELL_X59_Y10_N0        ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always27~0                                                                                                             ; LABCELL_X51_Y9_N42         ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always29~0                                                                                                             ; LABCELL_X55_Y9_N54         ; 17      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always31~0                                                                                                             ; LABCELL_X53_Y9_N18         ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always33~0                                                                                                             ; LABCELL_X53_Y8_N48         ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always3~0                                                                                                              ; MLABCELL_X52_Y10_N48       ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always5~0                                                                                                              ; MLABCELL_X52_Y10_N51       ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always7~0                                                                                                              ; LABCELL_X53_Y12_N3         ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always9~0                                                                                                              ; LABCELL_X50_Y10_N54        ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|buffer_valid_counter[5]~0                                                                                              ; LABCELL_X53_Y13_N6         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[10][3]~7                                                                                          ; LABCELL_X57_Y11_N3         ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[12][1]~4                                                                                          ; LABCELL_X51_Y9_N3          ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[14][3]~5                                                                                          ; LABCELL_X53_Y9_N24         ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[15][0]~6                                                                                          ; MLABCELL_X52_Y9_N54        ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][1]~0                                                                                           ; LABCELL_X53_Y10_N27        ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][5]~1                                                                                           ; LABCELL_X53_Y12_N54        ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][5]~2                                                                                           ; LABCELL_X56_Y11_N3         ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][1]~3                                                                                           ; LABCELL_X56_Y12_N33        ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[0][2]~0                                                                                        ; LABCELL_X57_Y8_N45         ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[11][2]~5                                                                                       ; LABCELL_X60_Y11_N27        ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[13][0]~4                                                                                       ; LABCELL_X55_Y9_N57         ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[4][0]~1                                                                                        ; LABCELL_X53_Y11_N3         ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[5][2]~2                                                                                        ; LABCELL_X51_Y12_N9         ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[6][1]~3                                                                                        ; LABCELL_X56_Y11_N12        ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[8][0]~6                                                                                        ; MLABCELL_X59_Y11_N45       ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[9][0]~7                                                                                        ; LABCELL_X61_Y10_N3         ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[10][1]~53                                                                                                                ; LABCELL_X66_Y13_N51        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[11][1]~58                                                                                                                ; LABCELL_X64_Y11_N21        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[12][0]~63                                                                                                                ; LABCELL_X64_Y11_N27        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[13][3]~68                                                                                                                ; LABCELL_X62_Y10_N21        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[14][3]~73                                                                                                                ; LABCELL_X62_Y13_N45        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[15][3]~77                                                                                                                ; LABCELL_X62_Y13_N18        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][3]~2                                                                                                                  ; LABCELL_X64_Y13_N54        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[2][3]~8                                                                                                                  ; LABCELL_X64_Y13_N0         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[3][2]~14                                                                                                                 ; LABCELL_X63_Y14_N33        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[4][2]~20                                                                                                                 ; LABCELL_X63_Y14_N0         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[5][2]~26                                                                                                                 ; MLABCELL_X65_Y14_N48       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[6][0]~32                                                                                                                 ; MLABCELL_X65_Y14_N27       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[7][0]~38                                                                                                                 ; MLABCELL_X65_Y13_N21       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[8][0]~43                                                                                                                 ; MLABCELL_X65_Y13_N57       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[9][2]~48                                                                                                                 ; LABCELL_X66_Y13_N3         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_vector[6]~7                                                                                                              ; LABCELL_X62_Y13_N27        ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][1]~2                                                                                                                        ; MLABCELL_X59_Y12_N3        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[10][3]~52                                                                                                                      ; LABCELL_X67_Y12_N0         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[11][3]~57                                                                                                                      ; LABCELL_X61_Y12_N0         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[12][3]~62                                                                                                                      ; LABCELL_X61_Y12_N54        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[13][3]~67                                                                                                                      ; LABCELL_X61_Y13_N51        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[14][1]~72                                                                                                                      ; LABCELL_X62_Y12_N51        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[15][3]~76                                                                                                                      ; LABCELL_X62_Y12_N6         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[1][3]~7                                                                                                                        ; MLABCELL_X65_Y12_N3        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[2][3]~12                                                                                                                       ; LABCELL_X64_Y12_N33        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[3][3]~17                                                                                                                       ; LABCELL_X61_Y12_N36        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[4][3]~22                                                                                                                       ; LABCELL_X63_Y12_N51        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[5][3]~27                                                                                                                       ; LABCELL_X62_Y16_N57        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[6][0]~32                                                                                                                       ; LABCELL_X63_Y12_N15        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[7][0]~38                                                                                                                       ; LABCELL_X64_Y12_N0         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[8][0]~43                                                                                                                       ; LABCELL_X66_Y12_N24        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[9][3]~47                                                                                                                       ; MLABCELL_X65_Y12_N48       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]~2                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y17_N3         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]~1                                                                                                                                                                                                                                                                                    ; LABCELL_X71_Y17_N33        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]~6                                                                                                                                                                                                                                                                                    ; LABCELL_X71_Y17_N6         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                                                                       ; LABCELL_X70_Y19_N42        ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]~1                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y16_N33        ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X70_Y18_N6         ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~0                                                                                                                                                                                                                                                                               ; LABCELL_X71_Y16_N51        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]~5                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y18_N48        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~1                                                                                                                                                                                                                                                                                      ; LABCELL_X71_Y16_N54        ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                                                                 ; FF_X71_Y18_N47             ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                                                                 ; FF_X71_Y18_N26             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                                                            ; FF_X70_Y16_N5              ; 38      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                                                                                                ; FF_X70_Y16_N47             ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]~1                                                                                                                                                                                                                                                                       ; MLABCELL_X72_Y17_N3        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~3                                                                                                                                                                                                                                                                                 ; LABCELL_X74_Y16_N33        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~1                                                                                                                                                                                                                                                                                 ; LABCELL_X73_Y17_N42        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X71_Y17_N51        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X73_Y17_N51        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                                                                   ; LABCELL_X73_Y17_N30        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X72_Y15_N51       ; 9       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X70_Y19_N24        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X70_Y19_N18        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                                                ; FF_X8_Y2_N26               ; 20      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                                                                              ; MLABCELL_X8_Y2_N33         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                                                                   ; MLABCELL_X8_Y2_N9          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                                                                     ; LABCELL_X12_Y2_N0          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                                                                      ; MLABCELL_X34_Y11_N24       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                                                               ; MLABCELL_X3_Y3_N33         ; 25      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal21~0                                                                                                                                                                                               ; LABCELL_X4_Y2_N12          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                                                                    ; LABCELL_X16_Y2_N27         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                                                        ; FF_X10_Y1_N34              ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[1]~1                                                                                                                                                                                 ; MLABCELL_X8_Y3_N6          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                                                                    ; MLABCELL_X8_Y3_N9          ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                                                                     ; FF_X4_Y2_N16               ; 8       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~2                                                                                                                                                                                         ; LABCELL_X10_Y3_N15         ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~8                                                                                                                                                                                        ; LABCELL_X10_Y2_N6          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                                                                           ; LABCELL_X4_Y2_N18          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                                                                            ; LABCELL_X4_Y2_N51          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]~0                                                                                                                                                                                          ; LABCELL_X7_Y5_N48          ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                                                                                              ; LABCELL_X7_Y5_N12          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                                                                             ; LABCELL_X9_Y2_N45          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                                                             ; MLABCELL_X3_Y3_N36         ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                                                                                 ; FF_X4_Y2_N11               ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                                                                 ; LABCELL_X7_Y5_N0           ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                                                                 ; LABCELL_X7_Y5_N9           ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                                                                              ; MLABCELL_X6_Y5_N30         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|resetrequest~0                                                                                                                                                                                          ; LABCELL_X4_Y2_N9           ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~0                                                                                                                                                                                        ; LABCELL_X1_Y3_N39          ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~0                                                                                                                                                                           ; LABCELL_X9_Y2_N57          ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]~13                                                                                                                                                                         ; LABCELL_X2_Y4_N12          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]~11                                                                                                                                                                          ; LABCELL_X2_Y4_N54          ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                                                                               ; LABCELL_X9_Y1_N21          ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~3                                                                                                                                                               ; LABCELL_X9_Y1_N0           ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                                                                             ; LABCELL_X9_Y1_N51          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                                                                                  ; MLABCELL_X3_Y3_N21         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid~0                                                                                                                                                                                      ; LABCELL_X9_Y1_N57          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                                                 ; FF_X6_Y2_N2                ; 43      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X12_Y2_N27         ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                                                                              ; FF_X70_Y17_N59             ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|sent_eop~1                                                                                                                                                                                                                                                                                                                ; LABCELL_X70_Y17_N51        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|sent_sop~1                                                                                                                                                                                                                                                                                                                ; LABCELL_X70_Y17_N21        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                       ; FF_X13_Y3_N2               ; 242     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_acv_ldc:clock_gen[0].acv_ck_ldc|adc_clk_cps                                                                                                      ; CLKPHASESELECT_X34_Y0_N4   ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0]                                                                     ; PSEUDODIFFOUT_X36_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]                                                                      ; PSEUDODIFFOUT_X36_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                                                   ; PSEUDODIFFOUT_X52_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                                               ; PSEUDODIFFOUT_X52_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                                          ; CLKPHASESELECT_X50_Y0_N5   ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                         ; CLKPHASESELECT_X50_Y0_N1   ; 12      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                                                 ; DELAYCHAIN_X50_Y0_N19      ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                                              ; CLKPHASESELECT_X50_Y0_N6   ; 40      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                                   ; DELAYCHAIN_X50_Y0_N64      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                                   ; DELAYCHAIN_X50_Y0_N47      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                                   ; DELAYCHAIN_X50_Y0_N81      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                                   ; DELAYCHAIN_X52_Y0_N58      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                                   ; DELAYCHAIN_X54_Y0_N24      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                                   ; DELAYCHAIN_X54_Y0_N7       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                                   ; DELAYCHAIN_X54_Y0_N41      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                                   ; DELAYCHAIN_X56_Y0_N58      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                                                   ; PSEUDODIFFOUT_X60_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                                               ; PSEUDODIFFOUT_X60_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                                          ; CLKPHASESELECT_X58_Y0_N5   ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                         ; CLKPHASESELECT_X58_Y0_N1   ; 12      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                                                 ; DELAYCHAIN_X58_Y0_N19      ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                                              ; CLKPHASESELECT_X58_Y0_N6   ; 40      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                                   ; DELAYCHAIN_X58_Y0_N64      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                                   ; DELAYCHAIN_X58_Y0_N47      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                                   ; DELAYCHAIN_X58_Y0_N81      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                                   ; DELAYCHAIN_X60_Y0_N58      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                                   ; DELAYCHAIN_X62_Y0_N24      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                                   ; DELAYCHAIN_X62_Y0_N7       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                                   ; DELAYCHAIN_X62_Y0_N41      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                                   ; DELAYCHAIN_X64_Y0_N58      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset:ureset|phy_reset_n                                                                                                                                                                                                                                                       ; LABCELL_X11_Y3_N54         ; 79      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset:ureset|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync:ureset_addr_cmd_clk|reset_reg[14]                                                                                                                                                                                ; FF_X11_Y3_N14              ; 24      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset:ureset|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync:ureset_afi_clk|reset_reg[15]                                                                                                                                                                                     ; FF_X47_Y7_N29              ; 25      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset:ureset|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync:ureset_afi_clk|reset_reg[17]                                                                                                                                                                                     ; FF_X47_Y7_N26              ; 107     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset:ureset|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk|reset_reg[1]                                                                                                                                                                                      ; FF_X19_Y3_N26              ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset:ureset|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync:ureset_ctl_reset_clk|reset_reg[15]                                                                                                                                                                               ; FF_X62_Y5_N26              ; 2040    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset:ureset|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync:ureset_scc_clk|reset_reg[14]                                                                                                                                                                                     ; FF_X62_Y5_N23              ; 173     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset:ureset|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync:ureset_seq_clk|reset_reg[14]                                                                                                                                                                                     ; FF_X43_Y8_N38              ; 14      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll2_phy~PLL_LVDS_OUTPUT_O_LOADEN                                                                                                                                                                                                                                                                                                                                     ; PLLLVDSOUTPUT_X0_Y2_N2     ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll2_phy~PLL_LVDS_OUTPUT_O_LVDSCLK                                                                                                                                                                                                                                                                                                                                    ; PLLLVDSOUTPUT_X0_Y2_N2     ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll3~PLL_DLL_OUTPUT_O_CLKOUT                                                                                                                                                                                                                                                                                                                                          ; PLLDLLOUTPUT_X0_Y7_N2      ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll3~PLL_LVDS_OUTPUT_O_LOADEN                                                                                                                                                                                                                                                                                                                                         ; PLLLVDSOUTPUT_X0_Y1_N2     ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_addr_cmd_clk                                                                                                                                                                                                                                                                                                                                                      ; PLLOUTPUTCOUNTER_X0_Y6_N1  ; 118     ; Clock                                              ; yes    ; Regional Clock       ; RCLK21           ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_addr_cmd_clk                                                                                                                                                                                                                                                                                                                                                      ; PLLOUTPUTCOUNTER_X0_Y6_N1  ; 56      ; Clock                                              ; yes    ; Regional Clock       ; RCLK33           ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_afi_clk                                                                                                                                                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y4_N1  ; 3323    ; Clock                                              ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_avl_clk                                                                                                                                                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y0_N1  ; 1067    ; Clock                                              ; yes    ; Regional Clock       ; RCLK25           ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_avl_clk                                                                                                                                                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y0_N1  ; 55      ; Clock                                              ; yes    ; Regional Clock       ; RCLK31           ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_config_clk                                                                                                                                                                                                                                                                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y7_N1  ; 220     ; Clock                                              ; yes    ; Regional Clock       ; RCLK24           ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_config_clk                                                                                                                                                                                                                                                                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y7_N1  ; 14      ; Clock                                              ; yes    ; Regional Clock       ; RCLK36           ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_locked                                                                                                                                                                                                                                                                                                                                                            ; FRACTIONALPLL_X0_Y1_N0     ; 2       ; Async. load                                        ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_waitrequest~1                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X72_Y10_N48       ; 61      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|use_reg                                                                                                                                                                                                                                                                                                                                ; FF_X71_Y10_N35             ; 59      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|wait_rise                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X72_Y10_N42       ; 55      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[4]                                                                                                                                                                                                                                                                                                            ; FF_X78_Y11_N2              ; 51      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_alu_result~1                                                                                                                                                                                                                                                                                                     ; LABCELL_X83_Y11_N48        ; 64      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_new_inst                                                                                                                                                                                                                                                                                                         ; FF_X83_Y15_N47             ; 68      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[22]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X80_Y13_N39        ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_valid                                                                                                                                                                                                                                                                                                            ; FF_X80_Y12_N2              ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|Equal0~0                                                                                                                                                                                                                                                                                                           ; LABCELL_X83_Y11_N3         ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[12]~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X82_Y13_N57       ; 15      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc_sel_nxt.10~0                                                                                                                                                                                                                                                                                                  ; MLABCELL_X82_Y13_N36       ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_valid~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X81_Y12_N57        ; 46      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_hi~1                                                                                                                                                                                                                                                                                                        ; LABCELL_X83_Y14_N45        ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_lo~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X83_Y14_N39        ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_use_imm                                                                                                                                                                                                                                                                                                     ; FF_X80_Y12_N32             ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_rf_wren                                                                                                                                                                                                                                                                                                          ; LABCELL_X74_Y7_N15         ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_valid                                                                                                                                                                                                                                                                                                            ; FF_X80_Y12_N44             ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_aligning_data                                                                                                                                                                                                                                                                                                ; FF_X79_Y10_N38             ; 31      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte0_data[3]~0                                                                                                                                                                                                                                                                                              ; LABCELL_X80_Y10_N0         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                              ; LABCELL_X83_Y11_N21        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_rshift8~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X80_Y10_N54        ; 33      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|wren~0                                                                                                                                                                                                                                                                                                          ; MLABCELL_X72_Y9_N45        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_early_rst                                                                                                                                                                                                                                                                                                                     ; FF_X73_Y6_N13              ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                                                                                                                                      ; FF_X73_Y6_N53              ; 786     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                 ; LABCELL_X73_Y9_N54         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                      ; LABCELL_X71_Y10_N21        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|m0_write                                                                                                                                                                                                                            ; LABCELL_X73_Y10_N21        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_agent|m0_read~0                                                                                                                                                                                                                             ; MLABCELL_X72_Y8_N27        ; 36      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|save_dest_id~0                                                                                                                                                                                                                              ; LABCELL_X71_Y9_N0          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[30]~1                                                                                                                                                                                                                                                                             ; LABCELL_X67_Y5_N3          ; 31      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|afi_rdata_valid_r                                                                                                                                                                                                                                                   ; FF_X62_Y9_N41              ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|cmd_clear_read_datapath                                                                                                                                                                                                                                             ; LABCELL_X67_Y5_N54         ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|cmd_set_cs_mask                                                                                                                                                                                                                                                     ; LABCELL_X67_Y5_N36         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|group_mode~0                                                                                                                                                                                                                                                        ; LABCELL_X64_Y4_N39         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_hm02:auto_generated|decode_5ka:wr_decode|eq_node[0]~1                                                                                                                         ; LABCELL_X67_Y5_N21         ; 29      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_hm02:auto_generated|decode_5ka:wr_decode|eq_node[1]~0                                                                                                                         ; LABCELL_X67_Y5_N24         ; 29      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_gtu1:auto_generated|mux_2gb:rd_mux|l2_w18_n0_mux_dataout~0                                                                                                                ; LABCELL_X60_Y2_N24         ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|always0~0                                                                                                                                                                                                                          ; LABCELL_X62_Y6_N42         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|always1~0                                                                                                                                                                                                                          ; LABCELL_X67_Y7_N57         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|always2~0                                                                                                                                                                                                                          ; LABCELL_X62_Y3_N36         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|always3~0                                                                                                                                                                                                                          ; LABCELL_X63_Y5_N57         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][1]~1                                                                                                                                                                                                                       ; LABCELL_X62_Y6_N36         ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[1][0]~10                                                                                                                                                                                                                      ; LABCELL_X66_Y7_N54         ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][0]~19                                                                                                                                                                                                                      ; LABCELL_X63_Y3_N36         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][0]~28                                                                                                                                                                                                                      ; LABCELL_X62_Y5_N57         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[0][6]~0                                                                                                                                                                                                              ; LABCELL_X64_Y3_N27         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[1][6]~1                                                                                                                                                                                                              ; LABCELL_X66_Y3_N33         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[2][6]~2                                                                                                                                                                                                              ; LABCELL_X66_Y3_N18         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[3][6]~3                                                                                                                                                                                                              ; LABCELL_X66_Y3_N3          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|dm_lfsr_step                                                                                                                                                                                                               ; LABCELL_X64_Y2_N3          ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|do_lfsr_step                                                                                                                                                                                                               ; LABCELL_X62_Y2_N48         ; 45      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[1]~1                                                                                                                                                                                                          ; LABCELL_X53_Y1_N42         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[1]~1                                                                                                                                                                                                          ; LABCELL_X53_Y1_N3          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[0]~2                                                                                                                                             ; LABCELL_X64_Y2_N54         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[0]~1                                                                                                                                                                                      ; LABCELL_X56_Y2_N21         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n                                                                                                                                                                                                                                                     ; LABCELL_X62_Y5_N48         ; 300     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|write_DM_lfsr_step                                                                                                                                                                                                                                                  ; LABCELL_X56_Y2_N3          ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|write_DO_lfsr_step                                                                                                                                                                                                                                                  ; LABCELL_X60_Y2_N42         ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_data_mgr:sequencer_data_mgr_inst|avl_readdata_r[0]~1                                                                                                                                                                                                                                                                                                            ; MLABCELL_X78_Y8_N24        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|Selector3~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X70_Y6_N45         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|Selector7~0                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X72_Y7_N42        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_readdata_r[4]~2                                                                                                                                                                                                                                                                                                              ; LABCELL_X71_Y7_N27         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_cal_success                                                                                                                                                                                                                                                                                                                  ; FF_X56_Y13_N11             ; 23      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_cal_success~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X70_Y6_N36         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_mux_sel                                                                                                                                                                                                                                                                                                                      ; FF_X70_Y6_N20              ; 128     ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_increment_vfifo_fr_pre_combined[0]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X70_Y6_N9          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[0][0]~3                                                                                                                                                                                                                                                                                                                    ; LABCELL_X70_Y6_N48         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[1][0]~5                                                                                                                                                                                                                                                                                                                    ; LABCELL_X70_Y6_N30         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[2][0]~4                                                                                                                                                                                                                                                                                                                    ; LABCELL_X70_Y6_N33         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[3][1]~1                                                                                                                                                                                                                                                                                                                    ; LABCELL_X70_Y6_N3          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|state_avl_curr.STATE_AVL_IDLE                                                                                                                                                                                                                                                                                                    ; FF_X72_Y7_N53              ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Equal15~2                                                                                                                                                                                                                                                                                                                        ; LABCELL_X70_Y3_N3          ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always2~1                                                                                                                                                                                                                                                                                                                        ; LABCELL_X77_Y7_N6          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always5~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X75_Y7_N36         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always8~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X73_Y2_N36         ; 29      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dq_ena[5]~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X68_Y3_N3          ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr[28]~0                                                                                                                                                                                                                                                                                                           ; MLABCELL_X72_Y1_N42        ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p[0][12]~7                                                                                                                                                                                                                                                                                                      ; LABCELL_X73_Y3_N0          ; 24      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p~2                                                                                                                                                                                                                                                                                                             ; LABCELL_X73_Y3_N30         ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_io_cfg_next[20]~4                                                                                                                                                                                                                                                                                                            ; LABCELL_X73_Y3_N33         ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_LOAD                                                                                                                                                                                                                                                                                                    ; FF_X73_Y1_N32              ; 29      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode|eq_node[0]~1                                                                                                                                                                                       ; LABCELL_X77_Y7_N51         ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode|eq_node[1]~0                                                                                                                                                                                       ; LABCELL_X77_Y7_N57         ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X34_Y15_N51       ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y11_N15        ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X43_Y9_N15         ; 10      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X42_Y12_N54        ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always10~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X45_Y11_N45        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always11~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X43_Y13_N3         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always12~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X45_Y16_N54        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always13~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X46_Y16_N48        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always14~0                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X47_Y13_N45       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always15~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X43_Y14_N3         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always16~0                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X47_Y14_N36       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always17~0                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X47_Y13_N6        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always18~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X43_Y12_N3         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always19~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X42_Y16_N36        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X39_Y12_N36       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always20~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X48_Y17_N27        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always21~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X46_Y17_N33        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always22~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X46_Y17_N36        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always23~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X48_Y15_N45        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always24~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X43_Y15_N57        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always25~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X43_Y15_N3         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always26~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X40_Y15_N0         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always27~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X40_Y15_N54        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always28~0                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X47_Y15_N54       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always29~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X46_Y14_N21        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X39_Y11_N0        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always30~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X45_Y13_N27        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always31~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X43_Y13_N57        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X43_Y11_N57        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X46_Y12_N57        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X43_Y13_N9         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X43_Y10_N21        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X45_Y10_N57        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always8~0                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X46_Y10_N54        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|always9~0                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X46_Y11_N54        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[10]                                                                                                                                                                                                                                                                                                                                             ; FF_X50_Y13_N32             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[11]                                                                                                                                                                                                                                                                                                                                             ; FF_X50_Y13_N2              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[12]                                                                                                                                                                                                                                                                                                                                             ; FF_X50_Y13_N20             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[13]                                                                                                                                                                                                                                                                                                                                             ; FF_X50_Y13_N23             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[14]                                                                                                                                                                                                                                                                                                                                             ; FF_X50_Y13_N47             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[15]                                                                                                                                                                                                                                                                                                                                             ; FF_X50_Y13_N50             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[16]                                                                                                                                                                                                                                                                                                                                             ; FF_X50_Y13_N8              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[17]                                                                                                                                                                                                                                                                                                                                             ; FF_X50_Y13_N11             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[18]                                                                                                                                                                                                                                                                                                                                             ; FF_X50_Y13_N14             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[19]                                                                                                                                                                                                                                                                                                                                             ; FF_X50_Y13_N17             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                              ; FF_X47_Y13_N11             ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y13_N51        ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[20]                                                                                                                                                                                                                                                                                                                                             ; FF_X50_Y13_N38             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[21]                                                                                                                                                                                                                                                                                                                                             ; FF_X50_Y13_N41             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[22]                                                                                                                                                                                                                                                                                                                                             ; FF_X47_Y13_N14             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[23]                                                                                                                                                                                                                                                                                                                                             ; FF_X47_Y13_N23             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[24]                                                                                                                                                                                                                                                                                                                                             ; FF_X47_Y13_N2              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[25]                                                                                                                                                                                                                                                                                                                                             ; FF_X47_Y13_N56             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[26]                                                                                                                                                                                                                                                                                                                                             ; FF_X47_Y13_N17             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[27]                                                                                                                                                                                                                                                                                                                                             ; FF_X47_Y13_N26             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[28]                                                                                                                                                                                                                                                                                                                                             ; FF_X47_Y13_N20             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[29]                                                                                                                                                                                                                                                                                                                                             ; FF_X47_Y13_N29             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                                                                                              ; FF_X47_Y13_N44             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[30]                                                                                                                                                                                                                                                                                                                                             ; FF_X47_Y13_N53             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[31]                                                                                                                                                                                                                                                                                                                                             ; FF_X47_Y13_N38             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                                                                              ; FF_X50_Y13_N53             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                                                                                              ; FF_X50_Y13_N44             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                                                                                                              ; FF_X50_Y13_N5              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                                                                                                              ; FF_X50_Y13_N56             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                                                                                              ; FF_X50_Y13_N59             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                                              ; FF_X50_Y13_N26             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|mem_used[9]                                                                                                                                                                                                                                                                                                                                              ; FF_X50_Y13_N29             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rsp_fifo|write~1                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X50_Y13_N33        ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y16_N15        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X42_Y18_N42        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X42_Y14_N33        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y11_N9        ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                                                                                                                                           ; LABCELL_X46_Y13_N3         ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X37_Y18_N6         ; 68      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter|pending_response_count[5]~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X37_Y18_N21        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter|save_dest_id~0                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X39_Y18_N30       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X25_Y17_N57       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:mem_if_ddr3_emif_0_avl_cmd_width_adapter|always10~0                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X46_Y13_N12        ; 41      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y16_N30        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_003:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X30_Y16_N6         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X42_Y18_N24        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|qsys_nios2_ddr3_mm_interconnect_0_cmd_mux_003:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X42_Y18_N48        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_dc_rd_addr_cnt[3]~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X35_Y19_N27        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_dc_rd_data_cnt[2]~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y20_N36        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_dc_rd_data_cnt[2]~1                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y20_N9         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_dc_wr_data_cnt[3]~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X37_Y20_N33        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                                                                                                ; FF_X31_Y21_N20             ; 25      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                                                                                                       ; FF_X39_Y25_N25             ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X24_Y21_N15        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                                                                                                               ; FF_X35_Y28_N26             ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                                                                                                               ; FF_X28_Y21_N44             ; 933     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_pipe_flush_waddr[21]~0                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X23_Y21_N36        ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X33_Y19_N27        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X24_Y21_N57        ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|Add10~1                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y24_N45        ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X25_Y22_N6        ; 30      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                                                                                                    ; FF_X13_Y23_N50             ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X21_Y18_N33       ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X22_Y20_N59             ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_src1_hazard_E                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y24_N27       ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                                                                                               ; FF_X22_Y20_N26             ; 21      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[11]~2                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X18_Y25_N0         ; 12      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_st_data[23]~4                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X29_Y22_N6         ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|Equal313~0                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X21_Y24_N18       ; 35      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X24_Y22_N27        ; 201     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X24_Y23_N3         ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|M_br_cond_taken_history[7]~0                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X23_Y19_N3         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|M_ctrl_dc_index_nowb_inv                                                                                                                                                                                                                                                                                                                                                                  ; FF_X29_Y21_N17             ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|W_ienable_reg_irq0_nxt~0                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X24_Y19_N45        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|d_address_offset_field[0]~2                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X34_Y20_N0        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|d_writedata[7]~0                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X37_Y18_N27        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|dc_data_wr_port_en~0                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X29_Y21_N42        ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|dc_tag_wr_port_en                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y21_N30        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X37_Y20_N30        ; 7       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                                                                                        ; FF_X19_Y17_N13             ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_ap_offset[2]~0                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y17_N24       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y18_N45        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_fill_valid_bits_en~0                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X21_Y18_N27       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X25_Y18_N33       ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X21_Y18_N21       ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                                                                      ; FF_X25_Y18_N38             ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk|jxuir                                                                 ; FF_X9_Y9_N49               ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0                                                ; LABCELL_X9_Y9_N36          ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk|take_action_ocimem_a~2                                                ; LABCELL_X23_Y14_N9         ; 19      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk|take_action_ocimem_b                                                  ; MLABCELL_X15_Y14_N33       ; 35      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_sysclk|update_jdo_strobe                                                     ; FF_X9_Y9_N56               ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck|sr[12]~10                                                                   ; LABCELL_X9_Y9_N15          ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck|sr[12]~9                                                                    ; MLABCELL_X6_Y10_N0         ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck|sr[22]~20                                                                   ; LABCELL_X2_Y10_N36         ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck|sr[22]~21                                                                   ; LABCELL_X9_Y9_N33          ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_wrapper|qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_debug_slave_tck|sr[37]~15                                                                   ; MLABCELL_X6_Y10_N24        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                         ; LABCELL_X23_Y15_N54        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_avalon_reg:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_avalon_reg|take_action_ocireg~0                                                                                                                                                                    ; LABCELL_X23_Y15_N39        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_break:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_break|break_readreg[16]~0                                                                                                                                                                       ; LABCELL_X9_Y9_N21          ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_break:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci_break|break_readreg[16]~1                                                                                                                                                                       ; MLABCELL_X6_Y10_N39        ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem|MonDReg[28]~8                                                                                                                                                                                   ; LABCELL_X23_Y14_N51        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem|MonDReg[31]~2                                                                                                                                                                                   ; LABCELL_X23_Y14_N21        ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem|MonDReg[8]~3                                                                                                                                                                                    ; MLABCELL_X21_Y14_N12       ; 18      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                                                                ; LABCELL_X29_Y16_N33        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                                                                                  ; LABCELL_X23_Y14_N15        ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_hhf1:auto_generated|decode_8la:decode3|w_anode1074w[2]                                                                                                                                                                                                                                                                                                                            ; LABCELL_X45_Y17_N3         ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_hhf1:auto_generated|decode_8la:decode3|w_anode1087w[2]                                                                                                                                                                                                                                                                                                                            ; LABCELL_X45_Y17_N54        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_hhf1:auto_generated|decode_8la:decode3|w_anode1095w[2]                                                                                                                                                                                                                                                                                                                            ; LABCELL_X45_Y17_N27        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_hhf1:auto_generated|decode_8la:decode3|w_anode1103w[2]                                                                                                                                                                                                                                                                                                                            ; LABCELL_X45_Y17_N30        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; PLLOUTPUTCOUNTER_X0_Y74_N1 ; 2245    ; Clock                                              ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; reset_n                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X11_Y7_N14              ; 8       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                    ; FF_X1_Y4_N20               ; 93      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3                                                                                                                                                       ; LABCELL_X7_Y3_N3           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                            ; FF_X3_Y4_N11               ; 31      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                                                                                                            ; LABCELL_X1_Y3_N54          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8                                                                                                                                                            ; LABCELL_X4_Y4_N3           ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~13                                                                                                                                                           ; LABCELL_X4_Y4_N54          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~16                                                                                                                                                           ; LABCELL_X4_Y4_N0           ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                                                                                                                                                              ; FF_X6_Y4_N53               ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                                                                                                                                                              ; FF_X6_Y4_N20               ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1                                                                                                                                                              ; MLABCELL_X3_Y5_N48         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7                                                                                                                                                              ; MLABCELL_X3_Y5_N54         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1                                                                                                                                               ; LABCELL_X7_Y3_N12          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                                                                                                                                 ; LABCELL_X2_Y5_N24          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7                                                                                                                                                     ; MLABCELL_X3_Y5_N39         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~11                                                                                                                                                    ; LABCELL_X7_Y4_N3           ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~14                                                                                                                                                    ; MLABCELL_X3_Y5_N36         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]~2                                                                                                                                       ; LABCELL_X1_Y1_N33          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~0                                                                                                                                  ; LABCELL_X1_Y1_N42          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                         ; FF_X2_Y3_N14               ; 18      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                        ; FF_X2_Y5_N53               ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                         ; FF_X2_Y3_N56               ; 94      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                         ; FF_X1_Y4_N11               ; 128     ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0                                                                                                                                          ; LABCELL_X1_Y4_N57          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                  ; LABCELL_X2_Y3_N42          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                        ; FF_X3_Y2_N14               ; 144     ; Async. clear, Clock enable                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                                                                      ; LABCELL_X1_Y1_N3           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1                                                                                                                                                                                                                                                       ; LABCELL_X10_Y6_N36         ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0                                                                                                                                                                                                                                                       ; LABCELL_X10_Y6_N30         ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                                                                                                                                                        ; FF_X8_Y6_N4                ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                                                                                                                                     ; FF_X8_Y7_N25               ; 5       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X2_Y8_N27          ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y7_N48         ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X3_Y8_N0          ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X1_Y7_N45          ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                                                                                                                                                       ; FF_X4_Y5_N14               ; 123     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X4_Y5_N45          ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]~1                                                                                                                                                                                                                                                                                                                               ; LABCELL_X2_Y6_N0           ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]~1                                                                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y6_N27         ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X7_Y7_N9           ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X10_Y7_N24         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X10_Y6_N18         ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                                                                                                                                                       ; LABCELL_X1_Y6_N57          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                                                                                                                                                             ; LABCELL_X4_Y3_N33          ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_f7i:auto_generated|cout_actual                                                                                                                                                                                                  ; LABCELL_X4_Y5_N33          ; 3       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|cout_actual                                                                                                                                                                                                                 ; LABCELL_X1_Y6_N24          ; 6       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual                                                                                                                                                                                                                    ; LABCELL_X2_Y6_N54          ; 2       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                                                                                                                                                              ; LABCELL_X4_Y3_N24          ; 9       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                                                                                                                                                   ; LABCELL_X4_Y3_N30          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                                                                                                                                                                                                                          ; MLABCELL_X3_Y6_N42         ; 2       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                                                                                                                                                                                                       ; LABCELL_X1_Y6_N27          ; 7       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load                                                                                                                                                                                                                                                                          ; LABCELL_X1_Y6_N36          ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~5                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X4_Y8_N24          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~1                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X4_Y8_N27          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X1_Y5_N42          ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_gen~0                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X2_Y6_N21          ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]~0                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X2_Y6_N36          ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~0                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X3_Y8_N9          ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X4_Y7_N3           ; 42      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                   ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; altclkctrl:ALTCLKCTRL_0|altclkctrl_07c:auto_generated|outclk                                                                           ; CLKCTRL_G13                ; 156     ; Global Clock         ; GCLK13           ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_addr_cmd_clk ; PLLOUTPUTCOUNTER_X0_Y6_N1  ; 118     ; Regional Clock       ; RCLK21           ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_addr_cmd_clk ; PLLOUTPUTCOUNTER_X0_Y6_N1  ; 56      ; Regional Clock       ; RCLK33           ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_afi_clk      ; PLLOUTPUTCOUNTER_X0_Y4_N1  ; 3323    ; Global Clock         ; GCLK3            ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_avl_clk      ; PLLOUTPUTCOUNTER_X0_Y0_N1  ; 1067    ; Regional Clock       ; RCLK25           ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_avl_clk      ; PLLOUTPUTCOUNTER_X0_Y0_N1  ; 55      ; Regional Clock       ; RCLK31           ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_config_clk   ; PLLOUTPUTCOUNTER_X0_Y7_N1  ; 14      ; Regional Clock       ; RCLK36           ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_config_clk   ; PLLOUTPUTCOUNTER_X0_Y7_N1  ; 220     ; Regional Clock       ; RCLK24           ; --                        ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                  ; PLLOUTPUTCOUNTER_X0_Y74_N1 ; 2245    ; Global Clock         ; GCLK14           ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                          ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset:ureset|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync:ureset_ctl_reset_clk|reset_reg[15] ; 2040    ;
; qsys_nios2_ddr3:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                          ; 1862    ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_mem_stall                                                                                                                                                                                                 ; 933     ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                        ; 786     ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                  ; 666     ;
; qsys_nios2_ddr3:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                              ; 538     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                                     ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_r:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                                    ; M10K_X26_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|qsys_nios2_ddr3_jtag_uart_0_scfifo_w:the_qsys_nios2_ddr3_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_4291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                                    ; M10K_X26_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_rvr1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 65           ; 128          ; 65           ; yes                    ; no                      ; yes                    ; no                      ; 8320    ; 128                         ; 64                          ; 128                         ; 64                          ; 8192                ; 2           ; 0          ; None                                                    ; M10K_X58_Y1_N0, M10K_X58_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|altsyncram_ngn1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 11           ; 16           ; 11           ; yes                    ; no                      ; yes                    ; yes                     ; 176     ; 16                          ; 3                           ; 16                          ; 3                           ; 48                  ; 1           ; 0          ; None                                                    ; M10K_X58_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|altsyncram_3hn1:FIFOram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 45           ; 32           ; 45           ; yes                    ; no                      ; yes                    ; yes                     ; 1440    ; 32                          ; 7                           ; 32                          ; 7                           ; 224                 ; 1           ; 0          ; None                                                    ; M10K_X58_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 128     ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 1           ; 0          ; None                                                    ; M10K_X49_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 1024    ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1           ; 0          ; None                                                    ; M10K_X49_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 128     ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 1           ; 0          ; None                                                    ; M10K_X49_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 1024    ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1           ; 0          ; None                                                    ; M10K_X49_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 128     ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 1           ; 0          ; None                                                    ; M10K_X49_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 1024    ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1           ; 0          ; None                                                    ; M10K_X49_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_5pr1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 128     ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 1           ; 0          ; None                                                    ; M10K_X49_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_fsr1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 1024    ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1           ; 0          ; None                                                    ; M10K_X49_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                                    ; M10K_X69_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                                                    ; M10K_X76_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                                                    ; M10K_X76_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_tsl1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                             ; AUTO ; Single Port      ; Single Clock ; 5888         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 188416  ; 5888                        ; 32                          ; --                          ; --                          ; 188416              ; 32          ; 0          ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_sequencer_mem.hex ; M10K_X69_Y6_N0, M10K_X69_Y16_N0, M10K_X58_Y15_N0, M10K_X76_Y16_N0, M10K_X69_Y14_N0, M10K_X69_Y17_N0, M10K_X76_Y8_N0, M10K_X76_Y10_N0, M10K_X76_Y17_N0, M10K_X69_Y9_N0, M10K_X76_Y6_N0, M10K_X58_Y14_N0, M10K_X69_Y19_N0, M10K_X76_Y19_N0, M10K_X76_Y12_N0, M10K_X58_Y7_N0, M10K_X76_Y9_N0, M10K_X76_Y18_N0, M10K_X58_Y11_N0, M10K_X69_Y10_N0, M10K_X69_Y18_N0, M10K_X69_Y8_N0, M10K_X76_Y7_N0, M10K_X69_Y7_N0, M10K_X58_Y13_N0, M10K_X76_Y14_N0, M10K_X58_Y10_N0, M10K_X76_Y15_N0, M10K_X58_Y12_N0, M10K_X69_Y11_N0, M10K_X69_Y12_N0, M10K_X69_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_hm02:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                         ; MLAB ; Simple Dual Port ; Single Clock ; 40           ; 32           ; 40           ; 32           ; yes                    ; no                      ; no                     ; no                      ; 1280    ; 40                          ; 29                          ; 40                          ; 29                          ; 1160                ; 0           ; 58         ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_AC_ROM.hex        ; LAB_X59_Y5_N0, LAB_X59_Y6_N0, LAB_X59_Y7_N0, LAB_X65_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                      ;                 ;                 ;          ;                        ;                                             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_okr1:auto_generated|ALTDPRAM_INSTANCE                                                                                                             ; MLAB ; Simple Dual Port ; Single Clock ; 4            ; 32           ; 4            ; 32           ; yes                    ; no                      ; no                     ; no                      ; 128     ; 4                           ; 32                          ; 4                           ; 32                          ; 128                 ; 0           ; 32         ; None                                                    ; LAB_X65_Y5_N0, LAB_X65_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                      ;                 ;                 ;          ;                        ;                                             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_gtu1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                     ; MLAB ; Simple Dual Port ; No clocks.   ; 128          ; 20           ; 128          ; 20           ; yes                    ; no                      ; no                     ; no                      ; 2560    ; 128                         ; 20                          ; 128                         ; 20                          ; 2560                ; 0           ; 80         ; qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0_inst_ROM.hex      ; LAB_X59_Y4_N0, LAB_X65_Y4_N0, LAB_X59_Y2_N0, LAB_X59_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                      ;                 ;                 ;          ;                        ;                                             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component|altsyncram_8lr1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                    ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 9            ; 32           ; 9            ; yes                    ; no                      ; no                     ; no                      ; 288     ; 32                          ; 9                           ; 32                          ; 9                           ; 288                 ; 0           ; 9          ; None                                                    ; LAB_X59_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                      ;                 ;                 ;          ;                        ;                                             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                               ; MLAB ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 512     ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0           ; 32         ; None                                                    ; LAB_X72_Y12_N0, LAB_X72_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                      ;                 ;                 ;          ;                        ;                                             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                       ; MLAB ; Simple Dual Port ; Single Clock ; 64           ; 19           ; 64           ; 19           ; yes                    ; no                      ; no                     ; no                      ; 1216    ; 64                          ; 19                          ; 64                          ; 19                          ; 1216                ; 0           ; 38         ; None                                                    ; LAB_X82_Y6_N0, LAB_X78_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                      ;                 ;                 ;          ;                        ;                                             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_k3n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 64           ; 64           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 4096    ; 64                          ; 64                          ; 64                          ; 64                          ; 4096                ; 2           ; 0          ; None                                                    ; M10K_X41_Y11_N0, M10K_X41_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_bht_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0          ; None                                                    ; M10K_X26_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384   ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0          ; None                                                    ; M10K_X26_Y20_N0, M10K_X26_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5pi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 20           ; 64           ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 64                          ; 20                          ; 64                          ; 20                          ; 1280                ; 1           ; 0          ; None                                                    ; M10K_X38_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0          ; None                                                    ; M10K_X38_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0          ; None                                                    ; M10K_X14_Y18_N0, M10K_X14_Y21_N0, M10K_X14_Y17_N0, M10K_X14_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 25           ; 128          ; 25           ; yes                    ; no                      ; yes                    ; no                      ; 3200    ; 128                         ; 25                          ; 128                         ; 25                          ; 3200                ; 1           ; 0          ; None                                                    ; M10K_X14_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_ocimem|qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0          ; None                                                    ; M10K_X26_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                                                    ; M10K_X26_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_b_module:qsys_nios2_ddr3_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                                                    ; M10K_X26_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_hhf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                    ; AUTO ; Single Port      ; Single Clock ; 32000        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1024000 ; 32000                       ; 32                          ; --                          ; --                          ; 1024000             ; 128         ; 0          ; None                                                    ; M10K_X58_Y23_N0, M10K_X58_Y35_N0, M10K_X38_Y37_N0, M10K_X41_Y37_N0, M10K_X58_Y32_N0, M10K_X76_Y33_N0, M10K_X49_Y25_N0, M10K_X69_Y31_N0, M10K_X58_Y22_N0, M10K_X49_Y30_N0, M10K_X58_Y31_N0, M10K_X58_Y30_N0, M10K_X41_Y31_N0, M10K_X38_Y33_N0, M10K_X38_Y24_N0, M10K_X41_Y29_N0, M10K_X58_Y25_N0, M10K_X38_Y25_N0, M10K_X58_Y27_N0, M10K_X41_Y25_N0, M10K_X69_Y21_N0, M10K_X58_Y20_N0, M10K_X41_Y22_N0, M10K_X41_Y30_N0, M10K_X26_Y29_N0, M10K_X26_Y16_N0, M10K_X26_Y27_N0, M10K_X26_Y17_N0, M10K_X58_Y18_N0, M10K_X58_Y17_N0, M10K_X41_Y16_N0, M10K_X41_Y18_N0, M10K_X38_Y17_N0, M10K_X41_Y20_N0, M10K_X41_Y17_N0, M10K_X38_Y18_N0, M10K_X49_Y23_N0, M10K_X49_Y34_N0, M10K_X41_Y32_N0, M10K_X49_Y31_N0, M10K_X38_Y23_N0, M10K_X26_Y30_N0, M10K_X38_Y31_N0, M10K_X26_Y22_N0, M10K_X69_Y25_N0, M10K_X41_Y21_N0, M10K_X49_Y28_N0, M10K_X76_Y21_N0, M10K_X38_Y29_N0, M10K_X38_Y26_N0, M10K_X38_Y22_N0, M10K_X49_Y17_N0, M10K_X49_Y21_N0, M10K_X49_Y20_N0, M10K_X49_Y24_N0, M10K_X49_Y22_N0, M10K_X69_Y35_N0, M10K_X69_Y26_N0, M10K_X69_Y33_N0, M10K_X41_Y34_N0, M10K_X38_Y30_N0, M10K_X49_Y16_N0, M10K_X38_Y16_N0, M10K_X38_Y32_N0, M10K_X76_Y28_N0, M10K_X76_Y32_N0, M10K_X49_Y32_N0, M10K_X69_Y32_N0, M10K_X49_Y29_N0, M10K_X38_Y35_N0, M10K_X41_Y35_N0, M10K_X41_Y33_N0, M10K_X58_Y26_N0, M10K_X69_Y24_N0, M10K_X69_Y30_N0, M10K_X76_Y30_N0, M10K_X41_Y24_N0, M10K_X41_Y26_N0, M10K_X41_Y23_N0, M10K_X41_Y27_N0, M10K_X58_Y34_N0, M10K_X69_Y34_N0, M10K_X26_Y33_N0, M10K_X26_Y32_N0, M10K_X49_Y18_N0, M10K_X49_Y19_N0, M10K_X41_Y19_N0, M10K_X38_Y19_N0, M10K_X26_Y28_N0, M10K_X26_Y24_N0, M10K_X38_Y28_N0, M10K_X41_Y28_N0, M10K_X76_Y23_N0, M10K_X76_Y26_N0, M10K_X58_Y24_N0, M10K_X76_Y20_N0, M10K_X58_Y21_N0, M10K_X69_Y37_N0, M10K_X41_Y39_N0, M10K_X69_Y23_N0, M10K_X26_Y23_N0, M10K_X26_Y31_N0, M10K_X26_Y18_N0, M10K_X26_Y35_N0, M10K_X41_Y36_N0, M10K_X69_Y36_N0, M10K_X58_Y33_N0, M10K_X38_Y34_N0, M10K_X49_Y36_N0, M10K_X38_Y36_N0, M10K_X49_Y35_N0, M10K_X69_Y22_N0, M10K_X58_Y28_N0, M10K_X69_Y20_N0, M10K_X49_Y27_N0, M10K_X49_Y26_N0, M10K_X49_Y37_N0, M10K_X49_Y33_N0, M10K_X41_Y38_N0, M10K_X38_Y38_N0, M10K_X76_Y27_N0, M10K_X76_Y25_N0, M10K_X69_Y28_N0, M10K_X69_Y27_N0, M10K_X38_Y27_N0, M10K_X58_Y19_N0, M10K_X69_Y29_N0, M10K_X58_Y29_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s184:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 6            ; 128          ; 6            ; yes                    ; no                      ; yes                    ; no                      ; 768     ; 128                         ; 6                           ; 128                         ; 6                           ; 768                 ; 1           ; 0          ; None                                                    ; M10K_X5_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                           ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X32_Y26_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X32_Y24_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X20_Y26_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+----------------------------------------------------------+
; Routing Usage Summary                                    ;
+------------------------------+---------------------------+
; Routing Resource Type        ; Usage                     ;
+------------------------------+---------------------------+
; Block interconnects          ; 23,036 / 374,484 ( 6 % )  ;
; C12 interconnects            ; 240 / 16,664 ( 1 % )      ;
; C2 interconnects             ; 7,235 / 155,012 ( 5 % )   ;
; C4 interconnects             ; 4,171 / 72,600 ( 6 % )    ;
; DQS bus muxes                ; 2 / 30 ( 7 % )            ;
; DQS-18 I/O buses             ; 0 / 30 ( 0 % )            ;
; DQS-9 I/O buses              ; 2 / 30 ( 7 % )            ;
; Direct links                 ; 1,969 / 374,484 ( < 1 % ) ;
; Global clocks                ; 3 / 16 ( 19 % )           ;
; Horizontal periphery clocks  ; 0 / 72 ( 0 % )            ;
; Local interconnects          ; 3,466 / 112,960 ( 3 % )   ;
; Quadrant clocks              ; 6 / 88 ( 7 % )            ;
; R14 interconnects            ; 591 / 15,868 ( 4 % )      ;
; R14/C12 interconnect drivers ; 737 / 27,256 ( 3 % )      ;
; R3 interconnects             ; 9,593 / 169,296 ( 6 % )   ;
; R6 interconnects             ; 15,047 / 330,800 ( 5 % )  ;
; Spine clocks                 ; 36 / 480 ( 8 % )          ;
; Wire stub REs                ; 0 / 20,834 ( 0 % )        ;
+------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 11    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 24           ; 50           ; 50           ; 0            ; 0            ; 54        ; 50           ; 0            ; 0            ; 0            ; 0            ; 0            ; 48           ; 0            ; 0            ; 0            ; 0            ; 0            ; 48           ; 0            ; 0            ; 0            ; 0            ; 48           ; 0            ; 54        ; 54        ; 24           ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 30           ; 4            ; 4            ; 54           ; 54           ; 0         ; 4            ; 54           ; 54           ; 54           ; 54           ; 54           ; 6            ; 54           ; 54           ; 54           ; 54           ; 54           ; 6            ; 54           ; 54           ; 54           ; 54           ; 6            ; 54           ; 0         ; 0         ; 30           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; DDR3_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR3_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR3_BA[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR3_CK_n           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR3_CK_p           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR3_DM[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR3_DM[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR3_ODT            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR3_RAS_n          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR3_A[0]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR3_A[1]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR3_A[2]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR3_A[3]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR3_A[4]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR3_A[5]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR3_A[6]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR3_A[7]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR3_A[8]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR3_A[9]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR3_A[10]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR3_A[11]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR3_A[12]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR3_A[13]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR3_CAS_n          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR3_CKE            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR3_CS_n           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR3_WE_n           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR3_RESET_n        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR3_DQ[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR3_DQ[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR3_DQ[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR3_DQ[3]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR3_DQ[4]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR3_DQ[5]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR3_DQ[6]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR3_DQ[7]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR3_DQ[8]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR3_DQ[9]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR3_DQ[10]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR3_DQ[11]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR3_DQ[12]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR3_DQ[13]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR3_DQ[14]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR3_DQ[15]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR3_DQS_n[0]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR3_DQS_n[1]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR3_DQS_p[0]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR3_DQS_p[1]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR3_RZQ            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; OSC_TCXO_20M_FPGA   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                           ;
+----------------------------------------+--------------------------------------------+-------------------+
; Source Clock(s)                        ; Destination Clock(s)                       ; Delay Added in ns ;
+----------------------------------------+--------------------------------------------+-------------------+
; u0|mem_if_ddr3_emif_0|pll0|pll_afi_clk ; u0|mem_if_ddr3_emif_0|pll0|pll_afi_clk     ; 836.2             ;
; OSC_TCXO_20M_FPGA                      ; OSC_TCXO_20M_FPGA                          ; 665.3             ;
; altera_reserved_tck                    ; altera_reserved_tck                        ; 661.6             ;
; u0|mem_if_ddr3_emif_0|pll0|pll_afi_clk ; u0|mem_if_ddr3_emif_0|pll0|pll_afi_phy_clk ; 113.3             ;
; u0|mem_if_ddr3_emif_0|pll0|pll_afi_clk ; u0|mem_if_ddr3_emif_0|pll0|pll_avl_clk     ; 103.6             ;
; u0|mem_if_ddr3_emif_0|pll0|pll_avl_clk ; u0|mem_if_ddr3_emif_0|pll0|pll_avl_clk     ; 95.3              ;
; u0|mem_if_ddr3_emif_0|pll0|pll_avl_clk ; u0|mem_if_ddr3_emif_0|pll0|pll_afi_clk     ; 82.4              ;
+----------------------------------------+--------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                                                    ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; reset_n                                                                                                                                                                                                                                                                                                                                                  ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset:ureset|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk|reset_reg[0]                                                                                  ; 5.062             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|resetrequest                                                         ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset:ureset|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk|reset_reg[0]                                                                                  ; 2.963             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                              ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                            ; 2.237             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                              ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                            ; 2.234             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                              ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                            ; 2.233             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_kill                                                                                                                                                                                                                                                 ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|F_pc[0]                                                                                                                                                                                                                                                                               ; 2.187             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                             ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                            ; 2.165             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                              ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                            ; 2.158             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                             ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                            ; 2.145             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|cmd_done_avl                                                                                                                                                      ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|cmd_write_afi                                                                                                                                                   ; 1.994             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_read_fifo_reset                                                                                                                                                                           ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_fifo_reset[0]                                                                                                                                                                                                       ; 1.987             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_writedata_avl[12]                                                                                                                                             ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[12]                                                                                                                                           ; 1.930             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                             ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                            ; 1.911             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_hm02:auto_generated|dataout_reg[22]        ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|hr_to_fr_vfifo_qvld~DFFLO             ; 1.821             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_writedata_avl[11]                                                                                                                                             ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[11]                                                                                                                                           ; 1.815             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_writedata_avl[14]                                                                                                                                             ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[14]                                                                                                                                           ; 1.815             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_writedata_avl[10]                                                                                                                                             ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[10]                                                                                                                                           ; 1.809             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_ctrl_mul_lsw                                                                                                                                                                                                                                         ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                            ; 1.750             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_address_avl[3]                                                                                                                                                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[3]                                                                                                                                              ; 1.746             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_address_avl[4]                                                                                                                                                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[4]                                                                                                                                              ; 1.746             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_rfile_wr                                                                                                                                                                                  ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|state_phy_curr.STATE_PHY_DONE                                                                                                                                                                                                ; 1.741             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                ; 1.728             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                             ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                            ; 1.721             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_issue_wr                                                                                                                                                                                  ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_done                                                                                                                                                                                                                     ; 1.713             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|W_regnum_b_cmp_D                                                                                                                                                                                                                                       ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                            ; 1.679             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                ; 1.670             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_address_avl[10]                                                                                                                                               ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[10]                                                                                                                                             ; 1.666             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                             ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                            ; 1.660             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_ctrl_shift_rot                                                                                                                                                                                                                                       ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                            ; 1.652             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[0][0]                                                                                                                                                                                   ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_latency_counter[0]                                                                                                                                                                                                  ; 1.644             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                             ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                            ; 1.620             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                                                                                                       ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                            ; 1.607             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                ; 1.601             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                ; 1.599             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                              ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                            ; 1.593             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[0][1]                                                                                                                                                                                   ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_latency_counter[1]                                                                                                                                                                                                  ; 1.592             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_writedata_avl[8]                                                                                                                                              ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[8]                                                                                                                                            ; 1.559             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|group_counter[1]                                                                                                                                                                              ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_group_counter[1]                                                                                                                                                                                                         ; 1.554             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|group_counter[3]                                                                                                                                                                              ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_group_counter[3]                                                                                                                                                                                                         ; 1.542             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|group_counter[4]                                                                                                                                                                              ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_group_counter[4]                                                                                                                                                                                                         ; 1.540             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|group_counter[6]                                                                                                                                                                              ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_group_counter[6]                                                                                                                                                                                                         ; 1.539             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_reset_mem_stable                                                                                                                                                                          ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|vfifo~QVLD_IN_DFF                     ; 1.536             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_read_increment_vfifo_fr[0]                                                                                                                                                                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_increment_vfifo_fr_pre_combined[0]                                                                                                                                                                                  ; 1.527             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[6]                                                                                                               ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[23]                                                                                                                                                                           ; 1.526             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[2]                                                                                                               ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[23]                                                                                                                                                                           ; 1.519             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[4]                                                                                                               ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[23]                                                                                                                                                                           ; 1.519             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_read_increment_vfifo_fr[1]                                                                                                                                                                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_increment_vfifo_fr_pre_combined[1]                                                                                                                                                                                  ; 1.514             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[0][2]                                                                                                                                                                                   ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_latency_counter[2]                                                                                                                                                                                                  ; 1.513             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|M_regnum_b_cmp_D                                                                                                                                                                                                                                       ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                            ; 1.511             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_writedata_avl[7]                                                                                                                                              ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[7]                                                                                                                                            ; 1.510             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[12]                                                                                                              ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[16]                                                                                                                                                                           ; 1.503             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[3]                                                                                                               ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[23]                                                                                                                                                                           ; 1.496             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[10]                                                                                                              ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[16]                                                                                                                                                                           ; 1.471             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[9]                                                                                                               ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[16]                                                                                                                                                                           ; 1.467             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                              ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                            ; 1.466             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_latency_counter[3]                                                                                                                                                                   ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|lfifo~RD_LATENCY_DFF_4                ; 1.455             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[5]                                                                                                               ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[23]                                                                                                                                                                           ; 1.446             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[8]                                                                                                               ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[16]                                                                                                                                                                           ; 1.445             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                             ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                            ; 1.439             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                             ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                            ; 1.438             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_address_avl[0]                                                                                                                                                ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[0]                                                                                                                                              ; 1.435             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                              ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                            ; 1.428             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_writedata_avl[3]                                                                                                                                              ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[3]                                                                                                                                            ; 1.417             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|phy_ddio_dq_int[19]                                                                                                    ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo~DFFHI0 ; 1.399             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|phy_ddio_dq_int[2]                                                                                                     ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi~DFFHI0 ; 1.396             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|phy_ddio_dq_int[18]                                                                                                    ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo~DFFHI0 ; 1.390             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|phy_ddio_dqs_en_int[0]                                                                                                 ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|hr_to_fr_os_oe~DFFHI0                 ; 1.368             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_writedata_avl[24]                                                                                                                                             ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[24]                                                                                                                                           ; 1.365             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|phy_ddio_dq_int[33]                                                                                                    ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi~DFFLO  ; 1.361             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                        ; 1.360             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|phy_ddio_dq_int[17]                                                                                                    ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo~DFFHI0 ; 1.347             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_wr_r                                                                                                                                                          ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|cmd_write_afi                                                                                                                                                   ; 1.346             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                        ; 1.340             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                             ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                            ; 1.325             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|phy_ddio_dq_int[49]                                                                                                    ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo~DFFLO  ; 1.317             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|phy_ddio_dq_int[3]                                                                                                     ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi~DFFHI0 ; 1.316             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|state.STATE_RW_EXEC                                                                                                                                               ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|cmd_write_afi                                                                                                                                                   ; 1.314             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[1]                                                                                                               ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[12]                                                                                                                                                                           ; 1.312             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|phy_ddio_dq_int[50]                                                                                                    ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo~DFFLO  ; 1.303             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[11]                                                                                                              ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[16]                                                                                                                                                                           ; 1.292             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|address[3]                                                                                                                                                   ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci:the_qsys_nios2_ddr3_nios2_qsys_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                                 ; 1.290             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|D_iw[22]                                                                                                                                                                                                                                               ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_nios2_qsys_0:nios2_qsys_0|qsys_nios2_ddr3_nios2_qsys_0_cpu:cpu|E_wr_dst_reg_from_D                                                                                                                                                                                                                                                                   ; 1.289             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_writedata_avl[9]                                                                                                                                              ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[9]                                                                                                                                            ; 1.283             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[7]                                                                                                               ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[16]                                                                                                                                                                           ; 1.278             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|phy_ddio_dq_int[53]                                                                                                    ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo~DFFLO  ; 1.264             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|phy_ddio_dq_int[37]                                                                                                    ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi~DFFLO  ; 1.262             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                             ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                      ; 1.255             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|phy_ddio_dqs_en_int[2]                                                                                                 ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|hr_to_fr_os_oe~DFFLO                  ; 1.254             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                             ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                      ; 1.253             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|phy_ddio_wrdata_en_int[0]                                                                                              ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe~DFFHI0 ; 1.242             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_writedata_avl[15]                                                                                                                                             ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[15]                                                                                                                                           ; 1.237             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_writedata_avl[28]                                                                                                                                             ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[28]                                                                                                                                           ; 1.236             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                             ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                      ; 1.234             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_writedata_avl[0]                                                                                                                                              ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[0]                                                                                                                                            ; 1.226             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                ; 1.226             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_writedata_avl[1]                                                                                                                                              ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[1]                                                                                                                                            ; 1.224             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                     ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsys_nios2_ddr3_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                  ; 1.219             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[2][0]                                                                                                                                                                                   ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_mux_sel                                                                                                                                                                                                                  ; 1.217             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|phy_ddio_dq_int[51]                                                                                                    ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0:p0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_memphy:umemphy|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo~DFFLO  ; 1.214             ;
; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_address_avl[12]                                                                                                                                               ; qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[12]                                                                                                                                             ; 1.211             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CEFA7F23I7 for design "nios2_ddr_prog_mem"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "qsys_nios2_ddr3:u0|qsys_nios2_ddr3_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (174071): On-chip termination (OCT) logic blocks are removed from the netlist
    Info (174072): Removed on-chip termination logic block "qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd2a_0" from the netlist
Info (174075): On-chip termination (OCT) calibration blocks do not drive any I/Os
    Info (174076): On-chip termination (OCT) calibration block "qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0" does not drive any I/Os
Warning (181009): DQ I/O pins fed by DQS I/O pin "I/O pad DDR3_DQS_p[0]" assigned different I/O standards -- it is recommended that all DQ I/O pins fed by the same DQS I/O pin have the same I/O standard File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 19
    Info (181010): I/O pin "I/O pad DDR3_DQ[7]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[6]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[5]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[4]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[3]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[2]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[1]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[0]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DM[0]" of type DQ has I/O standard assignment of SSTL-15 Class I File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 16
Warning (181009): DQ I/O pins fed by DQS I/O pin "I/O pad DDR3_DQS_p[1]" assigned different I/O standards -- it is recommended that all DQ I/O pins fed by the same DQS I/O pin have the same I/O standard File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 19
    Info (181010): I/O pin "I/O pad DDR3_DQ[15]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[14]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[13]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[12]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[11]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[10]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[9]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[8]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DM[1]" of type DQ has I/O standard assignment of SSTL-15 Class I File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 16
Info (184020): Starting Fitter periphery placement operations
Warning (181009): DQ I/O pins fed by DQS I/O pin "I/O pad DDR3_DQS_p[0]" assigned different I/O standards -- it is recommended that all DQ I/O pins fed by the same DQS I/O pin have the same I/O standard File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 19
    Info (181010): I/O pin "I/O pad DDR3_DQ[7]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[6]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[5]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[4]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[3]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[2]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[1]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[0]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DM[0]" of type DQ has I/O standard assignment of SSTL-15 Class I File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 16
Warning (181009): DQ I/O pins fed by DQS I/O pin "I/O pad DDR3_DQS_p[1]" assigned different I/O standards -- it is recommended that all DQ I/O pins fed by the same DQS I/O pin have the same I/O standard File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 19
    Info (181010): I/O pin "I/O pad DDR3_DQ[15]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[14]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[13]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[12]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[11]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[10]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[9]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[8]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DM[1]" of type DQ has I/O standard assignment of SSTL-15 Class I File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 16
Warning (181009): DQ I/O pins fed by DQS I/O pin "I/O pad DDR3_DQS_p[0]" assigned different I/O standards -- it is recommended that all DQ I/O pins fed by the same DQS I/O pin have the same I/O standard File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 19
    Info (181010): I/O pin "I/O pad DDR3_DQ[7]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[6]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[5]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[4]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[3]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[2]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[1]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[0]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DM[0]" of type DQ has I/O standard assignment of SSTL-15 Class I File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 16
Warning (181009): DQ I/O pins fed by DQS I/O pin "I/O pad DDR3_DQS_p[1]" assigned different I/O standards -- it is recommended that all DQ I/O pins fed by the same DQS I/O pin have the same I/O standard File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 19
    Info (181010): I/O pin "I/O pad DDR3_DQ[15]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[14]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[13]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[12]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[11]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[10]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[9]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[8]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DM[1]" of type DQ has I/O standard assignment of SSTL-15 Class I File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 16
Info (11178): Promoted 6 clocks (3 global, 3 dual-regional)
    Info (11162): altclkctrl:ALTCLKCTRL_0|altclkctrl_07c:auto_generated|sd1 with 159 fanout uses global clock CLKCTRL_G13
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_afi_clk~CLKENA0 with 3419 fanout uses global clock CLKCTRL_G3
    Info (11162): qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_addr_cmd_clk~CLKENA0 with 222 fanout uses dual-regional clock CLKCTRL_R33 and CLKCTRL_R21
        Info (11177): Node drives Regional Clock Regions 2 and 3 from (0, 0) to (89, 36)
        Info (11561): qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_addr_cmd_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock
    Info (11162): qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_avl_clk~CLKENA0 with 1198 fanout uses dual-regional clock CLKCTRL_R31 and CLKCTRL_R25
        Info (11177): Node drives Regional Clock Regions 2 and 3 from (0, 0) to (89, 36)
        Info (11561): qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_avl_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock
    Info (11162): qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_config_clk~CLKENA0 with 232 fanout uses dual-regional clock CLKCTRL_R36 and CLKCTRL_R24
        Info (11177): Node drives Regional Clock Regions 2 and 3 from (0, 0) to (89, 36)
        Info (11561): qsys_nios2_ddr3:u0|qsys_nios2_ddr3_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_pll0:pll0|pll_config_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock
    Info (11162): qsys_nios2_ddr3:u0|qsys_nios2_ddr3_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 2521 fanout uses global clock CLKCTRL_G14
Warning (16406): 1 global input pin(s) will use non-dedicated clock routing
    Warning (16407): Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver altclkctrl:ALTCLKCTRL_0|altclkctrl_07c:auto_generated|sd1, placed at CLKCTRL_G13
        Info (179012): Refclk input I/O pad OSC_TCXO_20M_FPGA is placed onto PIN_C21
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'qsys_nios2_ddr3/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_nios2_qsys_0_cpu.sdc'
Info (332104): Reading SDC File: 'qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Critical Warning: PLL clock u0|mem_if_ddr3_emif_0|pll0|pll2_phy~PLL_OUTPUT_COUNTER|divclk not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid.
Warning (332174): Ignored filter at qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc(604): *:u0|*:mem_if_ddr3_emif_0|*p0|*os_oct_ddio_oe~DFF could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc Line: 604
Warning (332049): Ignored set_false_path at qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc(604): Argument <to> is not an object ID File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc Line: 604
    Info (332050): set_false_path -from $pll_afi_phy_clock -to $os_oct_ddio_oe_reg File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3/synthesis/submodules/qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0.sdc Line: 604
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|pll0|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|pll0|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|pll0|pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|pll0|pll1~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|pll0|pll2_phy~PLL_LVDS_OUTPUT  from: ccout[0]  to: lvdsclk
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|pll0|pll2_phy~PLL_LVDS_OUTPUT  from: ccout[1]  to: loaden
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|pll0|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|pll0|pll3~PLL_LVDS_OUTPUT  from: ccout[1]  to: loaden
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|pll0|pll3~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|pll0|pll4~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|pll0|pll6~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|pll0|pll7~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from DDR3_DQS_p[0]_IN (Rise) to DDR3_DQS_p[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR3_DQS_p[0]_IN (Rise) to DDR3_DQS_p[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR3_DQS_p[1]_IN (Rise) to DDR3_DQS_p[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR3_DQS_p[1]_IN (Rise) to DDR3_DQS_p[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to DDR3_DQS_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to DDR3_DQS_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to DDR3_DQS_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to DDR3_DQS_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_afi_clk (Rise) to DDR3_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to DDR3_DQS_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to DDR3_DQS_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to DDR3_DQS_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to DDR3_DQS_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_afi_clk (Rise) to DDR3_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DDR3_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DDR3_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to DDR3_DQS_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to DDR3_DQS_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to DDR3_DQS_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to DDR3_DQS_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to DDR3_DQS_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to DDR3_DQS_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to DDR3_DQS_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to DDR3_DQS_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 18 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):    3.333    DDR3_CK_n
    Info (332111):    3.333    DDR3_CK_p
    Info (332111):    3.333 DDR3_DQS_n[0]_OUT
    Info (332111):    3.333 DDR3_DQS_n[1]_OUT
    Info (332111):    3.333 DDR3_DQS_p[0]_IN
    Info (332111):    3.333 DDR3_DQS_p[0]_OUT
    Info (332111):    3.333 DDR3_DQS_p[1]_IN
    Info (332111):    3.333 DDR3_DQS_p[1]_OUT
    Info (332111):   50.000 OSC_TCXO_20M_FPGA
    Info (332111):    6.666 u0|mem_if_ddr3_emif_0|pll0|pll_addr_cmd_clk
    Info (332111):    6.666 u0|mem_if_ddr3_emif_0|pll0|pll_afi_clk
    Info (332111):    6.666 u0|mem_if_ddr3_emif_0|pll0|pll_afi_phy_clk
    Info (332111):   20.000 u0|mem_if_ddr3_emif_0|pll0|pll_avl_clk
    Info (332111):   40.000 u0|mem_if_ddr3_emif_0|pll0|pll_config_clk
    Info (332111):    3.333 u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk
    Info (332111):    3.333 u0|mem_if_ddr3_emif_0|pll0|pll_write_clk
    Info (332111):    3.333 u0|mem_if_ddr3_emif_0|qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_sampling_clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 154 registers into blocks of type Block RAM
    Extra Info (176218): Packed 80 registers into blocks of type DSP block
    Extra Info (176218): Packed 32 registers into blocks of type MLAB cell
    Extra Info (176220): Created 16 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:30
Info (170189): Fitter placement preparation operations beginning
Warning (181009): DQ I/O pins fed by DQS I/O pin "I/O pad DDR3_DQS_p[0]" assigned different I/O standards -- it is recommended that all DQ I/O pins fed by the same DQS I/O pin have the same I/O standard File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 19
    Info (181010): I/O pin "I/O pad DDR3_DQ[7]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[6]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[5]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[4]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[3]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[2]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[1]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[0]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DM[0]" of type DQ has I/O standard assignment of SSTL-15 Class I File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 16
Warning (181009): DQ I/O pins fed by DQS I/O pin "I/O pad DDR3_DQS_p[1]" assigned different I/O standards -- it is recommended that all DQ I/O pins fed by the same DQS I/O pin have the same I/O standard File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 19
    Info (181010): I/O pin "I/O pad DDR3_DQ[15]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[14]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[13]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[12]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[11]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[10]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[9]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[8]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DM[1]" of type DQ has I/O standard assignment of SSTL-15 Class I File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 16
Warning (181009): DQ I/O pins fed by DQS I/O pin "I/O pad DDR3_DQS_p[0]" assigned different I/O standards -- it is recommended that all DQ I/O pins fed by the same DQS I/O pin have the same I/O standard File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 19
    Info (181010): I/O pin "I/O pad DDR3_DQ[7]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[6]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[5]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[4]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[3]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[2]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[1]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[0]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DM[0]" of type DQ has I/O standard assignment of SSTL-15 Class I File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 16
Warning (181009): DQ I/O pins fed by DQS I/O pin "I/O pad DDR3_DQS_p[1]" assigned different I/O standards -- it is recommended that all DQ I/O pins fed by the same DQS I/O pin have the same I/O standard File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 19
    Info (181010): I/O pin "I/O pad DDR3_DQ[15]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[14]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[13]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[12]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[11]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[10]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[9]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[8]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DM[1]" of type DQ has I/O standard assignment of SSTL-15 Class I File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 16
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:49
Warning (181009): DQ I/O pins fed by DQS I/O pin "I/O pad DDR3_DQS_p[0]" assigned different I/O standards -- it is recommended that all DQ I/O pins fed by the same DQS I/O pin have the same I/O standard File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 19
    Info (181010): I/O pin "I/O pad DDR3_DQ[7]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[6]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[5]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[4]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[3]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[2]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[1]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[0]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DM[0]" of type DQ has I/O standard assignment of SSTL-15 Class I File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 16
Warning (181009): DQ I/O pins fed by DQS I/O pin "I/O pad DDR3_DQS_p[1]" assigned different I/O standards -- it is recommended that all DQ I/O pins fed by the same DQS I/O pin have the same I/O standard File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 19
    Info (181010): I/O pin "I/O pad DDR3_DQ[15]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[14]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[13]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[12]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[11]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[10]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[9]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[8]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DM[1]" of type DQ has I/O standard assignment of SSTL-15 Class I File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 16
Warning (181009): DQ I/O pins fed by DQS I/O pin "I/O pad DDR3_DQS_p[0]" assigned different I/O standards -- it is recommended that all DQ I/O pins fed by the same DQS I/O pin have the same I/O standard File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 19
    Info (181010): I/O pin "I/O pad DDR3_DQ[7]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[6]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[5]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[4]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[3]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[2]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[1]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[0]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DM[0]" of type DQ has I/O standard assignment of SSTL-15 Class I File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 16
Warning (181009): DQ I/O pins fed by DQS I/O pin "I/O pad DDR3_DQS_p[1]" assigned different I/O standards -- it is recommended that all DQ I/O pins fed by the same DQS I/O pin have the same I/O standard File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 19
    Info (181010): I/O pin "I/O pad DDR3_DQ[15]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[14]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[13]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[12]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[11]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[10]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[9]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DQ[8]" of type DQ has I/O standard assignment of 1.5 V File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 17
    Info (181010): I/O pin "I/O pad DDR3_DM[1]" of type DQ has I/O standard assignment of SSTL-15 Class I File: /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/qsys_nios2_ddr3_top.v Line: 16
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:11
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:47
Info (11888): Total time spent on timing analysis during the Fitter is 48.22 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:00
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/output_files/nios2_ddr_prog_mem.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 3635 megabytes
    Info: Processing ended: Sat Mar 18 22:08:20 2017
    Info: Elapsed time: 00:05:12
    Info: Total CPU time (on all processors): 00:09:30


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/tyler/Desktop/dommb_rev1_ddr3_test_1V5/output_files/nios2_ddr_prog_mem.fit.smsg.


