<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-prima2 › irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * interrupt controller support for CSR SiRFprimaII</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2011 Cambridge Silicon Radio Limited, a CSR plc group company.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under GPLv2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;asm/mach/irq.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/of_address.h&gt;</span>
<span class="cp">#include &lt;linux/irqdomain.h&gt;</span>
<span class="cp">#include &lt;linux/syscore_ops.h&gt;</span>

<span class="cp">#define SIRFSOC_INT_RISC_MASK0          0x0018</span>
<span class="cp">#define SIRFSOC_INT_RISC_MASK1          0x001C</span>
<span class="cp">#define SIRFSOC_INT_RISC_LEVEL0         0x0020</span>
<span class="cp">#define SIRFSOC_INT_RISC_LEVEL1         0x0024</span>

<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">sirfsoc_intc_base</span><span class="p">;</span>

<span class="k">static</span> <span class="n">__init</span> <span class="kt">void</span>
<span class="nf">sirfsoc_alloc_gc</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq_start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">num</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip_generic</span> <span class="o">*</span><span class="n">gc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">irq_chip_type</span> <span class="o">*</span><span class="n">ct</span><span class="p">;</span>

	<span class="n">gc</span> <span class="o">=</span> <span class="n">irq_alloc_generic_chip</span><span class="p">(</span><span class="s">&quot;SIRFINTC&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">irq_start</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="n">ct</span> <span class="o">=</span> <span class="n">gc</span><span class="o">-&gt;</span><span class="n">chip_types</span><span class="p">;</span>

	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">irq_gc_mask_clr_bit</span><span class="p">;</span>
	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">irq_gc_mask_set_bit</span><span class="p">;</span>
	<span class="n">ct</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">SIRFSOC_INT_RISC_MASK0</span><span class="p">;</span>

	<span class="n">irq_setup_generic_chip</span><span class="p">(</span><span class="n">gc</span><span class="p">,</span> <span class="n">IRQ_MSK</span><span class="p">(</span><span class="n">num</span><span class="p">),</span> <span class="n">IRQ_GC_INIT_MASK_CACHE</span><span class="p">,</span> <span class="n">IRQ_NOREQUEST</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__init</span> <span class="kt">void</span> <span class="nf">sirfsoc_irq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">sirfsoc_alloc_gc</span><span class="p">(</span><span class="n">sirfsoc_intc_base</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">);</span>
	<span class="n">sirfsoc_alloc_gc</span><span class="p">(</span><span class="n">sirfsoc_intc_base</span> <span class="o">+</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
			<span class="n">SIRFSOC_INTENAL_IRQ_END</span> <span class="o">+</span> <span class="mi">1</span> <span class="o">-</span> <span class="mi">32</span><span class="p">);</span>

	<span class="n">writel_relaxed</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">sirfsoc_intc_base</span> <span class="o">+</span> <span class="n">SIRFSOC_INT_RISC_LEVEL0</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">sirfsoc_intc_base</span> <span class="o">+</span> <span class="n">SIRFSOC_INT_RISC_LEVEL1</span><span class="p">);</span>

	<span class="n">writel_relaxed</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">sirfsoc_intc_base</span> <span class="o">+</span> <span class="n">SIRFSOC_INT_RISC_MASK0</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">sirfsoc_intc_base</span> <span class="o">+</span> <span class="n">SIRFSOC_INT_RISC_MASK1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">intc_ids</span><span class="p">[]</span>  <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;sirf,prima2-intc&quot;</span> <span class="p">},</span>
	<span class="p">{},</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">sirfsoc_of_irq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span><span class="p">;</span>

	<span class="n">np</span> <span class="o">=</span> <span class="n">of_find_matching_node</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">intc_ids</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">np</span><span class="p">)</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;unable to find compatible intc node in dtb</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">sirfsoc_intc_base</span> <span class="o">=</span> <span class="n">of_iomap</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sirfsoc_intc_base</span><span class="p">)</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;unable to map intc cpu registers</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">irq_domain_add_legacy</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="n">SIRFSOC_INTENAL_IRQ_END</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="o">&amp;</span><span class="n">irq_domain_simple_ops</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="n">of_node_put</span><span class="p">(</span><span class="n">np</span><span class="p">);</span>

	<span class="n">sirfsoc_irq_init</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">sirfsoc_irq_status</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">mask0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">level0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">level1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sirfsoc_irq_status</span> <span class="n">sirfsoc_irq_st</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sirfsoc_irq_suspend</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">sirfsoc_irq_st</span><span class="p">.</span><span class="n">mask0</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">sirfsoc_intc_base</span> <span class="o">+</span> <span class="n">SIRFSOC_INT_RISC_MASK0</span><span class="p">);</span>
	<span class="n">sirfsoc_irq_st</span><span class="p">.</span><span class="n">mask1</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">sirfsoc_intc_base</span> <span class="o">+</span> <span class="n">SIRFSOC_INT_RISC_MASK1</span><span class="p">);</span>
	<span class="n">sirfsoc_irq_st</span><span class="p">.</span><span class="n">level0</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">sirfsoc_intc_base</span> <span class="o">+</span> <span class="n">SIRFSOC_INT_RISC_LEVEL0</span><span class="p">);</span>
	<span class="n">sirfsoc_irq_st</span><span class="p">.</span><span class="n">level1</span> <span class="o">=</span> <span class="n">readl_relaxed</span><span class="p">(</span><span class="n">sirfsoc_intc_base</span> <span class="o">+</span> <span class="n">SIRFSOC_INT_RISC_LEVEL1</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sirfsoc_irq_resume</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">sirfsoc_irq_st</span><span class="p">.</span><span class="n">mask0</span><span class="p">,</span> <span class="n">sirfsoc_intc_base</span> <span class="o">+</span> <span class="n">SIRFSOC_INT_RISC_MASK0</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">sirfsoc_irq_st</span><span class="p">.</span><span class="n">mask1</span><span class="p">,</span> <span class="n">sirfsoc_intc_base</span> <span class="o">+</span> <span class="n">SIRFSOC_INT_RISC_MASK1</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">sirfsoc_irq_st</span><span class="p">.</span><span class="n">level0</span><span class="p">,</span> <span class="n">sirfsoc_intc_base</span> <span class="o">+</span> <span class="n">SIRFSOC_INT_RISC_LEVEL0</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">sirfsoc_irq_st</span><span class="p">.</span><span class="n">level1</span><span class="p">,</span> <span class="n">sirfsoc_intc_base</span> <span class="o">+</span> <span class="n">SIRFSOC_INT_RISC_LEVEL1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">syscore_ops</span> <span class="n">sirfsoc_irq_syscore_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">sirfsoc_irq_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">sirfsoc_irq_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">sirfsoc_irq_pm_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">register_syscore_ops</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sirfsoc_irq_syscore_ops</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">device_initcall</span><span class="p">(</span><span class="n">sirfsoc_irq_pm_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
