[INF:CM0023] Creating log file ../../build/tests/OneAnd/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.v:1: No timescale set for "dut".

[WRN:PA0205] tb.v:1: No timescale set for "and_tb".

[INF:CP0300] Compilation...

[INF:CP0303] tb.v:1: Compile module "work@and_tb".

[INF:CP0303] dut.v:1: Compile module "work@dut".

[NTE:CP0309] tb.v:1: Implicit port type (wire) for "o".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] tb.v:1: Top level module "work@and_tb".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

UHDM HTML COVERAGE REPORT: ../../build/tests/OneAnd/slpp_unit//surelog.uhdm.chk.html
====== UHDM =======
design: (work@and_tb)
|vpiName:work@and_tb
|uhdmallModules:
\_module: work@and_tb (work@and_tb) tb.v:1: , parent:work@and_tb
  |vpiDefName:work@and_tb
  |vpiFullName:work@and_tb
  |vpiProcess:
  \_initial: , parent:work@and_tb
    |vpiStmt:
    \_begin: (work@and_tb), line:4
      |vpiFullName:work@and_tb
      |vpiStmt:
      \_sys_func_call: ($monitor), line:5, parent:work@and_tb
        |vpiName:$monitor
        |vpiArgument:
        \_constant: , line:5
          |vpiConstType:6
          |vpiDecompile:"@%0dns %0d & %0d = %0d"
          |vpiSize:24
          |STRING:"@%0dns %0d & %0d = %0d"
        |vpiArgument:
        \_sys_func_call: ($time), line:5
          |vpiName:$time
        |vpiArgument:
        \_ref_obj: (a), line:5
          |vpiName:a
        |vpiArgument:
        \_ref_obj: (b), line:5
          |vpiName:b
        |vpiArgument:
        \_ref_obj: (o), line:5
          |vpiName:o
      |vpiStmt:
      \_delay_control: , line:6, parent:work@and_tb
        |#100
        |vpiStmt:
        \_sys_func_call: ($finish), line:6
          |vpiName:$finish
  |vpiProcess:
  \_initial: , parent:work@and_tb
    |vpiStmt:
    \_begin: (work@and_tb), line:10
      |vpiFullName:work@and_tb
      |vpiStmt:
      \_assignment: , line:11, parent:work@and_tb
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (work@and_tb.a), line:11, parent:work@and_tb
          |vpiName:a
          |vpiFullName:work@and_tb.a
          |vpiActual:
          \_logic_net: (work@and_tb.a), line:2, parent:work@and_tb
            |vpiName:a
            |vpiFullName:work@and_tb.a
            |vpiNetType:36
        |vpiRhs:
        \_constant: , line:11
          |vpiConstType:3
          |vpiDecompile:'b0
          |vpiSize:1
          |BIN:0
      |vpiStmt:
      \_assignment: , line:12, parent:work@and_tb
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (work@and_tb.b), line:12, parent:work@and_tb
          |vpiName:b
          |vpiFullName:work@and_tb.b
          |vpiActual:
          \_logic_net: (work@and_tb.b), line:2, parent:work@and_tb
            |vpiName:b
            |vpiFullName:work@and_tb.b
            |vpiNetType:36
        |vpiRhs:
        \_constant: , line:12
          |vpiConstType:3
          |vpiDecompile:'b0
          |vpiSize:1
          |BIN:0
      |vpiStmt:
      \_delay_control: , line:13, parent:work@and_tb
        |#1
        |vpiStmt:
        \_immediate_assert: , line:13
          |vpiExpr:
          \_operation: , line:13
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@and_tb.o), line:13
              |vpiName:o
              |vpiFullName:work@and_tb.o
              |vpiActual:
              \_logic_net: (work@and_tb.o), line:1, parent:work@and_tb
                |vpiName:o
                |vpiFullName:work@and_tb.o
            |vpiOperand:
            \_operation: , line:13
              |vpiOpType:28
              |vpiOperand:
              \_ref_obj: (work@and_tb.a), line:13
                |vpiName:a
                |vpiFullName:work@and_tb.a
                |vpiActual:
                \_logic_net: (work@and_tb.a), line:2, parent:work@and_tb
              |vpiOperand:
              \_ref_obj: (work@and_tb.b), line:13
                |vpiName:b
                |vpiFullName:work@and_tb.b
                |vpiActual:
                \_logic_net: (work@and_tb.b), line:2, parent:work@and_tb
          |vpiStmt:
          \_sys_func_call: ($display), line:13
            |vpiName:$display
            |vpiArgument:
            \_constant: , line:13
              |vpiConstType:6
              |vpiDecompile:"OK!"
              |vpiSize:5
              |STRING:"OK!"
          |vpiElseStmt:
          \_sys_func_call: ($fatal), line:13
            |vpiName:$fatal
            |vpiArgument:
            \_constant: , line:13
              |vpiConstType:7
              |vpiDecompile:1
              |vpiSize:32
              |INT:1
            |vpiArgument:
            \_constant: , line:13
              |vpiConstType:6
              |vpiDecompile:"o != (a & b)!"
              |vpiSize:15
              |STRING:"o != (a & b)!"
      |vpiStmt:
      \_delay_control: , line:14, parent:work@and_tb
        |#5
        |vpiStmt:
        \_assignment: , line:15
          |vpiOpType:82
          |vpiBlocking:1
          |vpiLhs:
          \_ref_obj: (work@and_tb.a), line:15
            |vpiName:a
            |vpiFullName:work@and_tb.a
            |vpiActual:
            \_logic_net: (work@and_tb.a), line:2, parent:work@and_tb
          |vpiRhs:
          \_constant: , line:15
            |vpiConstType:3
            |vpiDecompile:'b0
            |vpiSize:1
            |BIN:0
      |vpiStmt:
      \_assignment: , line:16, parent:work@and_tb
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (work@and_tb.b), line:16, parent:work@and_tb
          |vpiName:b
          |vpiFullName:work@and_tb.b
          |vpiActual:
          \_logic_net: (work@and_tb.b), line:2, parent:work@and_tb
        |vpiRhs:
        \_constant: , line:16
          |vpiConstType:3
          |vpiDecompile:'b1
          |vpiSize:1
          |BIN:1
      |vpiStmt:
      \_delay_control: , line:17, parent:work@and_tb
        |#1
        |vpiStmt:
        \_immediate_assert: , line:17
          |vpiExpr:
          \_operation: , line:17
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@and_tb.o), line:17
              |vpiName:o
              |vpiFullName:work@and_tb.o
              |vpiActual:
              \_logic_net: (work@and_tb.o), line:1, parent:work@and_tb
            |vpiOperand:
            \_operation: , line:17
              |vpiOpType:28
              |vpiOperand:
              \_ref_obj: (work@and_tb.a), line:17
                |vpiName:a
                |vpiFullName:work@and_tb.a
                |vpiActual:
                \_logic_net: (work@and_tb.a), line:2, parent:work@and_tb
              |vpiOperand:
              \_ref_obj: (work@and_tb.b), line:17
                |vpiName:b
                |vpiFullName:work@and_tb.b
                |vpiActual:
                \_logic_net: (work@and_tb.b), line:2, parent:work@and_tb
          |vpiStmt:
          \_sys_func_call: ($display), line:17
            |vpiName:$display
            |vpiArgument:
            \_constant: , line:17
              |vpiConstType:6
              |vpiDecompile:"OK!"
              |vpiSize:5
              |STRING:"OK!"
          |vpiElseStmt:
          \_sys_func_call: ($fatal), line:17
            |vpiName:$fatal
            |vpiArgument:
            \_constant: , line:17
              |vpiConstType:7
              |vpiDecompile:1
              |vpiSize:32
              |INT:1
            |vpiArgument:
            \_constant: , line:17
              |vpiConstType:6
              |vpiDecompile:"o != (a & b)!"
              |vpiSize:15
              |STRING:"o != (a & b)!"
      |vpiStmt:
      \_delay_control: , line:18, parent:work@and_tb
        |#5
        |vpiStmt:
        \_assignment: , line:19
          |vpiOpType:82
          |vpiBlocking:1
          |vpiLhs:
          \_ref_obj: (work@and_tb.a), line:19
            |vpiName:a
            |vpiFullName:work@and_tb.a
            |vpiActual:
            \_logic_net: (work@and_tb.a), line:2, parent:work@and_tb
          |vpiRhs:
          \_constant: , line:19
            |vpiConstType:3
            |vpiDecompile:'b1
            |vpiSize:1
            |BIN:1
      |vpiStmt:
      \_assignment: , line:20, parent:work@and_tb
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (work@and_tb.b), line:20, parent:work@and_tb
          |vpiName:b
          |vpiFullName:work@and_tb.b
          |vpiActual:
          \_logic_net: (work@and_tb.b), line:2, parent:work@and_tb
        |vpiRhs:
        \_constant: , line:20
          |vpiConstType:3
          |vpiDecompile:'b0
          |vpiSize:1
          |BIN:0
      |vpiStmt:
      \_delay_control: , line:21, parent:work@and_tb
        |#1
        |vpiStmt:
        \_immediate_assert: , line:21
          |vpiExpr:
          \_operation: , line:21
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@and_tb.o), line:21
              |vpiName:o
              |vpiFullName:work@and_tb.o
              |vpiActual:
              \_logic_net: (work@and_tb.o), line:1, parent:work@and_tb
            |vpiOperand:
            \_operation: , line:21
              |vpiOpType:28
              |vpiOperand:
              \_ref_obj: (work@and_tb.a), line:21
                |vpiName:a
                |vpiFullName:work@and_tb.a
                |vpiActual:
                \_logic_net: (work@and_tb.a), line:2, parent:work@and_tb
              |vpiOperand:
              \_ref_obj: (work@and_tb.b), line:21
                |vpiName:b
                |vpiFullName:work@and_tb.b
                |vpiActual:
                \_logic_net: (work@and_tb.b), line:2, parent:work@and_tb
          |vpiStmt:
          \_sys_func_call: ($display), line:21
            |vpiName:$display
            |vpiArgument:
            \_constant: , line:21
              |vpiConstType:6
              |vpiDecompile:"OK!"
              |vpiSize:5
              |STRING:"OK!"
          |vpiElseStmt:
          \_sys_func_call: ($fatal), line:21
            |vpiName:$fatal
            |vpiArgument:
            \_constant: , line:21
              |vpiConstType:7
              |vpiDecompile:1
              |vpiSize:32
              |INT:1
            |vpiArgument:
            \_constant: , line:21
              |vpiConstType:6
              |vpiDecompile:"o != (a & b)!"
              |vpiSize:15
              |STRING:"o != (a & b)!"
      |vpiStmt:
      \_delay_control: , line:22, parent:work@and_tb
        |#5
        |vpiStmt:
        \_assignment: , line:23
          |vpiOpType:82
          |vpiBlocking:1
          |vpiLhs:
          \_ref_obj: (work@and_tb.a), line:23
            |vpiName:a
            |vpiFullName:work@and_tb.a
            |vpiActual:
            \_logic_net: (work@and_tb.a), line:2, parent:work@and_tb
          |vpiRhs:
          \_constant: , line:23
            |vpiConstType:3
            |vpiDecompile:'b1
            |vpiSize:1
            |BIN:1
      |vpiStmt:
      \_assignment: , line:24, parent:work@and_tb
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (work@and_tb.b), line:24, parent:work@and_tb
          |vpiName:b
          |vpiFullName:work@and_tb.b
          |vpiActual:
          \_logic_net: (work@and_tb.b), line:2, parent:work@and_tb
        |vpiRhs:
        \_constant: , line:24
          |vpiConstType:3
          |vpiDecompile:'b1
          |vpiSize:1
          |BIN:1
      |vpiStmt:
      \_delay_control: , line:25, parent:work@and_tb
        |#1
        |vpiStmt:
        \_immediate_assert: , line:25
          |vpiExpr:
          \_operation: , line:25
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@and_tb.o), line:25
              |vpiName:o
              |vpiFullName:work@and_tb.o
              |vpiActual:
              \_logic_net: (work@and_tb.o), line:1, parent:work@and_tb
            |vpiOperand:
            \_operation: , line:25
              |vpiOpType:28
              |vpiOperand:
              \_ref_obj: (work@and_tb.a), line:25
                |vpiName:a
                |vpiFullName:work@and_tb.a
                |vpiActual:
                \_logic_net: (work@and_tb.a), line:2, parent:work@and_tb
              |vpiOperand:
              \_ref_obj: (work@and_tb.b), line:25
                |vpiName:b
                |vpiFullName:work@and_tb.b
                |vpiActual:
                \_logic_net: (work@and_tb.b), line:2, parent:work@and_tb
          |vpiStmt:
          \_sys_func_call: ($display), line:25
            |vpiName:$display
            |vpiArgument:
            \_constant: , line:25
              |vpiConstType:6
              |vpiDecompile:"OK!"
              |vpiSize:5
              |STRING:"OK!"
          |vpiElseStmt:
          \_sys_func_call: ($fatal), line:25
            |vpiName:$fatal
            |vpiArgument:
            \_constant: , line:25
              |vpiConstType:7
              |vpiDecompile:1
              |vpiSize:32
              |INT:1
            |vpiArgument:
            \_constant: , line:25
              |vpiConstType:6
              |vpiDecompile:"o != (a & b)!"
              |vpiSize:15
              |STRING:"o != (a & b)!"
  |vpiPort:
  \_port: (o), line:1, parent:work@and_tb
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@and_tb.o), line:1, parent:work@and_tb
        |vpiName:o
        |vpiFullName:work@and_tb.o
  |vpiNet:
  \_logic_net: (work@and_tb.o), line:1, parent:work@and_tb
  |vpiNet:
  \_logic_net: (work@and_tb.a), line:2, parent:work@and_tb
    |vpiName:a
    |vpiFullName:work@and_tb.a
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@and_tb.b), line:2, parent:work@and_tb
    |vpiName:b
    |vpiFullName:work@and_tb.b
    |vpiNetType:36
|uhdmallModules:
\_module: work@dut (work@dut) dut.v:1: , parent:work@and_tb
  |vpiDefName:work@dut
  |vpiFullName:work@dut
  |vpiPort:
  \_port: (a), line:1, parent:work@dut
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.a), line:1, parent:work@dut
        |vpiName:a
        |vpiFullName:work@dut.a
        |vpiNetType:36
  |vpiPort:
  \_port: (b), line:1, parent:work@dut
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.b), line:1, parent:work@dut
        |vpiName:b
        |vpiFullName:work@dut.b
        |vpiNetType:36
  |vpiPort:
  \_port: (o), line:1, parent:work@dut
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.o), line:1, parent:work@dut
        |vpiName:o
        |vpiFullName:work@dut.o
        |vpiNetType:36
  |vpiContAssign:
  \_cont_assign: , line:3, parent:work@dut
    |vpiRhs:
    \_operation: , line:3
      |vpiOpType:28
      |vpiOperand:
      \_ref_obj: (work@dut.a), line:3
        |vpiName:a
        |vpiFullName:work@dut.a
      |vpiOperand:
      \_ref_obj: (work@dut.b), line:3
        |vpiName:b
        |vpiFullName:work@dut.b
        |vpiActual:
        \_logic_net: (work@and_tb.dut1.b), line:1, parent:work@and_tb.dut1
          |vpiName:b
          |vpiFullName:work@and_tb.dut1.b
          |vpiNetType:36
    |vpiLhs:
    \_ref_obj: (work@dut.o), line:3
      |vpiName:o
      |vpiFullName:work@dut.o
  |vpiNet:
  \_logic_net: (work@dut.a), line:1, parent:work@dut
  |vpiNet:
  \_logic_net: (work@dut.b), line:1, parent:work@dut
  |vpiNet:
  \_logic_net: (work@dut.o), line:1, parent:work@dut
|uhdmtopModules:
\_module: work@and_tb (work@and_tb) tb.v:1: 
  |vpiDefName:work@and_tb
  |vpiName:work@and_tb
  |vpiPort:
  \_port: (o), line:1, parent:work@and_tb
    |vpiName:o
    |vpiDirection:2
    |vpiTypedef:
    \_void_typespec: (logic), line:1
      |vpiName:logic
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@and_tb.o), line:1, parent:work@and_tb
        |vpiName:o
        |vpiFullName:work@and_tb.o
  |vpiModule:
  \_module: work@dut (work@and_tb.dut1) tb.v:28: , parent:work@and_tb
    |vpiDefName:work@dut
    |vpiName:dut1
    |vpiFullName:work@and_tb.dut1
    |vpiPort:
    \_port: (a), line:1, parent:work@and_tb.dut1
      |vpiName:a
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (a), line:28
        |vpiName:a
        |vpiActual:
        \_logic_net: (work@and_tb.a), line:2, parent:work@and_tb
          |vpiName:a
          |vpiFullName:work@and_tb.a
          |vpiNetType:36
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@and_tb.dut1.a), line:1, parent:work@and_tb.dut1
          |vpiName:a
          |vpiFullName:work@and_tb.dut1.a
          |vpiNetType:36
    |vpiPort:
    \_port: (b), line:1, parent:work@and_tb.dut1
      |vpiName:b
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (b), line:28
        |vpiName:b
        |vpiActual:
        \_logic_net: (work@and_tb.b), line:2, parent:work@and_tb
          |vpiName:b
          |vpiFullName:work@and_tb.b
          |vpiNetType:36
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@and_tb.dut1.b), line:1, parent:work@and_tb.dut1
          |vpiName:b
          |vpiFullName:work@and_tb.dut1.b
          |vpiNetType:36
    |vpiPort:
    \_port: (o), line:1, parent:work@and_tb.dut1
      |vpiName:o
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (o), line:28
        |vpiName:o
        |vpiActual:
        \_logic_net: (work@and_tb.o), line:1, parent:work@and_tb
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@and_tb.dut1.o), line:1, parent:work@and_tb.dut1
          |vpiName:o
          |vpiFullName:work@and_tb.dut1.o
          |vpiNetType:36
    |vpiNet:
    \_logic_net: (work@and_tb.dut1.a), line:1, parent:work@and_tb.dut1
    |vpiNet:
    \_logic_net: (work@and_tb.dut1.b), line:1, parent:work@and_tb.dut1
    |vpiNet:
    \_logic_net: (work@and_tb.dut1.o), line:1, parent:work@and_tb.dut1
    |vpiInstance:
    \_module: work@and_tb (work@and_tb) tb.v:1: 
  |vpiNet:
  \_logic_net: (work@and_tb.o), line:1, parent:work@and_tb
  |vpiNet:
  \_logic_net: (work@and_tb.a), line:2, parent:work@and_tb
  |vpiNet:
  \_logic_net: (work@and_tb.b), line:2, parent:work@and_tb
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 6

