<stg><name>backprop</name>


<trans_list>

<trans id="8021" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8022" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln275" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10066" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10067" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8025" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8026" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8027" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8028" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8029" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8030" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8031" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8032" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8033" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8034" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8035" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8036" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8037" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8038" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10142" from="18" to="92">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10143" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10069" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10070" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10071" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10072" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10073" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10074" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10075" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10076" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10077" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10078" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10079" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10080" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10081" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10082" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10083" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10084" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10085" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10086" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10087" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10088" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10089" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10090" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10091" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10092" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10093" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10094" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10095" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10096" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10097" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10098" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10099" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10100" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10101" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10102" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10103" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10104" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10105" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10106" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10107" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10108" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10109" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10110" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10111" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10112" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10113" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10114" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10115" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10116" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10117" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10118" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10119" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10120" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10121" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10122" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10123" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10124" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10125" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10126" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10127" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10128" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10129" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10130" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10131" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10132" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10133" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10134" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10135" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10136" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10137" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10138" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10139" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10140" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10141" from="91" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8115" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10152" from="93" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10153" from="93" to="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10145" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10146" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10147" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10148" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10149" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10150" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10151" from="100" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8126" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10208" from="102" to="156">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10209" from="102" to="103">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10155" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10156" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10157" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10158" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10159" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10160" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10161" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10162" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10163" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10164" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10165" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10166" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10167" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10168" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10169" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10170" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10171" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10172" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10173" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10174" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10175" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10176" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10177" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10178" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10179" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10180" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10181" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10182" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10183" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10184" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10185" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10186" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10187" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10188" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10189" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10190" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10191" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10192" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10193" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10194" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10195" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10196" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10197" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10198" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10199" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10200" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10201" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10202" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10203" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10204" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10205" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10206" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10207" from="155" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8183" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8184" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8185" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8186" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8187" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8188" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8189" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8190" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8191" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8192" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8193" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8194" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8195" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8196" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8197" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8198" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8199" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8200" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8201" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8202" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8203" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8204" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8205" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8206" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8207" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8208" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8209" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8210" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8211" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8212" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8213" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8214" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8215" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10539" from="189" to="518">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10540" from="189" to="190">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10211" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10212" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10213" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10214" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10215" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10216" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10217" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10218" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10219" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10220" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10221" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10222" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10223" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10224" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10225" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10226" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10227" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10228" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10229" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10230" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10231" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10232" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10233" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10234" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10235" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10236" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10237" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10238" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10239" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10240" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10241" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10242" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10243" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10244" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10245" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10246" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10247" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10248" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10249" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10250" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10251" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10252" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10253" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10254" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10255" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10256" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10257" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10258" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10259" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10260" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10261" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10262" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10263" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10264" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10265" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10266" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10267" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10268" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10269" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10270" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10271" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10272" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10273" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10274" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10275" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10276" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10277" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10278" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10279" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10280" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10281" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10282" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10283" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10284" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10285" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10286" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10287" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10288" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10289" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10290" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10291" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10292" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10293" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10294" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10295" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10296" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10297" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10298" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10299" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10300" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10301" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10302" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10303" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10304" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10305" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10306" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10307" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10308" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10309" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10310" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10311" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10312" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10313" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10314" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10315" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10316" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10317" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10318" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10319" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10320" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10321" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10322" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10323" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10324" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10325" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10326" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10327" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10328" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10329" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10330" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10331" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10332" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10333" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10334" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10335" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10336" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10337" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10338" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10339" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10340" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10341" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10342" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10343" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10344" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10345" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10346" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10347" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10348" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10349" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10350" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10351" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10352" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10353" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10354" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10355" from="334" to="335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10356" from="335" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10357" from="336" to="337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10358" from="337" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10359" from="338" to="339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10360" from="339" to="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10361" from="340" to="341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10362" from="341" to="342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10363" from="342" to="343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10364" from="343" to="344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10365" from="344" to="345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10366" from="345" to="346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10367" from="346" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10368" from="347" to="348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10369" from="348" to="349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10370" from="349" to="350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10371" from="350" to="351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10372" from="351" to="352">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10373" from="352" to="353">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10374" from="353" to="354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10375" from="354" to="355">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10376" from="355" to="356">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10377" from="356" to="357">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10378" from="357" to="358">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10379" from="358" to="359">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10380" from="359" to="360">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10381" from="360" to="361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10382" from="361" to="362">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10383" from="362" to="363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10384" from="363" to="364">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10385" from="364" to="365">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10386" from="365" to="366">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10387" from="366" to="367">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10388" from="367" to="368">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10389" from="368" to="369">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10390" from="369" to="370">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10391" from="370" to="371">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10392" from="371" to="372">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10393" from="372" to="373">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10394" from="373" to="374">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10395" from="374" to="375">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10396" from="375" to="376">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10397" from="376" to="377">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10398" from="377" to="378">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10399" from="378" to="379">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10400" from="379" to="380">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10401" from="380" to="381">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10402" from="381" to="382">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10403" from="382" to="383">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10404" from="383" to="384">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10405" from="384" to="385">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10406" from="385" to="386">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10407" from="386" to="387">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10408" from="387" to="388">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10409" from="388" to="389">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10410" from="389" to="390">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10411" from="390" to="391">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10412" from="391" to="392">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10413" from="392" to="393">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10414" from="393" to="394">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10415" from="394" to="395">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10416" from="395" to="396">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10417" from="396" to="397">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10418" from="397" to="398">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10419" from="398" to="399">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10420" from="399" to="400">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10421" from="400" to="401">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10422" from="401" to="402">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10423" from="402" to="403">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10424" from="403" to="404">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10425" from="404" to="405">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10426" from="405" to="406">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10427" from="406" to="407">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10428" from="407" to="408">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10429" from="408" to="409">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10430" from="409" to="410">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10431" from="410" to="411">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10432" from="411" to="412">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10433" from="412" to="413">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10434" from="413" to="414">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10435" from="414" to="415">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10436" from="415" to="416">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10437" from="416" to="417">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10438" from="417" to="418">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10439" from="418" to="419">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10440" from="419" to="420">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10441" from="420" to="421">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10442" from="421" to="422">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10443" from="422" to="423">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10444" from="423" to="424">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10445" from="424" to="425">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10446" from="425" to="426">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10447" from="426" to="427">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10448" from="427" to="428">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10449" from="428" to="429">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10450" from="429" to="430">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10451" from="430" to="431">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10452" from="431" to="432">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10453" from="432" to="433">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10454" from="433" to="434">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10455" from="434" to="435">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10456" from="435" to="436">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10457" from="436" to="437">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10458" from="437" to="438">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10459" from="438" to="439">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10460" from="439" to="440">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10461" from="440" to="441">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10462" from="441" to="442">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10463" from="442" to="443">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10464" from="443" to="444">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10465" from="444" to="445">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10466" from="445" to="446">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10467" from="446" to="447">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10468" from="447" to="448">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10469" from="448" to="449">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10470" from="449" to="450">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10471" from="450" to="451">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10472" from="451" to="452">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10473" from="452" to="453">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10474" from="453" to="454">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10475" from="454" to="455">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10476" from="455" to="456">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10477" from="456" to="457">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10478" from="457" to="458">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10479" from="458" to="459">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10480" from="459" to="460">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10481" from="460" to="461">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10482" from="461" to="462">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10483" from="462" to="463">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10484" from="463" to="464">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10485" from="464" to="465">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10486" from="465" to="466">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10487" from="466" to="467">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10488" from="467" to="468">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10489" from="468" to="469">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10490" from="469" to="470">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10491" from="470" to="471">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10492" from="471" to="472">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10493" from="472" to="473">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10494" from="473" to="474">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10495" from="474" to="475">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10496" from="475" to="476">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10497" from="476" to="477">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10498" from="477" to="478">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10499" from="478" to="479">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10500" from="479" to="480">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10501" from="480" to="481">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10502" from="481" to="482">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10503" from="482" to="483">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10504" from="483" to="484">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10505" from="484" to="485">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10506" from="485" to="486">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10507" from="486" to="487">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10508" from="487" to="488">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10509" from="488" to="489">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10510" from="489" to="490">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10511" from="490" to="491">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10512" from="491" to="492">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10513" from="492" to="493">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10514" from="493" to="494">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10515" from="494" to="495">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10516" from="495" to="496">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10517" from="496" to="497">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10518" from="497" to="498">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10519" from="498" to="499">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10520" from="499" to="500">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10521" from="500" to="501">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10522" from="501" to="502">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10523" from="502" to="503">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10524" from="503" to="504">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10525" from="504" to="505">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10526" from="505" to="506">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10527" from="506" to="507">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10528" from="507" to="508">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10529" from="508" to="509">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10530" from="509" to="510">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10531" from="510" to="511">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10532" from="511" to="512">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10533" from="512" to="513">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10534" from="513" to="514">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10535" from="514" to="515">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10536" from="515" to="516">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10537" from="516" to="517">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10538" from="517" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8547" from="518" to="519">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10549" from="519" to="527">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10550" from="519" to="520">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10542" from="520" to="521">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10543" from="521" to="522">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10544" from="522" to="523">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10545" from="523" to="524">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10546" from="524" to="525">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10547" from="525" to="526">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10548" from="526" to="519">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8558" from="527" to="528">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10605" from="528" to="582">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10606" from="528" to="529">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10552" from="529" to="530">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10553" from="530" to="531">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10554" from="531" to="532">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10555" from="532" to="533">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10556" from="533" to="534">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10557" from="534" to="535">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10558" from="535" to="536">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10559" from="536" to="537">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10560" from="537" to="538">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10561" from="538" to="539">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10562" from="539" to="540">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10563" from="540" to="541">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10564" from="541" to="542">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10565" from="542" to="543">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10566" from="543" to="544">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10567" from="544" to="545">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10568" from="545" to="546">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10569" from="546" to="547">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10570" from="547" to="548">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10571" from="548" to="549">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10572" from="549" to="550">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10573" from="550" to="551">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10574" from="551" to="552">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10575" from="552" to="553">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10576" from="553" to="554">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10577" from="554" to="555">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10578" from="555" to="556">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10579" from="556" to="557">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10580" from="557" to="558">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10581" from="558" to="559">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10582" from="559" to="560">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10583" from="560" to="561">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10584" from="561" to="562">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10585" from="562" to="563">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10586" from="563" to="564">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10587" from="564" to="565">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10588" from="565" to="566">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10589" from="566" to="567">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10590" from="567" to="568">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10591" from="568" to="569">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10592" from="569" to="570">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10593" from="570" to="571">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10594" from="571" to="572">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10595" from="572" to="573">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10596" from="573" to="574">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10597" from="574" to="575">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10598" from="575" to="576">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10599" from="576" to="577">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10600" from="577" to="578">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10601" from="578" to="579">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10602" from="579" to="580">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10603" from="580" to="581">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10604" from="581" to="528">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8615" from="582" to="583">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8616" from="583" to="584">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8617" from="584" to="585">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8618" from="585" to="586">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8619" from="586" to="587">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8620" from="587" to="588">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8621" from="588" to="589">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8622" from="589" to="590">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8623" from="590" to="591">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8624" from="591" to="592">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8625" from="592" to="593">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8626" from="593" to="594">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8627" from="594" to="595">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8628" from="595" to="596">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8629" from="596" to="597">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8630" from="597" to="598">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8631" from="598" to="599">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8632" from="599" to="600">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8633" from="600" to="601">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8634" from="601" to="602">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8635" from="602" to="603">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8636" from="603" to="604">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8637" from="604" to="605">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8638" from="605" to="606">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8639" from="606" to="607">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8640" from="607" to="608">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8641" from="608" to="609">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8642" from="609" to="610">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8643" from="610" to="611">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8644" from="611" to="612">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8645" from="612" to="613">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8646" from="613" to="614">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8647" from="614" to="615">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10608" from="615" to="616">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10609" from="616" to="617">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10610" from="617" to="618">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10611" from="618" to="619">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10612" from="619" to="620">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10613" from="620" to="621">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10614" from="621" to="622">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10615" from="622" to="623">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10616" from="623" to="624">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10617" from="624" to="625">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10618" from="625" to="626">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10619" from="626" to="627">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10620" from="627" to="628">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10621" from="628" to="629">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10622" from="629" to="630">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10623" from="630" to="631">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10624" from="631" to="632">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10625" from="632" to="633">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10626" from="633" to="634">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10627" from="634" to="635">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10628" from="635" to="636">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10629" from="636" to="637">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10630" from="637" to="638">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10631" from="638" to="639">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10632" from="639" to="640">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10633" from="640" to="641">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10634" from="641" to="642">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10635" from="642" to="643">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10636" from="643" to="644">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10637" from="644" to="645">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10638" from="645" to="646">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10639" from="646" to="647">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10640" from="647" to="648">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10641" from="648" to="649">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10642" from="649" to="650">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10643" from="650" to="651">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10644" from="651" to="652">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10645" from="652" to="653">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10646" from="653" to="654">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10647" from="654" to="655">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10648" from="655" to="656">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10649" from="656" to="657">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10650" from="657" to="658">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10651" from="658" to="659">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10652" from="659" to="660">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10653" from="660" to="661">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10654" from="661" to="662">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10655" from="662" to="663">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10656" from="663" to="664">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10657" from="664" to="665">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10658" from="665" to="666">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10659" from="666" to="667">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10660" from="667" to="668">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10661" from="668" to="669">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10662" from="669" to="670">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10663" from="670" to="671">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10664" from="671" to="672">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10665" from="672" to="673">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10666" from="673" to="674">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10667" from="674" to="675">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10668" from="675" to="676">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10669" from="676" to="677">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10670" from="677" to="678">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10671" from="678" to="679">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10672" from="679" to="680">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10673" from="680" to="681">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10674" from="681" to="682">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10675" from="682" to="683">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10676" from="683" to="684">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10677" from="684" to="685">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10678" from="685" to="686">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10679" from="686" to="687">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10680" from="687" to="688">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10681" from="688" to="689">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10682" from="689" to="690">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10683" from="690" to="691">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10684" from="691" to="692">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10685" from="692" to="693">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10686" from="693" to="694">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10687" from="694" to="695">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10688" from="695" to="696">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10689" from="696" to="697">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10690" from="697" to="698">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10691" from="698" to="699">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10692" from="699" to="700">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10693" from="700" to="701">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10694" from="701" to="702">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10695" from="702" to="703">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10696" from="703" to="704">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10697" from="704" to="705">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10698" from="705" to="706">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10699" from="706" to="707">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10700" from="707" to="708">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10701" from="708" to="709">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10702" from="709" to="710">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10703" from="710" to="711">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10704" from="711" to="712">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10705" from="712" to="713">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10706" from="713" to="714">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10707" from="714" to="715">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10708" from="715" to="716">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10709" from="716" to="717">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10710" from="717" to="718">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10711" from="718" to="719">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10712" from="719" to="720">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10713" from="720" to="721">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10714" from="721" to="722">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10715" from="722" to="723">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10716" from="723" to="724">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10717" from="724" to="725">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10718" from="725" to="726">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10719" from="726" to="727">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10720" from="727" to="728">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10721" from="728" to="729">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10722" from="729" to="730">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10723" from="730" to="731">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10724" from="731" to="732">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10725" from="732" to="733">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10726" from="733" to="734">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10727" from="734" to="735">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10728" from="735" to="736">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10729" from="736" to="737">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10730" from="737" to="738">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10731" from="738" to="739">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10732" from="739" to="740">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10733" from="740" to="741">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10734" from="741" to="742">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10735" from="742" to="743">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10736" from="743" to="744">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10737" from="744" to="745">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10738" from="745" to="746">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10739" from="746" to="747">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10740" from="747" to="748">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10741" from="748" to="749">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10742" from="749" to="750">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10743" from="750" to="751">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10744" from="751" to="752">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10745" from="752" to="753">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10746" from="753" to="754">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10747" from="754" to="755">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10748" from="755" to="756">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10749" from="756" to="757">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10750" from="757" to="758">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10751" from="758" to="759">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10752" from="759" to="760">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10753" from="760" to="761">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10754" from="761" to="762">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10755" from="762" to="763">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10756" from="763" to="764">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10757" from="764" to="765">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10758" from="765" to="766">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10759" from="766" to="767">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10760" from="767" to="768">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10761" from="768" to="769">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10762" from="769" to="770">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10763" from="770" to="771">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10764" from="771" to="772">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10765" from="772" to="773">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10766" from="773" to="774">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10767" from="774" to="775">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10768" from="775" to="776">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10769" from="776" to="777">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10770" from="777" to="778">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10771" from="778" to="779">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10772" from="779" to="780">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10773" from="780" to="781">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10774" from="781" to="782">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10775" from="782" to="783">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10776" from="783" to="784">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10777" from="784" to="785">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10778" from="785" to="786">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10779" from="786" to="787">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10780" from="787" to="788">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10781" from="788" to="789">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10782" from="789" to="790">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10783" from="790" to="791">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10784" from="791" to="792">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10785" from="792" to="793">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10786" from="793" to="794">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10787" from="794" to="795">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10788" from="795" to="796">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10789" from="796" to="797">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10790" from="797" to="798">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10791" from="798" to="799">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10792" from="799" to="800">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10793" from="800" to="801">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10794" from="801" to="802">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10795" from="802" to="803">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10796" from="803" to="804">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10797" from="804" to="805">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10798" from="805" to="806">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10799" from="806" to="807">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10800" from="807" to="808">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10801" from="808" to="809">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10802" from="809" to="810">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10803" from="810" to="811">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10804" from="811" to="812">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10805" from="812" to="813">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10806" from="813" to="814">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10807" from="814" to="815">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10808" from="815" to="816">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10809" from="816" to="817">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10810" from="817" to="818">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10811" from="818" to="819">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10812" from="819" to="820">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10813" from="820" to="821">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10814" from="821" to="822">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10815" from="822" to="823">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10816" from="823" to="824">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10817" from="824" to="825">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10818" from="825" to="826">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10819" from="826" to="827">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10820" from="827" to="828">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10821" from="828" to="829">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10822" from="829" to="830">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10823" from="830" to="831">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10824" from="831" to="832">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10825" from="832" to="833">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10826" from="833" to="834">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10827" from="834" to="835">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10828" from="835" to="836">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10829" from="836" to="837">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10830" from="837" to="838">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10831" from="838" to="839">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10832" from="839" to="840">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10833" from="840" to="841">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10834" from="841" to="842">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10835" from="842" to="843">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10836" from="843" to="844">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10837" from="844" to="845">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10838" from="845" to="846">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10839" from="846" to="847">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10840" from="847" to="848">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10841" from="848" to="849">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10842" from="849" to="850">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10843" from="850" to="851">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10844" from="851" to="852">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10845" from="852" to="853">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10846" from="853" to="854">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10847" from="854" to="855">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10848" from="855" to="856">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10849" from="856" to="857">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10850" from="857" to="858">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10851" from="858" to="859">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10852" from="859" to="860">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10853" from="860" to="861">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10854" from="861" to="862">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10855" from="862" to="863">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10856" from="863" to="864">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10857" from="864" to="865">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10858" from="865" to="866">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10859" from="866" to="867">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10860" from="867" to="868">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10861" from="868" to="869">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10862" from="869" to="870">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10863" from="870" to="871">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10864" from="871" to="872">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10865" from="872" to="873">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10866" from="873" to="874">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10867" from="874" to="875">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10868" from="875" to="876">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10869" from="876" to="877">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10870" from="877" to="878">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10871" from="878" to="879">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10935" from="879" to="943">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10936" from="879" to="880">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10872" from="880" to="881">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10873" from="881" to="882">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10874" from="882" to="883">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10875" from="883" to="884">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10876" from="884" to="885">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10877" from="885" to="886">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10878" from="886" to="887">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10879" from="887" to="888">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10880" from="888" to="889">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10881" from="889" to="890">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10882" from="890" to="891">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10883" from="891" to="892">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10884" from="892" to="893">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10885" from="893" to="894">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10886" from="894" to="895">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10887" from="895" to="896">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10888" from="896" to="897">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10889" from="897" to="898">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10890" from="898" to="899">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10891" from="899" to="900">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10892" from="900" to="901">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10893" from="901" to="902">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10894" from="902" to="903">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10895" from="903" to="904">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10896" from="904" to="905">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10897" from="905" to="906">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10898" from="906" to="907">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10899" from="907" to="908">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10900" from="908" to="909">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10901" from="909" to="910">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10902" from="910" to="911">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10903" from="911" to="912">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10904" from="912" to="913">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10905" from="913" to="914">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10906" from="914" to="915">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10907" from="915" to="916">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10908" from="916" to="917">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10909" from="917" to="918">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10910" from="918" to="919">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10911" from="919" to="920">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10912" from="920" to="921">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10913" from="921" to="922">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10914" from="922" to="923">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10915" from="923" to="924">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10916" from="924" to="925">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10917" from="925" to="926">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10918" from="926" to="927">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10919" from="927" to="928">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10920" from="928" to="929">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10921" from="929" to="930">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10922" from="930" to="931">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10923" from="931" to="932">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10924" from="932" to="933">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10925" from="933" to="934">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10926" from="934" to="935">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10927" from="935" to="936">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10928" from="936" to="937">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10929" from="937" to="938">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10930" from="938" to="939">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10931" from="939" to="940">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10932" from="940" to="941">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10933" from="941" to="942">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10934" from="942" to="615">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9242" from="943" to="944">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10938" from="944" to="945">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10944" from="945" to="951">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10945" from="945" to="946">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10939" from="946" to="947">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10940" from="947" to="948">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10941" from="948" to="949">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10942" from="949" to="950">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10943" from="950" to="944">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9253" from="951" to="952">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10999" from="952" to="1005">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11000" from="952" to="953">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="10947" from="953" to="954">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10948" from="954" to="955">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10949" from="955" to="956">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10950" from="956" to="957">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10951" from="957" to="958">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10952" from="958" to="959">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10953" from="959" to="960">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10954" from="960" to="961">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10955" from="961" to="962">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10956" from="962" to="963">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10957" from="963" to="964">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10958" from="964" to="965">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10959" from="965" to="966">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10960" from="966" to="967">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10961" from="967" to="968">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10962" from="968" to="969">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10963" from="969" to="970">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10964" from="970" to="971">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10965" from="971" to="972">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10966" from="972" to="973">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10967" from="973" to="974">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10968" from="974" to="975">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10969" from="975" to="976">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10970" from="976" to="977">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10971" from="977" to="978">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10972" from="978" to="979">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10973" from="979" to="980">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10974" from="980" to="981">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10975" from="981" to="982">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10976" from="982" to="983">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10977" from="983" to="984">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10978" from="984" to="985">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10979" from="985" to="986">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10980" from="986" to="987">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10981" from="987" to="988">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10982" from="988" to="989">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10983" from="989" to="990">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10984" from="990" to="991">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10985" from="991" to="992">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10986" from="992" to="993">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10987" from="993" to="994">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10988" from="994" to="995">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10989" from="995" to="996">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10990" from="996" to="997">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10991" from="997" to="998">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10992" from="998" to="999">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10993" from="999" to="1000">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10994" from="1000" to="1001">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10995" from="1001" to="1002">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10996" from="1002" to="1003">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10997" from="1003" to="1004">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10998" from="1004" to="952">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9432" from="1005" to="1006">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11021" from="1006" to="1026">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11022" from="1006" to="1007">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11002" from="1007" to="1008">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11003" from="1008" to="1009">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11004" from="1009" to="1010">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11005" from="1010" to="1011">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11006" from="1011" to="1012">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11007" from="1012" to="1013">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11008" from="1013" to="1014">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11009" from="1014" to="1015">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11010" from="1015" to="1016">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11011" from="1016" to="1017">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11012" from="1017" to="1018">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11013" from="1018" to="1019">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11014" from="1019" to="1020">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11015" from="1020" to="1021">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11016" from="1021" to="1022">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11017" from="1022" to="1023">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11018" from="1023" to="1024">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11019" from="1024" to="1025">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11020" from="1025" to="1006">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9455" from="1026" to="1027">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11070" from="1027" to="1074">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11071" from="1027" to="1028">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11024" from="1028" to="1029">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11025" from="1029" to="1030">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11026" from="1030" to="1031">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11027" from="1031" to="1032">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11028" from="1032" to="1033">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11029" from="1033" to="1034">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11030" from="1034" to="1035">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11031" from="1035" to="1036">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11032" from="1036" to="1037">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11033" from="1037" to="1038">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11034" from="1038" to="1039">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11035" from="1039" to="1040">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11036" from="1040" to="1041">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11037" from="1041" to="1042">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11038" from="1042" to="1043">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11039" from="1043" to="1044">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11040" from="1044" to="1045">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11041" from="1045" to="1046">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11042" from="1046" to="1047">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11043" from="1047" to="1048">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11044" from="1048" to="1049">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11045" from="1049" to="1050">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11046" from="1050" to="1051">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11047" from="1051" to="1052">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11048" from="1052" to="1053">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11049" from="1053" to="1054">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11050" from="1054" to="1055">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11051" from="1055" to="1056">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11052" from="1056" to="1057">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11053" from="1057" to="1058">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11054" from="1058" to="1059">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11055" from="1059" to="1060">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11056" from="1060" to="1061">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11057" from="1061" to="1062">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11058" from="1062" to="1063">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11059" from="1063" to="1064">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11060" from="1064" to="1065">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11061" from="1065" to="1066">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11062" from="1066" to="1067">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11063" from="1067" to="1068">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11064" from="1068" to="1069">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11065" from="1069" to="1070">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11066" from="1070" to="1071">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11067" from="1071" to="1072">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11068" from="1072" to="1073">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11069" from="1073" to="1027">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9505" from="1074" to="1075">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11085" from="1075" to="1088">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11086" from="1075" to="1076">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11073" from="1076" to="1077">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11074" from="1077" to="1078">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11075" from="1078" to="1079">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11076" from="1079" to="1080">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11077" from="1080" to="1081">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11078" from="1081" to="1082">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11079" from="1082" to="1083">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11080" from="1083" to="1084">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11081" from="1084" to="1085">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11082" from="1085" to="1086">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11083" from="1086" to="1087">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11084" from="1087" to="1075">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9521" from="1088" to="1089">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11097" from="1089" to="1099">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11098" from="1089" to="1090">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11088" from="1090" to="1091">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11089" from="1091" to="1092">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11090" from="1092" to="1093">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11091" from="1093" to="1094">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11092" from="1094" to="1095">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11093" from="1095" to="1096">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11094" from="1096" to="1097">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11095" from="1097" to="1098">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11096" from="1098" to="1089">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9534" from="1099" to="1100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11129" from="1100" to="1130">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11130" from="1100" to="1101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11100" from="1101" to="1102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11101" from="1102" to="1103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11102" from="1103" to="1104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11103" from="1104" to="1105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11104" from="1105" to="1106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11105" from="1106" to="1107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11106" from="1107" to="1108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11107" from="1108" to="1109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11108" from="1109" to="1110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11109" from="1110" to="1111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11110" from="1111" to="1112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11111" from="1112" to="1113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11112" from="1113" to="1114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11113" from="1114" to="1115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11114" from="1115" to="1116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11115" from="1116" to="1117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11116" from="1117" to="1118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11117" from="1118" to="1119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11118" from="1119" to="1120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11119" from="1120" to="1121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11120" from="1121" to="1122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11121" from="1122" to="1123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11122" from="1123" to="1124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11123" from="1124" to="1125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11124" from="1125" to="1126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11125" from="1126" to="1127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11126" from="1127" to="1128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11127" from="1128" to="1129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11128" from="1129" to="1100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9567" from="1130" to="1131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9568" from="1131" to="1132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9569" from="1132" to="1133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9570" from="1133" to="1134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9571" from="1134" to="1135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9572" from="1135" to="1136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9573" from="1136" to="1137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9574" from="1137" to="1138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9575" from="1138" to="1139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9576" from="1139" to="1140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9577" from="1140" to="1141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9578" from="1141" to="1142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9579" from="1142" to="1143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9580" from="1143" to="1144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9581" from="1144" to="1145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9582" from="1145" to="1146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9583" from="1146" to="1147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9584" from="1147" to="1148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9585" from="1148" to="1149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9586" from="1149" to="1150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9587" from="1150" to="1151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9588" from="1151" to="1152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9589" from="1152" to="1153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9590" from="1153" to="1154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9591" from="1154" to="1155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9592" from="1155" to="1156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9593" from="1156" to="1157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9594" from="1157" to="1158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9595" from="1158" to="1159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9596" from="1159" to="1160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9597" from="1160" to="1161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9598" from="1161" to="1162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9599" from="1162" to="1163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11171" from="1163" to="1203">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11172" from="1163" to="1164">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11132" from="1164" to="1165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11133" from="1165" to="1166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11134" from="1166" to="1167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11135" from="1167" to="1168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11136" from="1168" to="1169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11137" from="1169" to="1170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11138" from="1170" to="1171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11139" from="1171" to="1172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11140" from="1172" to="1173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11141" from="1173" to="1174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11142" from="1174" to="1175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11143" from="1175" to="1176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11144" from="1176" to="1177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11145" from="1177" to="1178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11146" from="1178" to="1179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11147" from="1179" to="1180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11148" from="1180" to="1181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11149" from="1181" to="1182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11150" from="1182" to="1183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11151" from="1183" to="1184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11152" from="1184" to="1185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11153" from="1185" to="1186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11154" from="1186" to="1187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11155" from="1187" to="1188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11156" from="1188" to="1189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11157" from="1189" to="1190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11158" from="1190" to="1191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11159" from="1191" to="1192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11160" from="1192" to="1193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11161" from="1193" to="1194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11162" from="1194" to="1195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11163" from="1195" to="1196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11164" from="1196" to="1197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11165" from="1197" to="1198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11166" from="1198" to="1199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11167" from="1199" to="1200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11168" from="1200" to="1201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11169" from="1201" to="1202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11170" from="1202" to="1163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9642" from="1203" to="1204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11508" from="1204" to="1539">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11509" from="1204" to="1205">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11174" from="1205" to="1206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11175" from="1206" to="1207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11176" from="1207" to="1208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11177" from="1208" to="1209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11178" from="1209" to="1210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11179" from="1210" to="1211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11180" from="1211" to="1212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11181" from="1212" to="1213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11182" from="1213" to="1214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11183" from="1214" to="1215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11184" from="1215" to="1216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11185" from="1216" to="1217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11186" from="1217" to="1218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11187" from="1218" to="1219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11188" from="1219" to="1220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11189" from="1220" to="1221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11190" from="1221" to="1222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11191" from="1222" to="1223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11192" from="1223" to="1224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11193" from="1224" to="1225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11194" from="1225" to="1226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11195" from="1226" to="1227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11196" from="1227" to="1228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11197" from="1228" to="1229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11198" from="1229" to="1230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11199" from="1230" to="1231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11200" from="1231" to="1232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11201" from="1232" to="1233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11202" from="1233" to="1234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11203" from="1234" to="1235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11204" from="1235" to="1236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11205" from="1236" to="1237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11206" from="1237" to="1238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11207" from="1238" to="1239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11208" from="1239" to="1240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11209" from="1240" to="1241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11210" from="1241" to="1242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11211" from="1242" to="1243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11212" from="1243" to="1244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11213" from="1244" to="1245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11214" from="1245" to="1246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11215" from="1246" to="1247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11216" from="1247" to="1248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11217" from="1248" to="1249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11218" from="1249" to="1250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11219" from="1250" to="1251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11220" from="1251" to="1252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11221" from="1252" to="1253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11222" from="1253" to="1254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11223" from="1254" to="1255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11224" from="1255" to="1256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11225" from="1256" to="1257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11226" from="1257" to="1258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11227" from="1258" to="1259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11228" from="1259" to="1260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11229" from="1260" to="1261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11230" from="1261" to="1262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11231" from="1262" to="1263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11232" from="1263" to="1264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11233" from="1264" to="1265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11234" from="1265" to="1266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11235" from="1266" to="1267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11236" from="1267" to="1268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11237" from="1268" to="1269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11238" from="1269" to="1270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11239" from="1270" to="1271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11240" from="1271" to="1272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11241" from="1272" to="1273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11242" from="1273" to="1274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11243" from="1274" to="1275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11244" from="1275" to="1276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11245" from="1276" to="1277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11246" from="1277" to="1278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11247" from="1278" to="1279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11248" from="1279" to="1280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11249" from="1280" to="1281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11250" from="1281" to="1282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11251" from="1282" to="1283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11252" from="1283" to="1284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11253" from="1284" to="1285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11254" from="1285" to="1286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11255" from="1286" to="1287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11256" from="1287" to="1288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11257" from="1288" to="1289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11258" from="1289" to="1290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11259" from="1290" to="1291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11260" from="1291" to="1292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11261" from="1292" to="1293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11262" from="1293" to="1294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11263" from="1294" to="1295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11264" from="1295" to="1296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11265" from="1296" to="1297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11266" from="1297" to="1298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11267" from="1298" to="1299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11268" from="1299" to="1300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11269" from="1300" to="1301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11270" from="1301" to="1302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11271" from="1302" to="1303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11272" from="1303" to="1304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11273" from="1304" to="1305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11274" from="1305" to="1306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11275" from="1306" to="1307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11276" from="1307" to="1308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11277" from="1308" to="1309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11278" from="1309" to="1310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11279" from="1310" to="1311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11280" from="1311" to="1312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11281" from="1312" to="1313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11282" from="1313" to="1314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11283" from="1314" to="1315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11284" from="1315" to="1316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11285" from="1316" to="1317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11286" from="1317" to="1318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11287" from="1318" to="1319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11288" from="1319" to="1320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11289" from="1320" to="1321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11290" from="1321" to="1322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11291" from="1322" to="1323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11292" from="1323" to="1324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11293" from="1324" to="1325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11294" from="1325" to="1326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11295" from="1326" to="1327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11296" from="1327" to="1328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11297" from="1328" to="1329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11298" from="1329" to="1330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11299" from="1330" to="1331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11300" from="1331" to="1332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11301" from="1332" to="1333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11302" from="1333" to="1334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11303" from="1334" to="1335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11304" from="1335" to="1336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11305" from="1336" to="1337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11306" from="1337" to="1338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11307" from="1338" to="1339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11308" from="1339" to="1340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11309" from="1340" to="1341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11310" from="1341" to="1342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11311" from="1342" to="1343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11312" from="1343" to="1344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11313" from="1344" to="1345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11314" from="1345" to="1346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11315" from="1346" to="1347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11316" from="1347" to="1348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11317" from="1348" to="1349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11318" from="1349" to="1350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11319" from="1350" to="1351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11320" from="1351" to="1352">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11321" from="1352" to="1353">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11322" from="1353" to="1354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11323" from="1354" to="1355">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11324" from="1355" to="1356">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11325" from="1356" to="1357">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11326" from="1357" to="1358">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11327" from="1358" to="1359">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11328" from="1359" to="1360">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11329" from="1360" to="1361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11330" from="1361" to="1362">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11331" from="1362" to="1363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11332" from="1363" to="1364">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11333" from="1364" to="1365">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11334" from="1365" to="1366">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11335" from="1366" to="1367">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11336" from="1367" to="1368">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11337" from="1368" to="1369">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11338" from="1369" to="1370">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11339" from="1370" to="1371">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11340" from="1371" to="1372">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11341" from="1372" to="1373">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11342" from="1373" to="1374">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11343" from="1374" to="1375">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11344" from="1375" to="1376">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11345" from="1376" to="1377">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11346" from="1377" to="1378">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11347" from="1378" to="1379">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11348" from="1379" to="1380">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11349" from="1380" to="1381">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11350" from="1381" to="1382">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11351" from="1382" to="1383">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11352" from="1383" to="1384">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11353" from="1384" to="1385">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11354" from="1385" to="1386">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11355" from="1386" to="1387">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11356" from="1387" to="1388">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11357" from="1388" to="1389">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11358" from="1389" to="1390">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11359" from="1390" to="1391">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11360" from="1391" to="1392">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11361" from="1392" to="1393">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11362" from="1393" to="1394">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11363" from="1394" to="1395">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11364" from="1395" to="1396">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11365" from="1396" to="1397">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11366" from="1397" to="1398">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11367" from="1398" to="1399">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11368" from="1399" to="1400">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11369" from="1400" to="1401">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11370" from="1401" to="1402">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11371" from="1402" to="1403">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11372" from="1403" to="1404">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11373" from="1404" to="1405">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11374" from="1405" to="1406">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11375" from="1406" to="1407">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11376" from="1407" to="1408">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11377" from="1408" to="1409">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11378" from="1409" to="1410">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11379" from="1410" to="1411">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11380" from="1411" to="1412">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11381" from="1412" to="1413">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11382" from="1413" to="1414">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11383" from="1414" to="1415">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11384" from="1415" to="1416">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11385" from="1416" to="1417">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11386" from="1417" to="1418">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11387" from="1418" to="1419">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11388" from="1419" to="1420">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11389" from="1420" to="1421">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11390" from="1421" to="1422">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11391" from="1422" to="1423">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11392" from="1423" to="1424">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11393" from="1424" to="1425">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11394" from="1425" to="1426">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11395" from="1426" to="1427">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11396" from="1427" to="1428">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11397" from="1428" to="1429">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11398" from="1429" to="1430">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11399" from="1430" to="1431">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11400" from="1431" to="1432">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11401" from="1432" to="1433">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11402" from="1433" to="1434">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11403" from="1434" to="1435">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11404" from="1435" to="1436">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11405" from="1436" to="1437">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11406" from="1437" to="1438">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11407" from="1438" to="1439">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11408" from="1439" to="1440">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11409" from="1440" to="1441">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11410" from="1441" to="1442">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11411" from="1442" to="1443">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11412" from="1443" to="1444">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11413" from="1444" to="1445">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11414" from="1445" to="1446">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11415" from="1446" to="1447">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11416" from="1447" to="1448">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11417" from="1448" to="1449">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11418" from="1449" to="1450">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11419" from="1450" to="1451">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11420" from="1451" to="1452">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11421" from="1452" to="1453">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11422" from="1453" to="1454">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11423" from="1454" to="1455">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11424" from="1455" to="1456">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11425" from="1456" to="1457">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11426" from="1457" to="1458">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11427" from="1458" to="1459">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11428" from="1459" to="1460">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11429" from="1460" to="1461">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11430" from="1461" to="1462">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11431" from="1462" to="1463">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11432" from="1463" to="1464">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11433" from="1464" to="1465">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11434" from="1465" to="1466">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11435" from="1466" to="1467">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11436" from="1467" to="1468">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11437" from="1468" to="1469">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11438" from="1469" to="1470">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11439" from="1470" to="1471">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11440" from="1471" to="1472">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11441" from="1472" to="1473">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11442" from="1473" to="1474">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11443" from="1474" to="1475">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11444" from="1475" to="1476">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11445" from="1476" to="1477">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11446" from="1477" to="1478">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11447" from="1478" to="1479">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11448" from="1479" to="1480">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11449" from="1480" to="1481">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11450" from="1481" to="1482">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11451" from="1482" to="1483">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11452" from="1483" to="1484">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11453" from="1484" to="1485">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11454" from="1485" to="1486">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11455" from="1486" to="1487">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11456" from="1487" to="1488">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11457" from="1488" to="1489">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11458" from="1489" to="1490">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11459" from="1490" to="1491">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11460" from="1491" to="1492">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11461" from="1492" to="1493">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11462" from="1493" to="1494">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11463" from="1494" to="1495">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11464" from="1495" to="1496">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11465" from="1496" to="1497">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11466" from="1497" to="1498">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11467" from="1498" to="1499">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11468" from="1499" to="1500">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11469" from="1500" to="1501">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11470" from="1501" to="1502">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11471" from="1502" to="1503">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11472" from="1503" to="1504">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11473" from="1504" to="1505">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11474" from="1505" to="1506">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11475" from="1506" to="1507">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11476" from="1507" to="1508">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11477" from="1508" to="1509">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11478" from="1509" to="1510">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11479" from="1510" to="1511">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11480" from="1511" to="1512">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11481" from="1512" to="1513">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11482" from="1513" to="1514">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11483" from="1514" to="1515">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11484" from="1515" to="1516">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11485" from="1516" to="1517">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11486" from="1517" to="1518">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11487" from="1518" to="1519">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11488" from="1519" to="1520">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11489" from="1520" to="1521">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11490" from="1521" to="1522">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11491" from="1522" to="1523">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11492" from="1523" to="1524">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11493" from="1524" to="1525">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11494" from="1525" to="1526">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11495" from="1526" to="1527">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11496" from="1527" to="1528">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11497" from="1528" to="1529">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11498" from="1529" to="1530">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11499" from="1530" to="1531">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11500" from="1531" to="1532">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11501" from="1532" to="1533">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11502" from="1533" to="1534">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11503" from="1534" to="1535">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11504" from="1535" to="1536">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11505" from="1536" to="1537">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11506" from="1537" to="1538">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11507" from="1538" to="1204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9980" from="1539" to="1540">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9981" from="1540" to="1541">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9982" from="1541" to="1542">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9983" from="1542" to="1543">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9984" from="1543" to="1544">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9985" from="1544" to="1545">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9986" from="1545" to="1546">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9987" from="1546" to="1547">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9988" from="1547" to="1548">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9989" from="1548" to="1549">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9990" from="1549" to="1550">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9991" from="1550" to="1551">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9992" from="1551" to="1552">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9993" from="1552" to="1553">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9994" from="1553" to="1554">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9995" from="1554" to="1555">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9996" from="1555" to="1556">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9997" from="1556" to="1557">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9998" from="1557" to="1558">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="9999" from="1558" to="1559">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10000" from="1559" to="1560">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10001" from="1560" to="1561">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10002" from="1561" to="1562">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10003" from="1562" to="1563">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10004" from="1563" to="1564">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10005" from="1564" to="1565">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10006" from="1565" to="1566">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10007" from="1566" to="1567">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10008" from="1567" to="1568">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10009" from="1568" to="1569">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10010" from="1569" to="1570">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10011" from="1570" to="1571">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10012" from="1571" to="1572">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11511" from="1572" to="1573">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11512" from="1573" to="1574">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11513" from="1574" to="1575">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11514" from="1575" to="1576">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11515" from="1576" to="1577">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11516" from="1577" to="1578">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11517" from="1578" to="1579">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11518" from="1579" to="1580">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11550" from="1580" to="1612">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11551" from="1580" to="1581">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="11519" from="1581" to="1582">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11520" from="1582" to="1583">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11521" from="1583" to="1584">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11522" from="1584" to="1585">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11523" from="1585" to="1586">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11524" from="1586" to="1587">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11525" from="1587" to="1588">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11526" from="1588" to="1589">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11527" from="1589" to="1590">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11528" from="1590" to="1591">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11529" from="1591" to="1592">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11530" from="1592" to="1593">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11531" from="1593" to="1594">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11532" from="1594" to="1595">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11533" from="1595" to="1596">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11534" from="1596" to="1597">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11535" from="1597" to="1598">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11536" from="1598" to="1599">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11537" from="1599" to="1600">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11538" from="1600" to="1601">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11539" from="1601" to="1602">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11540" from="1602" to="1603">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11541" from="1603" to="1604">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11542" from="1604" to="1605">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11543" from="1605" to="1606">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11544" from="1606" to="1607">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11545" from="1607" to="1608">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11546" from="1608" to="1609">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11547" from="1609" to="1610">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11548" from="1610" to="1611">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11549" from="1611" to="1572">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10063" from="1612" to="1613">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10064" from="1613" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="1614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="32">
<![CDATA[
:0 %dactivations3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="dactivations3_2"/></StgValue>
</operation>

<operation id="1615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="32">
<![CDATA[
:1 %dactivations3_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="dactivations3_2_1"/></StgValue>
</operation>

<operation id="1616" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="32">
<![CDATA[
:2 %dactivations3_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="dactivations3_2_2"/></StgValue>
</operation>

<operation id="1617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
:3 %net_outputs_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="net_outputs_2"/></StgValue>
</operation>

<operation id="1618" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="32">
<![CDATA[
:4 %net_outputs_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="net_outputs_2_1"/></StgValue>
</operation>

<operation id="1619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
:5 %net_outputs_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="net_outputs_2_2"/></StgValue>
</operation>

<operation id="1620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
:6 %output_difference_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_difference_2"/></StgValue>
</operation>

<operation id="1621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
:7 %output_difference_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_difference_2_1"/></StgValue>
</operation>

<operation id="1622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
:8 %output_difference_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="output_difference_2_2"/></StgValue>
</operation>

<operation id="1623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:9 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_33

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="1624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights1, void @empty_14, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_0, void @empty_25, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:11 %empty = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %weights1, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights1, void @empty_23, i32 0, i32 0, void @empty_36, i32 4294967295, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %weights1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights2, void @empty_14, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_0, void @empty_2, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1629" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:15 %empty_63 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %weights2, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="1630" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights2, void @empty_23, i32 0, i32 0, void @empty_36, i32 4294967295, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %weights2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1632" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights3, void @empty_14, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_0, void @empty_27, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1633" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:19 %empty_64 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %weights3, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="1634" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights3, void @empty_23, i32 0, i32 0, void @empty_36, i32 4294967295, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1635" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %weights3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1636" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases1, void @empty_14, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_0, void @empty_38, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:23 %empty_65 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %biases1, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="1638" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases1, void @empty_23, i32 0, i32 0, void @empty_36, i32 4294967295, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1639" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %biases1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1640" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases2, void @empty_14, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_0, void @empty_29, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1641" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:27 %empty_66 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %biases2, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="1642" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases2, void @empty_23, i32 0, i32 0, void @empty_36, i32 4294967295, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1643" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %biases2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases3, void @empty_14, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_0, void @empty_30, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1645" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:31 %empty_67 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %biases3, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="1646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases3, void @empty_23, i32 0, i32 0, void @empty_36, i32 4294967295, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %biases3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1648" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %training_data, void @empty_14, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_0, void @empty_17, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1649" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:35 %empty_68 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %training_data, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="1650" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %training_data, void @empty_23, i32 0, i32 0, void @empty_36, i32 4294967295, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %training_data

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %training_targets, void @empty_14, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_0, void @empty_19, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:39 %empty_69 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %training_targets, i32 666, i32 17, i32 1

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="1654" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %training_targets, void @empty_23, i32 0, i32 0, void @empty_36, i32 4294967295, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %training_targets

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_14, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_0, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1657" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64">
<![CDATA[
:43 %activations1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="activations1"/></StgValue>
</operation>

<operation id="1658" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64">
<![CDATA[
:44 %activations2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="activations2"/></StgValue>
</operation>

<operation id="1659" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64">
<![CDATA[
:45 %dactivations1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dactivations1"/></StgValue>
</operation>

<operation id="1660" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64">
<![CDATA[
:46 %dactivations2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dactivations2"/></StgValue>
</operation>

<operation id="1661" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64">
<![CDATA[
:47 %delta_weights1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="delta_weights1"/></StgValue>
</operation>

<operation id="1662" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64">
<![CDATA[
:48 %delta_weights2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="delta_weights2"/></StgValue>
</operation>

<operation id="1663" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64">
<![CDATA[
:49 %delta_weights3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="delta_weights3"/></StgValue>
</operation>

<operation id="1664" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64">
<![CDATA[
:50 %oracle_activations1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="oracle_activations1"/></StgValue>
</operation>

<operation id="1665" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64">
<![CDATA[
:51 %oracle_activations2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="oracle_activations2"/></StgValue>
</operation>

<operation id="1666" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52 %activations1_addr = getelementptr i64 %activations1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="activations1_addr"/></StgValue>
</operation>

<operation id="1667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53 %activations1_addr_1 = getelementptr i64 %activations1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="activations1_addr_1"/></StgValue>
</operation>

<operation id="1668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54 %activations1_addr_2 = getelementptr i64 %activations1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="activations1_addr_2"/></StgValue>
</operation>

<operation id="1669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55 %activations1_addr_3 = getelementptr i64 %activations1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="activations1_addr_3"/></StgValue>
</operation>

<operation id="1670" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56 %activations1_addr_4 = getelementptr i64 %activations1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="activations1_addr_4"/></StgValue>
</operation>

<operation id="1671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57 %activations1_addr_5 = getelementptr i64 %activations1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="activations1_addr_5"/></StgValue>
</operation>

<operation id="1672" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58 %activations1_addr_6 = getelementptr i64 %activations1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="activations1_addr_6"/></StgValue>
</operation>

<operation id="1673" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59 %activations1_addr_7 = getelementptr i64 %activations1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="activations1_addr_7"/></StgValue>
</operation>

<operation id="1674" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60 %activations1_addr_8 = getelementptr i64 %activations1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="activations1_addr_8"/></StgValue>
</operation>

<operation id="1675" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61 %activations1_addr_9 = getelementptr i64 %activations1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="activations1_addr_9"/></StgValue>
</operation>

<operation id="1676" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62 %activations1_addr_10 = getelementptr i64 %activations1, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="activations1_addr_10"/></StgValue>
</operation>

<operation id="1677" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63 %activations1_addr_11 = getelementptr i64 %activations1, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="activations1_addr_11"/></StgValue>
</operation>

<operation id="1678" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64 %activations1_addr_12 = getelementptr i64 %activations1, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="activations1_addr_12"/></StgValue>
</operation>

<operation id="1679" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65 %activations1_addr_13 = getelementptr i64 %activations1, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="activations1_addr_13"/></StgValue>
</operation>

<operation id="1680" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66 %activations1_addr_14 = getelementptr i64 %activations1, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="activations1_addr_14"/></StgValue>
</operation>

<operation id="1681" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67 %activations1_addr_15 = getelementptr i64 %activations1, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="activations1_addr_15"/></StgValue>
</operation>

<operation id="1682" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68 %activations1_addr_16 = getelementptr i64 %activations1, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="activations1_addr_16"/></StgValue>
</operation>

<operation id="1683" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69 %activations1_addr_17 = getelementptr i64 %activations1, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="activations1_addr_17"/></StgValue>
</operation>

<operation id="1684" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70 %activations1_addr_18 = getelementptr i64 %activations1, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="activations1_addr_18"/></StgValue>
</operation>

<operation id="1685" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71 %activations1_addr_19 = getelementptr i64 %activations1, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="activations1_addr_19"/></StgValue>
</operation>

<operation id="1686" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72 %activations1_addr_20 = getelementptr i64 %activations1, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="activations1_addr_20"/></StgValue>
</operation>

<operation id="1687" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73 %activations1_addr_21 = getelementptr i64 %activations1, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="activations1_addr_21"/></StgValue>
</operation>

<operation id="1688" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74 %activations1_addr_22 = getelementptr i64 %activations1, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="activations1_addr_22"/></StgValue>
</operation>

<operation id="1689" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75 %activations1_addr_23 = getelementptr i64 %activations1, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="activations1_addr_23"/></StgValue>
</operation>

<operation id="1690" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76 %activations1_addr_24 = getelementptr i64 %activations1, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="activations1_addr_24"/></StgValue>
</operation>

<operation id="1691" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77 %activations1_addr_25 = getelementptr i64 %activations1, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="activations1_addr_25"/></StgValue>
</operation>

<operation id="1692" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78 %activations1_addr_26 = getelementptr i64 %activations1, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="activations1_addr_26"/></StgValue>
</operation>

<operation id="1693" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79 %activations1_addr_27 = getelementptr i64 %activations1, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="activations1_addr_27"/></StgValue>
</operation>

<operation id="1694" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80 %activations1_addr_28 = getelementptr i64 %activations1, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="activations1_addr_28"/></StgValue>
</operation>

<operation id="1695" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81 %activations1_addr_29 = getelementptr i64 %activations1, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="activations1_addr_29"/></StgValue>
</operation>

<operation id="1696" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82 %activations1_addr_30 = getelementptr i64 %activations1, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="activations1_addr_30"/></StgValue>
</operation>

<operation id="1697" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83 %activations1_addr_31 = getelementptr i64 %activations1, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="activations1_addr_31"/></StgValue>
</operation>

<operation id="1698" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84 %activations1_addr_32 = getelementptr i64 %activations1, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="activations1_addr_32"/></StgValue>
</operation>

<operation id="1699" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85 %activations1_addr_33 = getelementptr i64 %activations1, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="activations1_addr_33"/></StgValue>
</operation>

<operation id="1700" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86 %activations1_addr_34 = getelementptr i64 %activations1, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="activations1_addr_34"/></StgValue>
</operation>

<operation id="1701" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87 %activations1_addr_35 = getelementptr i64 %activations1, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="activations1_addr_35"/></StgValue>
</operation>

<operation id="1702" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88 %activations1_addr_36 = getelementptr i64 %activations1, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="activations1_addr_36"/></StgValue>
</operation>

<operation id="1703" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89 %activations1_addr_37 = getelementptr i64 %activations1, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="activations1_addr_37"/></StgValue>
</operation>

<operation id="1704" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90 %activations1_addr_38 = getelementptr i64 %activations1, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="activations1_addr_38"/></StgValue>
</operation>

<operation id="1705" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91 %activations1_addr_39 = getelementptr i64 %activations1, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="activations1_addr_39"/></StgValue>
</operation>

<operation id="1706" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92 %activations1_addr_40 = getelementptr i64 %activations1, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="activations1_addr_40"/></StgValue>
</operation>

<operation id="1707" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93 %activations1_addr_41 = getelementptr i64 %activations1, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="activations1_addr_41"/></StgValue>
</operation>

<operation id="1708" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94 %activations1_addr_42 = getelementptr i64 %activations1, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="activations1_addr_42"/></StgValue>
</operation>

<operation id="1709" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95 %activations1_addr_43 = getelementptr i64 %activations1, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="activations1_addr_43"/></StgValue>
</operation>

<operation id="1710" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96 %activations1_addr_44 = getelementptr i64 %activations1, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="activations1_addr_44"/></StgValue>
</operation>

<operation id="1711" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97 %activations1_addr_45 = getelementptr i64 %activations1, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="activations1_addr_45"/></StgValue>
</operation>

<operation id="1712" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98 %activations1_addr_46 = getelementptr i64 %activations1, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="activations1_addr_46"/></StgValue>
</operation>

<operation id="1713" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99 %activations1_addr_47 = getelementptr i64 %activations1, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="activations1_addr_47"/></StgValue>
</operation>

<operation id="1714" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100 %activations1_addr_48 = getelementptr i64 %activations1, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="activations1_addr_48"/></StgValue>
</operation>

<operation id="1715" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101 %activations1_addr_49 = getelementptr i64 %activations1, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="activations1_addr_49"/></StgValue>
</operation>

<operation id="1716" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102 %activations1_addr_50 = getelementptr i64 %activations1, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="activations1_addr_50"/></StgValue>
</operation>

<operation id="1717" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103 %activations1_addr_51 = getelementptr i64 %activations1, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="activations1_addr_51"/></StgValue>
</operation>

<operation id="1718" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104 %activations1_addr_52 = getelementptr i64 %activations1, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="activations1_addr_52"/></StgValue>
</operation>

<operation id="1719" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105 %activations1_addr_53 = getelementptr i64 %activations1, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="activations1_addr_53"/></StgValue>
</operation>

<operation id="1720" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106 %activations1_addr_54 = getelementptr i64 %activations1, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="activations1_addr_54"/></StgValue>
</operation>

<operation id="1721" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107 %activations1_addr_55 = getelementptr i64 %activations1, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="activations1_addr_55"/></StgValue>
</operation>

<operation id="1722" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108 %activations1_addr_56 = getelementptr i64 %activations1, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="activations1_addr_56"/></StgValue>
</operation>

<operation id="1723" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109 %activations1_addr_57 = getelementptr i64 %activations1, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="activations1_addr_57"/></StgValue>
</operation>

<operation id="1724" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110 %activations1_addr_58 = getelementptr i64 %activations1, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="activations1_addr_58"/></StgValue>
</operation>

<operation id="1725" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111 %activations1_addr_59 = getelementptr i64 %activations1, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="activations1_addr_59"/></StgValue>
</operation>

<operation id="1726" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112 %activations1_addr_60 = getelementptr i64 %activations1, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="activations1_addr_60"/></StgValue>
</operation>

<operation id="1727" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113 %activations1_addr_61 = getelementptr i64 %activations1, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="activations1_addr_61"/></StgValue>
</operation>

<operation id="1728" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114 %activations1_addr_62 = getelementptr i64 %activations1, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="activations1_addr_62"/></StgValue>
</operation>

<operation id="1729" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115 %activations1_addr_63 = getelementptr i64 %activations1, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="activations1_addr_63"/></StgValue>
</operation>

<operation id="1730" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116 %activations2_addr_4 = getelementptr i64 %activations2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="activations2_addr_4"/></StgValue>
</operation>

<operation id="1731" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117 %activations2_addr_6 = getelementptr i64 %activations2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="activations2_addr_6"/></StgValue>
</operation>

<operation id="1732" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118 %activations2_addr_7 = getelementptr i64 %activations2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="activations2_addr_7"/></StgValue>
</operation>

<operation id="1733" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119 %activations2_addr_8 = getelementptr i64 %activations2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="activations2_addr_8"/></StgValue>
</operation>

<operation id="1734" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120 %activations2_addr_9 = getelementptr i64 %activations2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="activations2_addr_9"/></StgValue>
</operation>

<operation id="1735" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121 %activations2_addr_10 = getelementptr i64 %activations2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="activations2_addr_10"/></StgValue>
</operation>

<operation id="1736" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122 %activations2_addr_11 = getelementptr i64 %activations2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="activations2_addr_11"/></StgValue>
</operation>

<operation id="1737" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123 %activations2_addr_12 = getelementptr i64 %activations2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="activations2_addr_12"/></StgValue>
</operation>

<operation id="1738" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124 %activations2_addr_13 = getelementptr i64 %activations2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="activations2_addr_13"/></StgValue>
</operation>

<operation id="1739" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125 %activations2_addr_14 = getelementptr i64 %activations2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="activations2_addr_14"/></StgValue>
</operation>

<operation id="1740" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126 %activations2_addr_15 = getelementptr i64 %activations2, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="activations2_addr_15"/></StgValue>
</operation>

<operation id="1741" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127 %activations2_addr_16 = getelementptr i64 %activations2, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="activations2_addr_16"/></StgValue>
</operation>

<operation id="1742" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128 %activations2_addr_17 = getelementptr i64 %activations2, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="activations2_addr_17"/></StgValue>
</operation>

<operation id="1743" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129 %activations2_addr_18 = getelementptr i64 %activations2, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="activations2_addr_18"/></StgValue>
</operation>

<operation id="1744" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130 %activations2_addr_19 = getelementptr i64 %activations2, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="activations2_addr_19"/></StgValue>
</operation>

<operation id="1745" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131 %activations2_addr_20 = getelementptr i64 %activations2, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="activations2_addr_20"/></StgValue>
</operation>

<operation id="1746" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:132 %activations2_addr_21 = getelementptr i64 %activations2, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="activations2_addr_21"/></StgValue>
</operation>

<operation id="1747" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133 %activations2_addr_22 = getelementptr i64 %activations2, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="activations2_addr_22"/></StgValue>
</operation>

<operation id="1748" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134 %activations2_addr_23 = getelementptr i64 %activations2, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="activations2_addr_23"/></StgValue>
</operation>

<operation id="1749" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135 %activations2_addr_24 = getelementptr i64 %activations2, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="activations2_addr_24"/></StgValue>
</operation>

<operation id="1750" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136 %activations2_addr_25 = getelementptr i64 %activations2, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="activations2_addr_25"/></StgValue>
</operation>

<operation id="1751" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137 %activations2_addr_26 = getelementptr i64 %activations2, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="activations2_addr_26"/></StgValue>
</operation>

<operation id="1752" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:138 %activations2_addr_27 = getelementptr i64 %activations2, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="activations2_addr_27"/></StgValue>
</operation>

<operation id="1753" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139 %activations2_addr_28 = getelementptr i64 %activations2, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="activations2_addr_28"/></StgValue>
</operation>

<operation id="1754" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:140 %activations2_addr_29 = getelementptr i64 %activations2, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="activations2_addr_29"/></StgValue>
</operation>

<operation id="1755" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141 %activations2_addr_30 = getelementptr i64 %activations2, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="activations2_addr_30"/></StgValue>
</operation>

<operation id="1756" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142 %activations2_addr_31 = getelementptr i64 %activations2, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="activations2_addr_31"/></StgValue>
</operation>

<operation id="1757" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:143 %activations2_addr_32 = getelementptr i64 %activations2, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="activations2_addr_32"/></StgValue>
</operation>

<operation id="1758" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:144 %activations2_addr_33 = getelementptr i64 %activations2, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="activations2_addr_33"/></StgValue>
</operation>

<operation id="1759" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145 %activations2_addr_34 = getelementptr i64 %activations2, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="activations2_addr_34"/></StgValue>
</operation>

<operation id="1760" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:146 %activations2_addr_35 = getelementptr i64 %activations2, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="activations2_addr_35"/></StgValue>
</operation>

<operation id="1761" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:147 %activations2_addr_36 = getelementptr i64 %activations2, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="activations2_addr_36"/></StgValue>
</operation>

<operation id="1762" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148 %activations2_addr_37 = getelementptr i64 %activations2, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="activations2_addr_37"/></StgValue>
</operation>

<operation id="1763" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149 %activations2_addr_38 = getelementptr i64 %activations2, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="activations2_addr_38"/></StgValue>
</operation>

<operation id="1764" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:150 %activations2_addr_39 = getelementptr i64 %activations2, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="activations2_addr_39"/></StgValue>
</operation>

<operation id="1765" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151 %activations2_addr_40 = getelementptr i64 %activations2, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="activations2_addr_40"/></StgValue>
</operation>

<operation id="1766" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:152 %activations2_addr_41 = getelementptr i64 %activations2, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="activations2_addr_41"/></StgValue>
</operation>

<operation id="1767" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:153 %activations2_addr_42 = getelementptr i64 %activations2, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="activations2_addr_42"/></StgValue>
</operation>

<operation id="1768" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:154 %activations2_addr_43 = getelementptr i64 %activations2, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="activations2_addr_43"/></StgValue>
</operation>

<operation id="1769" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:155 %activations2_addr_44 = getelementptr i64 %activations2, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="activations2_addr_44"/></StgValue>
</operation>

<operation id="1770" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:156 %activations2_addr_45 = getelementptr i64 %activations2, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="activations2_addr_45"/></StgValue>
</operation>

<operation id="1771" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157 %activations2_addr_46 = getelementptr i64 %activations2, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="activations2_addr_46"/></StgValue>
</operation>

<operation id="1772" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158 %activations2_addr_47 = getelementptr i64 %activations2, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="activations2_addr_47"/></StgValue>
</operation>

<operation id="1773" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:159 %activations2_addr_48 = getelementptr i64 %activations2, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="activations2_addr_48"/></StgValue>
</operation>

<operation id="1774" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:160 %activations2_addr_49 = getelementptr i64 %activations2, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="activations2_addr_49"/></StgValue>
</operation>

<operation id="1775" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:161 %activations2_addr_50 = getelementptr i64 %activations2, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="activations2_addr_50"/></StgValue>
</operation>

<operation id="1776" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:162 %activations2_addr_51 = getelementptr i64 %activations2, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="activations2_addr_51"/></StgValue>
</operation>

<operation id="1777" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163 %activations2_addr_52 = getelementptr i64 %activations2, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="activations2_addr_52"/></StgValue>
</operation>

<operation id="1778" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:164 %activations2_addr_53 = getelementptr i64 %activations2, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="activations2_addr_53"/></StgValue>
</operation>

<operation id="1779" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:165 %activations2_addr_54 = getelementptr i64 %activations2, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="activations2_addr_54"/></StgValue>
</operation>

<operation id="1780" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:166 %activations2_addr_55 = getelementptr i64 %activations2, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="activations2_addr_55"/></StgValue>
</operation>

<operation id="1781" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:167 %activations2_addr_56 = getelementptr i64 %activations2, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="activations2_addr_56"/></StgValue>
</operation>

<operation id="1782" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:168 %activations2_addr_57 = getelementptr i64 %activations2, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="activations2_addr_57"/></StgValue>
</operation>

<operation id="1783" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169 %activations2_addr_58 = getelementptr i64 %activations2, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="activations2_addr_58"/></StgValue>
</operation>

<operation id="1784" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:170 %activations2_addr_59 = getelementptr i64 %activations2, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="activations2_addr_59"/></StgValue>
</operation>

<operation id="1785" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:171 %activations2_addr_60 = getelementptr i64 %activations2, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="activations2_addr_60"/></StgValue>
</operation>

<operation id="1786" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:172 %activations2_addr_61 = getelementptr i64 %activations2, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="activations2_addr_61"/></StgValue>
</operation>

<operation id="1787" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:173 %activations2_addr_62 = getelementptr i64 %activations2, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="activations2_addr_62"/></StgValue>
</operation>

<operation id="1788" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:174 %activations2_addr_63 = getelementptr i64 %activations2, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="activations2_addr_63"/></StgValue>
</operation>

<operation id="1789" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:175 %activations2_addr_64 = getelementptr i64 %activations2, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="activations2_addr_64"/></StgValue>
</operation>

<operation id="1790" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:176 %activations2_addr_65 = getelementptr i64 %activations2, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="activations2_addr_65"/></StgValue>
</operation>

<operation id="1791" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:177 %activations2_addr_66 = getelementptr i64 %activations2, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="activations2_addr_66"/></StgValue>
</operation>

<operation id="1792" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:178 %activations2_addr_67 = getelementptr i64 %activations2, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="activations2_addr_67"/></StgValue>
</operation>

<operation id="1793" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:179 %activations2_addr_68 = getelementptr i64 %activations2, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="activations2_addr_68"/></StgValue>
</operation>

<operation id="1794" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:180 %oracle_activations2_addr_1 = getelementptr i64 %oracle_activations2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_1"/></StgValue>
</operation>

<operation id="1795" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:181 %oracle_activations2_addr_2 = getelementptr i64 %oracle_activations2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_2"/></StgValue>
</operation>

<operation id="1796" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:182 %oracle_activations2_addr_3 = getelementptr i64 %oracle_activations2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_3"/></StgValue>
</operation>

<operation id="1797" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:183 %oracle_activations2_addr_4 = getelementptr i64 %oracle_activations2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_4"/></StgValue>
</operation>

<operation id="1798" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:184 %oracle_activations2_addr_5 = getelementptr i64 %oracle_activations2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_5"/></StgValue>
</operation>

<operation id="1799" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:185 %oracle_activations2_addr_6 = getelementptr i64 %oracle_activations2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_6"/></StgValue>
</operation>

<operation id="1800" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:186 %oracle_activations2_addr_7 = getelementptr i64 %oracle_activations2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_7"/></StgValue>
</operation>

<operation id="1801" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:187 %oracle_activations2_addr_8 = getelementptr i64 %oracle_activations2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_8"/></StgValue>
</operation>

<operation id="1802" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:188 %oracle_activations2_addr_9 = getelementptr i64 %oracle_activations2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_9"/></StgValue>
</operation>

<operation id="1803" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:189 %oracle_activations2_addr_10 = getelementptr i64 %oracle_activations2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_10"/></StgValue>
</operation>

<operation id="1804" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:190 %oracle_activations2_addr_11 = getelementptr i64 %oracle_activations2, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_11"/></StgValue>
</operation>

<operation id="1805" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:191 %oracle_activations2_addr_12 = getelementptr i64 %oracle_activations2, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_12"/></StgValue>
</operation>

<operation id="1806" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:192 %oracle_activations2_addr_13 = getelementptr i64 %oracle_activations2, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_13"/></StgValue>
</operation>

<operation id="1807" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:193 %oracle_activations2_addr_14 = getelementptr i64 %oracle_activations2, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_14"/></StgValue>
</operation>

<operation id="1808" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:194 %oracle_activations2_addr_15 = getelementptr i64 %oracle_activations2, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_15"/></StgValue>
</operation>

<operation id="1809" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:195 %oracle_activations2_addr_16 = getelementptr i64 %oracle_activations2, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_16"/></StgValue>
</operation>

<operation id="1810" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:196 %oracle_activations2_addr_17 = getelementptr i64 %oracle_activations2, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_17"/></StgValue>
</operation>

<operation id="1811" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:197 %oracle_activations2_addr_18 = getelementptr i64 %oracle_activations2, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_18"/></StgValue>
</operation>

<operation id="1812" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:198 %oracle_activations2_addr_19 = getelementptr i64 %oracle_activations2, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_19"/></StgValue>
</operation>

<operation id="1813" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:199 %oracle_activations2_addr_20 = getelementptr i64 %oracle_activations2, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_20"/></StgValue>
</operation>

<operation id="1814" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:200 %oracle_activations2_addr_21 = getelementptr i64 %oracle_activations2, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_21"/></StgValue>
</operation>

<operation id="1815" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:201 %oracle_activations2_addr_22 = getelementptr i64 %oracle_activations2, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_22"/></StgValue>
</operation>

<operation id="1816" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:202 %oracle_activations2_addr_23 = getelementptr i64 %oracle_activations2, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_23"/></StgValue>
</operation>

<operation id="1817" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:203 %oracle_activations2_addr_24 = getelementptr i64 %oracle_activations2, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_24"/></StgValue>
</operation>

<operation id="1818" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:204 %oracle_activations2_addr_25 = getelementptr i64 %oracle_activations2, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_25"/></StgValue>
</operation>

<operation id="1819" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:205 %oracle_activations2_addr_26 = getelementptr i64 %oracle_activations2, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_26"/></StgValue>
</operation>

<operation id="1820" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:206 %oracle_activations2_addr_27 = getelementptr i64 %oracle_activations2, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_27"/></StgValue>
</operation>

<operation id="1821" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:207 %oracle_activations2_addr_28 = getelementptr i64 %oracle_activations2, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_28"/></StgValue>
</operation>

<operation id="1822" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:208 %oracle_activations2_addr_29 = getelementptr i64 %oracle_activations2, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_29"/></StgValue>
</operation>

<operation id="1823" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:209 %oracle_activations2_addr_30 = getelementptr i64 %oracle_activations2, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_30"/></StgValue>
</operation>

<operation id="1824" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:210 %oracle_activations2_addr_31 = getelementptr i64 %oracle_activations2, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_31"/></StgValue>
</operation>

<operation id="1825" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:211 %oracle_activations2_addr_32 = getelementptr i64 %oracle_activations2, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_32"/></StgValue>
</operation>

<operation id="1826" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:212 %oracle_activations2_addr_33 = getelementptr i64 %oracle_activations2, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_33"/></StgValue>
</operation>

<operation id="1827" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:213 %oracle_activations2_addr_34 = getelementptr i64 %oracle_activations2, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_34"/></StgValue>
</operation>

<operation id="1828" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:214 %oracle_activations2_addr_35 = getelementptr i64 %oracle_activations2, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_35"/></StgValue>
</operation>

<operation id="1829" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:215 %oracle_activations2_addr_36 = getelementptr i64 %oracle_activations2, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_36"/></StgValue>
</operation>

<operation id="1830" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:216 %oracle_activations2_addr_37 = getelementptr i64 %oracle_activations2, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_37"/></StgValue>
</operation>

<operation id="1831" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:217 %oracle_activations2_addr_38 = getelementptr i64 %oracle_activations2, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_38"/></StgValue>
</operation>

<operation id="1832" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:218 %oracle_activations2_addr_39 = getelementptr i64 %oracle_activations2, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_39"/></StgValue>
</operation>

<operation id="1833" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:219 %oracle_activations2_addr_40 = getelementptr i64 %oracle_activations2, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_40"/></StgValue>
</operation>

<operation id="1834" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:220 %oracle_activations2_addr_41 = getelementptr i64 %oracle_activations2, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_41"/></StgValue>
</operation>

<operation id="1835" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:221 %oracle_activations2_addr_42 = getelementptr i64 %oracle_activations2, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_42"/></StgValue>
</operation>

<operation id="1836" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:222 %oracle_activations2_addr_43 = getelementptr i64 %oracle_activations2, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_43"/></StgValue>
</operation>

<operation id="1837" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:223 %oracle_activations2_addr_44 = getelementptr i64 %oracle_activations2, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_44"/></StgValue>
</operation>

<operation id="1838" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:224 %oracle_activations2_addr_45 = getelementptr i64 %oracle_activations2, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_45"/></StgValue>
</operation>

<operation id="1839" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:225 %oracle_activations2_addr_46 = getelementptr i64 %oracle_activations2, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_46"/></StgValue>
</operation>

<operation id="1840" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:226 %oracle_activations2_addr_47 = getelementptr i64 %oracle_activations2, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_47"/></StgValue>
</operation>

<operation id="1841" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:227 %oracle_activations2_addr_48 = getelementptr i64 %oracle_activations2, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_48"/></StgValue>
</operation>

<operation id="1842" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:228 %oracle_activations2_addr_49 = getelementptr i64 %oracle_activations2, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_49"/></StgValue>
</operation>

<operation id="1843" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:229 %oracle_activations2_addr_50 = getelementptr i64 %oracle_activations2, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_50"/></StgValue>
</operation>

<operation id="1844" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:230 %oracle_activations2_addr_51 = getelementptr i64 %oracle_activations2, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_51"/></StgValue>
</operation>

<operation id="1845" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:231 %oracle_activations2_addr_52 = getelementptr i64 %oracle_activations2, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_52"/></StgValue>
</operation>

<operation id="1846" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:232 %oracle_activations2_addr_53 = getelementptr i64 %oracle_activations2, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_53"/></StgValue>
</operation>

<operation id="1847" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:233 %oracle_activations2_addr_54 = getelementptr i64 %oracle_activations2, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_54"/></StgValue>
</operation>

<operation id="1848" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:234 %oracle_activations2_addr_55 = getelementptr i64 %oracle_activations2, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_55"/></StgValue>
</operation>

<operation id="1849" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:235 %oracle_activations2_addr_56 = getelementptr i64 %oracle_activations2, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_56"/></StgValue>
</operation>

<operation id="1850" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:236 %oracle_activations2_addr_57 = getelementptr i64 %oracle_activations2, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_57"/></StgValue>
</operation>

<operation id="1851" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:237 %oracle_activations2_addr_58 = getelementptr i64 %oracle_activations2, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_58"/></StgValue>
</operation>

<operation id="1852" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:238 %oracle_activations2_addr_59 = getelementptr i64 %oracle_activations2, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_59"/></StgValue>
</operation>

<operation id="1853" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:239 %oracle_activations2_addr_60 = getelementptr i64 %oracle_activations2, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_60"/></StgValue>
</operation>

<operation id="1854" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:240 %oracle_activations2_addr_61 = getelementptr i64 %oracle_activations2, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_61"/></StgValue>
</operation>

<operation id="1855" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:241 %oracle_activations2_addr_62 = getelementptr i64 %oracle_activations2, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_62"/></StgValue>
</operation>

<operation id="1856" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:242 %oracle_activations2_addr_63 = getelementptr i64 %oracle_activations2, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_63"/></StgValue>
</operation>

<operation id="1857" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:243 %oracle_activations2_addr_64 = getelementptr i64 %oracle_activations2, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr_64"/></StgValue>
</operation>

<operation id="1858" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:244 %oracle_activations1_addr_1 = getelementptr i64 %oracle_activations1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_1"/></StgValue>
</operation>

<operation id="1859" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:245 %oracle_activations1_addr_2 = getelementptr i64 %oracle_activations1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_2"/></StgValue>
</operation>

<operation id="1860" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:246 %oracle_activations1_addr_3 = getelementptr i64 %oracle_activations1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_3"/></StgValue>
</operation>

<operation id="1861" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:247 %oracle_activations1_addr_4 = getelementptr i64 %oracle_activations1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_4"/></StgValue>
</operation>

<operation id="1862" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:248 %oracle_activations1_addr_5 = getelementptr i64 %oracle_activations1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_5"/></StgValue>
</operation>

<operation id="1863" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:249 %oracle_activations1_addr_6 = getelementptr i64 %oracle_activations1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_6"/></StgValue>
</operation>

<operation id="1864" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:250 %oracle_activations1_addr_7 = getelementptr i64 %oracle_activations1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_7"/></StgValue>
</operation>

<operation id="1865" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:251 %oracle_activations1_addr_8 = getelementptr i64 %oracle_activations1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_8"/></StgValue>
</operation>

<operation id="1866" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:252 %oracle_activations1_addr_9 = getelementptr i64 %oracle_activations1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_9"/></StgValue>
</operation>

<operation id="1867" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:253 %oracle_activations1_addr_10 = getelementptr i64 %oracle_activations1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_10"/></StgValue>
</operation>

<operation id="1868" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:254 %oracle_activations1_addr_11 = getelementptr i64 %oracle_activations1, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_11"/></StgValue>
</operation>

<operation id="1869" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:255 %oracle_activations1_addr_12 = getelementptr i64 %oracle_activations1, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_12"/></StgValue>
</operation>

<operation id="1870" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:256 %oracle_activations1_addr_13 = getelementptr i64 %oracle_activations1, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_13"/></StgValue>
</operation>

<operation id="1871" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:257 %oracle_activations1_addr_14 = getelementptr i64 %oracle_activations1, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_14"/></StgValue>
</operation>

<operation id="1872" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:258 %oracle_activations1_addr_15 = getelementptr i64 %oracle_activations1, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_15"/></StgValue>
</operation>

<operation id="1873" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:259 %oracle_activations1_addr_16 = getelementptr i64 %oracle_activations1, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_16"/></StgValue>
</operation>

<operation id="1874" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:260 %oracle_activations1_addr_17 = getelementptr i64 %oracle_activations1, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_17"/></StgValue>
</operation>

<operation id="1875" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:261 %oracle_activations1_addr_18 = getelementptr i64 %oracle_activations1, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_18"/></StgValue>
</operation>

<operation id="1876" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:262 %oracle_activations1_addr_19 = getelementptr i64 %oracle_activations1, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_19"/></StgValue>
</operation>

<operation id="1877" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:263 %oracle_activations1_addr_20 = getelementptr i64 %oracle_activations1, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_20"/></StgValue>
</operation>

<operation id="1878" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:264 %oracle_activations1_addr_21 = getelementptr i64 %oracle_activations1, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_21"/></StgValue>
</operation>

<operation id="1879" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:265 %oracle_activations1_addr_22 = getelementptr i64 %oracle_activations1, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_22"/></StgValue>
</operation>

<operation id="1880" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:266 %oracle_activations1_addr_23 = getelementptr i64 %oracle_activations1, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_23"/></StgValue>
</operation>

<operation id="1881" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:267 %oracle_activations1_addr_24 = getelementptr i64 %oracle_activations1, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_24"/></StgValue>
</operation>

<operation id="1882" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:268 %oracle_activations1_addr_25 = getelementptr i64 %oracle_activations1, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_25"/></StgValue>
</operation>

<operation id="1883" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:269 %oracle_activations1_addr_26 = getelementptr i64 %oracle_activations1, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_26"/></StgValue>
</operation>

<operation id="1884" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:270 %oracle_activations1_addr_27 = getelementptr i64 %oracle_activations1, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_27"/></StgValue>
</operation>

<operation id="1885" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:271 %oracle_activations1_addr_28 = getelementptr i64 %oracle_activations1, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_28"/></StgValue>
</operation>

<operation id="1886" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:272 %oracle_activations1_addr_29 = getelementptr i64 %oracle_activations1, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_29"/></StgValue>
</operation>

<operation id="1887" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:273 %oracle_activations1_addr_30 = getelementptr i64 %oracle_activations1, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_30"/></StgValue>
</operation>

<operation id="1888" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:274 %oracle_activations1_addr_31 = getelementptr i64 %oracle_activations1, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_31"/></StgValue>
</operation>

<operation id="1889" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:275 %oracle_activations1_addr_32 = getelementptr i64 %oracle_activations1, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_32"/></StgValue>
</operation>

<operation id="1890" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:276 %oracle_activations1_addr_33 = getelementptr i64 %oracle_activations1, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_33"/></StgValue>
</operation>

<operation id="1891" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:277 %oracle_activations1_addr_34 = getelementptr i64 %oracle_activations1, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_34"/></StgValue>
</operation>

<operation id="1892" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:278 %oracle_activations1_addr_35 = getelementptr i64 %oracle_activations1, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_35"/></StgValue>
</operation>

<operation id="1893" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:279 %oracle_activations1_addr_36 = getelementptr i64 %oracle_activations1, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_36"/></StgValue>
</operation>

<operation id="1894" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:280 %oracle_activations1_addr_37 = getelementptr i64 %oracle_activations1, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_37"/></StgValue>
</operation>

<operation id="1895" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:281 %oracle_activations1_addr_38 = getelementptr i64 %oracle_activations1, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_38"/></StgValue>
</operation>

<operation id="1896" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:282 %oracle_activations1_addr_39 = getelementptr i64 %oracle_activations1, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_39"/></StgValue>
</operation>

<operation id="1897" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:283 %oracle_activations1_addr_40 = getelementptr i64 %oracle_activations1, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_40"/></StgValue>
</operation>

<operation id="1898" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:284 %oracle_activations1_addr_41 = getelementptr i64 %oracle_activations1, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_41"/></StgValue>
</operation>

<operation id="1899" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:285 %oracle_activations1_addr_42 = getelementptr i64 %oracle_activations1, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_42"/></StgValue>
</operation>

<operation id="1900" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:286 %oracle_activations1_addr_43 = getelementptr i64 %oracle_activations1, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_43"/></StgValue>
</operation>

<operation id="1901" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:287 %oracle_activations1_addr_44 = getelementptr i64 %oracle_activations1, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_44"/></StgValue>
</operation>

<operation id="1902" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:288 %oracle_activations1_addr_45 = getelementptr i64 %oracle_activations1, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_45"/></StgValue>
</operation>

<operation id="1903" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:289 %oracle_activations1_addr_46 = getelementptr i64 %oracle_activations1, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_46"/></StgValue>
</operation>

<operation id="1904" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:290 %oracle_activations1_addr_47 = getelementptr i64 %oracle_activations1, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_47"/></StgValue>
</operation>

<operation id="1905" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:291 %oracle_activations1_addr_48 = getelementptr i64 %oracle_activations1, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_48"/></StgValue>
</operation>

<operation id="1906" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:292 %oracle_activations1_addr_49 = getelementptr i64 %oracle_activations1, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_49"/></StgValue>
</operation>

<operation id="1907" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:293 %oracle_activations1_addr_50 = getelementptr i64 %oracle_activations1, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_50"/></StgValue>
</operation>

<operation id="1908" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:294 %oracle_activations1_addr_51 = getelementptr i64 %oracle_activations1, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_51"/></StgValue>
</operation>

<operation id="1909" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:295 %oracle_activations1_addr_52 = getelementptr i64 %oracle_activations1, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_52"/></StgValue>
</operation>

<operation id="1910" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:296 %oracle_activations1_addr_53 = getelementptr i64 %oracle_activations1, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_53"/></StgValue>
</operation>

<operation id="1911" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:297 %oracle_activations1_addr_54 = getelementptr i64 %oracle_activations1, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_54"/></StgValue>
</operation>

<operation id="1912" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:298 %oracle_activations1_addr_55 = getelementptr i64 %oracle_activations1, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_55"/></StgValue>
</operation>

<operation id="1913" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:299 %oracle_activations1_addr_56 = getelementptr i64 %oracle_activations1, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_56"/></StgValue>
</operation>

<operation id="1914" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:300 %oracle_activations1_addr_57 = getelementptr i64 %oracle_activations1, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_57"/></StgValue>
</operation>

<operation id="1915" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:301 %oracle_activations1_addr_58 = getelementptr i64 %oracle_activations1, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_58"/></StgValue>
</operation>

<operation id="1916" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:302 %oracle_activations1_addr_59 = getelementptr i64 %oracle_activations1, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_59"/></StgValue>
</operation>

<operation id="1917" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:303 %oracle_activations1_addr_60 = getelementptr i64 %oracle_activations1, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_60"/></StgValue>
</operation>

<operation id="1918" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:304 %oracle_activations1_addr_61 = getelementptr i64 %oracle_activations1, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_61"/></StgValue>
</operation>

<operation id="1919" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:305 %oracle_activations1_addr_62 = getelementptr i64 %oracle_activations1, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_62"/></StgValue>
</operation>

<operation id="1920" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:306 %oracle_activations1_addr_63 = getelementptr i64 %oracle_activations1, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_63"/></StgValue>
</operation>

<operation id="1921" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:307 %oracle_activations1_addr_64 = getelementptr i64 %oracle_activations1, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr_64"/></StgValue>
</operation>

<operation id="1922" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
:308 %br_ln275 = br void

]]></Node>
<StgValue><ssdm name="br_ln275"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="1923" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %activations3_2_0 = phi i64 <undef>, void, i64 %activations3_2_8, void %get_delta_matrix_weights1.exit

]]></Node>
<StgValue><ssdm name="activations3_2_0"/></StgValue>
</operation>

<operation id="1924" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %activations3_1_0 = phi i64 <undef>, void, i64 %activations3_1_8, void %get_delta_matrix_weights1.exit

]]></Node>
<StgValue><ssdm name="activations3_1_0"/></StgValue>
</operation>

<operation id="1925" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %activations3_0_0 = phi i64 <undef>, void, i64 %activations3_0_8, void %get_delta_matrix_weights1.exit

]]></Node>
<StgValue><ssdm name="activations3_0_0"/></StgValue>
</operation>

<operation id="1926" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:3 %i = phi i8 0, void, i8 %add_ln275, void %get_delta_matrix_weights1.exit

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="1927" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:4 %phi_mul1 = phi i12 0, void, i12 %add_ln275_1, void %get_delta_matrix_weights1.exit

]]></Node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="1928" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5 %add_ln275 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="add_ln275"/></StgValue>
</operation>

<operation id="1929" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6 %add_ln275_1 = add i12 %phi_mul1, i12 13

]]></Node>
<StgValue><ssdm name="add_ln275_1"/></StgValue>
</operation>

<operation id="1930" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %icmp_ln275 = icmp_eq  i8 %i, i8 163

]]></Node>
<StgValue><ssdm name="icmp_ln275"/></StgValue>
</operation>

<operation id="1931" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:8 %empty_70 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 163, i64 163, i64 163

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="1932" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln275 = br i1 %icmp_ln275, void %.split52, void

]]></Node>
<StgValue><ssdm name="br_ln275"/></StgValue>
</operation>

<operation id="1933" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="9" op_0_bw="8">
<![CDATA[
.split52:0 %zext_ln275 = zext i8 %i

]]></Node>
<StgValue><ssdm name="zext_ln275"/></StgValue>
</operation>

<operation id="1934" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split52:1 %specloopname_ln258 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln258"/></StgValue>
</operation>

<operation id="1935" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
.split52:2 %br_ln276 = br void

]]></Node>
<StgValue><ssdm name="br_ln276"/></StgValue>
</operation>

<operation id="1936" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln275" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3209" bw="0">
<![CDATA[
:0 %ret_ln299 = ret

]]></Node>
<StgValue><ssdm name="ret_ln299"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="1937" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %activations3_2_1 = phi i64 %activations3_2_0, void %.split52, i64 %select_ln279, void %.split_ifconv

]]></Node>
<StgValue><ssdm name="activations3_2_1"/></StgValue>
</operation>

<operation id="1938" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %activations3_1_1 = phi i64 %activations3_1_0, void %.split52, i64 %select_ln279_1, void %.split_ifconv

]]></Node>
<StgValue><ssdm name="activations3_1_1"/></StgValue>
</operation>

<operation id="1939" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %activations3_0_1 = phi i64 %activations3_0_0, void %.split52, i64 %select_ln279_2, void %.split_ifconv

]]></Node>
<StgValue><ssdm name="activations3_0_1"/></StgValue>
</operation>

<operation id="1940" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:3 %j = phi i7 0, void %.split52, i7 %add_ln276, void %.split_ifconv

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="1941" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %add_ln276 = add i7 %j, i7 1

]]></Node>
<StgValue><ssdm name="add_ln276"/></StgValue>
</operation>

<operation id="1942" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1943" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6 %icmp_ln276 = icmp_eq  i7 %j, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln276"/></StgValue>
</operation>

<operation id="1944" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %empty_71 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="1945" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln276 = br i1 %icmp_ln276, void %.split_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln276"/></StgValue>
</operation>

<operation id="1946" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="7">
<![CDATA[
.split_ifconv:0 %j_cast33 = zext i7 %j

]]></Node>
<StgValue><ssdm name="j_cast33"/></StgValue>
</operation>

<operation id="1947" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split_ifconv:1 %specloopname_ln258 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln258"/></StgValue>
</operation>

<operation id="1948" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:2 %activations1_addr_64 = getelementptr i64 %activations1, i64 0, i64 %j_cast33

]]></Node>
<StgValue><ssdm name="activations1_addr_64"/></StgValue>
</operation>

<operation id="1949" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
.split_ifconv:3 %store_ln277 = store i64 0, i6 %activations1_addr_64

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="1950" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:4 %activations2_addr = getelementptr i64 %activations2, i64 0, i64 %j_cast33

]]></Node>
<StgValue><ssdm name="activations2_addr"/></StgValue>
</operation>

<operation id="1951" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
.split_ifconv:5 %store_ln278 = store i64 0, i6 %activations2_addr

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="1952" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split_ifconv:6 %icmp_ln279 = icmp_ult  i7 %j, i7 3

]]></Node>
<StgValue><ssdm name="icmp_ln279"/></StgValue>
</operation>

<operation id="1953" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="2" op_0_bw="7">
<![CDATA[
.split_ifconv:7 %trunc_ln280 = trunc i7 %j

]]></Node>
<StgValue><ssdm name="trunc_ln280"/></StgValue>
</operation>

<operation id="1954" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split_ifconv:8 %icmp_ln280 = icmp_eq  i2 %trunc_ln280, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln280"/></StgValue>
</operation>

<operation id="1955" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:9 %select_ln280 = select i1 %icmp_ln280, i64 %activations3_2_1, i64 0

]]></Node>
<StgValue><ssdm name="select_ln280"/></StgValue>
</operation>

<operation id="1956" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split_ifconv:10 %icmp_ln280_1 = icmp_eq  i2 %trunc_ln280, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln280_1"/></StgValue>
</operation>

<operation id="1957" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:11 %select_ln280_1 = select i1 %icmp_ln280_1, i64 %activations3_2_1, i64 %select_ln280

]]></Node>
<StgValue><ssdm name="select_ln280_1"/></StgValue>
</operation>

<operation id="1958" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:12 %select_ln280_2 = select i1 %icmp_ln280, i64 0, i64 %activations3_1_1

]]></Node>
<StgValue><ssdm name="select_ln280_2"/></StgValue>
</operation>

<operation id="1959" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:13 %select_ln280_3 = select i1 %icmp_ln280_1, i64 %activations3_1_1, i64 %select_ln280_2

]]></Node>
<StgValue><ssdm name="select_ln280_3"/></StgValue>
</operation>

<operation id="1960" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:14 %select_ln280_4 = select i1 %icmp_ln280_1, i64 0, i64 %activations3_0_1

]]></Node>
<StgValue><ssdm name="select_ln280_4"/></StgValue>
</operation>

<operation id="1961" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:15 %select_ln279 = select i1 %icmp_ln279, i64 %select_ln280_1, i64 %activations3_2_1

]]></Node>
<StgValue><ssdm name="select_ln279"/></StgValue>
</operation>

<operation id="1962" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:16 %select_ln279_1 = select i1 %icmp_ln279, i64 %select_ln280_3, i64 %activations3_1_1

]]></Node>
<StgValue><ssdm name="select_ln279_1"/></StgValue>
</operation>

<operation id="1963" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:17 %select_ln279_2 = select i1 %icmp_ln279, i64 %select_ln280_4, i64 %activations3_0_1

]]></Node>
<StgValue><ssdm name="select_ln279_2"/></StgValue>
</operation>

<operation id="1964" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
.split_ifconv:18 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="1965" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="12">
<![CDATA[
:0 %zext_ln35 = zext i12 %phi_mul1

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="1966" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %training_data_addr = getelementptr i64 %training_data, i64 0, i64 %zext_ln35

]]></Node>
<StgValue><ssdm name="training_data_addr"/></StgValue>
</operation>

<operation id="1967" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="12">
<![CDATA[
:2 %training_data_load = load i12 %training_data_addr

]]></Node>
<StgValue><ssdm name="training_data_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="1968" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="12">
<![CDATA[
:2 %training_data_load = load i12 %training_data_addr

]]></Node>
<StgValue><ssdm name="training_data_load"/></StgValue>
</operation>

<operation id="1969" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4 %add_ln41_1 = add i12 %phi_mul1, i12 1

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="1970" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="12">
<![CDATA[
:5 %zext_ln41 = zext i12 %add_ln41_1

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="1971" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %training_data_addr_13 = getelementptr i64 %training_data, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="training_data_addr_13"/></StgValue>
</operation>

<operation id="1972" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="12">
<![CDATA[
:7 %training_data_load_13 = load i12 %training_data_addr_13

]]></Node>
<StgValue><ssdm name="training_data_load_13"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1973" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="12">
<![CDATA[
:7 %training_data_load_13 = load i12 %training_data_addr_13

]]></Node>
<StgValue><ssdm name="training_data_load_13"/></StgValue>
</operation>

<operation id="1974" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64">
<![CDATA[
:8 %bitcast_ln41_14 = bitcast i64 %training_data_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln41_14"/></StgValue>
</operation>

<operation id="1975" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:9 %add_ln41_13 = add i12 %phi_mul1, i12 2

]]></Node>
<StgValue><ssdm name="add_ln41_13"/></StgValue>
</operation>

<operation id="1976" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="12">
<![CDATA[
:10 %zext_ln41_1 = zext i12 %add_ln41_13

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="1977" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %training_data_addr_2 = getelementptr i64 %training_data, i64 0, i64 %zext_ln41_1

]]></Node>
<StgValue><ssdm name="training_data_addr_2"/></StgValue>
</operation>

<operation id="1978" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="12">
<![CDATA[
:12 %training_data_load_2 = load i12 %training_data_addr_2

]]></Node>
<StgValue><ssdm name="training_data_load_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1979" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="12">
<![CDATA[
:12 %training_data_load_2 = load i12 %training_data_addr_2

]]></Node>
<StgValue><ssdm name="training_data_load_2"/></StgValue>
</operation>

<operation id="1980" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64">
<![CDATA[
:13 %bitcast_ln41_15 = bitcast i64 %training_data_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln41_15"/></StgValue>
</operation>

<operation id="1981" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:14 %add_ln41_14 = add i12 %phi_mul1, i12 3

]]></Node>
<StgValue><ssdm name="add_ln41_14"/></StgValue>
</operation>

<operation id="1982" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="12">
<![CDATA[
:15 %zext_ln41_2 = zext i12 %add_ln41_14

]]></Node>
<StgValue><ssdm name="zext_ln41_2"/></StgValue>
</operation>

<operation id="1983" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %training_data_addr_3 = getelementptr i64 %training_data, i64 0, i64 %zext_ln41_2

]]></Node>
<StgValue><ssdm name="training_data_addr_3"/></StgValue>
</operation>

<operation id="1984" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="12">
<![CDATA[
:17 %training_data_load_3 = load i12 %training_data_addr_3

]]></Node>
<StgValue><ssdm name="training_data_load_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1985" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="12">
<![CDATA[
:17 %training_data_load_3 = load i12 %training_data_addr_3

]]></Node>
<StgValue><ssdm name="training_data_load_3"/></StgValue>
</operation>

<operation id="1986" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64">
<![CDATA[
:18 %bitcast_ln41_16 = bitcast i64 %training_data_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln41_16"/></StgValue>
</operation>

<operation id="1987" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:19 %add_ln41_15 = add i12 %phi_mul1, i12 4

]]></Node>
<StgValue><ssdm name="add_ln41_15"/></StgValue>
</operation>

<operation id="1988" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="12">
<![CDATA[
:20 %zext_ln41_3 = zext i12 %add_ln41_15

]]></Node>
<StgValue><ssdm name="zext_ln41_3"/></StgValue>
</operation>

<operation id="1989" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %training_data_addr_4 = getelementptr i64 %training_data, i64 0, i64 %zext_ln41_3

]]></Node>
<StgValue><ssdm name="training_data_addr_4"/></StgValue>
</operation>

<operation id="1990" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="12">
<![CDATA[
:22 %training_data_load_4 = load i12 %training_data_addr_4

]]></Node>
<StgValue><ssdm name="training_data_load_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1991" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="12">
<![CDATA[
:22 %training_data_load_4 = load i12 %training_data_addr_4

]]></Node>
<StgValue><ssdm name="training_data_load_4"/></StgValue>
</operation>

<operation id="1992" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64">
<![CDATA[
:23 %bitcast_ln41_17 = bitcast i64 %training_data_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln41_17"/></StgValue>
</operation>

<operation id="1993" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:24 %add_ln41_16 = add i12 %phi_mul1, i12 5

]]></Node>
<StgValue><ssdm name="add_ln41_16"/></StgValue>
</operation>

<operation id="1994" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="12">
<![CDATA[
:25 %zext_ln41_4 = zext i12 %add_ln41_16

]]></Node>
<StgValue><ssdm name="zext_ln41_4"/></StgValue>
</operation>

<operation id="1995" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26 %training_data_addr_5 = getelementptr i64 %training_data, i64 0, i64 %zext_ln41_4

]]></Node>
<StgValue><ssdm name="training_data_addr_5"/></StgValue>
</operation>

<operation id="1996" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="12">
<![CDATA[
:27 %training_data_load_5 = load i12 %training_data_addr_5

]]></Node>
<StgValue><ssdm name="training_data_load_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1997" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="12">
<![CDATA[
:27 %training_data_load_5 = load i12 %training_data_addr_5

]]></Node>
<StgValue><ssdm name="training_data_load_5"/></StgValue>
</operation>

<operation id="1998" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64">
<![CDATA[
:28 %bitcast_ln41_18 = bitcast i64 %training_data_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln41_18"/></StgValue>
</operation>

<operation id="1999" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:29 %add_ln41_17 = add i12 %phi_mul1, i12 6

]]></Node>
<StgValue><ssdm name="add_ln41_17"/></StgValue>
</operation>

<operation id="2000" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="12">
<![CDATA[
:30 %zext_ln41_5 = zext i12 %add_ln41_17

]]></Node>
<StgValue><ssdm name="zext_ln41_5"/></StgValue>
</operation>

<operation id="2001" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31 %training_data_addr_6 = getelementptr i64 %training_data, i64 0, i64 %zext_ln41_5

]]></Node>
<StgValue><ssdm name="training_data_addr_6"/></StgValue>
</operation>

<operation id="2002" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="12">
<![CDATA[
:32 %training_data_load_6 = load i12 %training_data_addr_6

]]></Node>
<StgValue><ssdm name="training_data_load_6"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="2003" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="12">
<![CDATA[
:32 %training_data_load_6 = load i12 %training_data_addr_6

]]></Node>
<StgValue><ssdm name="training_data_load_6"/></StgValue>
</operation>

<operation id="2004" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="64">
<![CDATA[
:33 %bitcast_ln41_19 = bitcast i64 %training_data_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln41_19"/></StgValue>
</operation>

<operation id="2005" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:34 %add_ln41_18 = add i12 %phi_mul1, i12 7

]]></Node>
<StgValue><ssdm name="add_ln41_18"/></StgValue>
</operation>

<operation id="2006" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="12">
<![CDATA[
:35 %zext_ln41_6 = zext i12 %add_ln41_18

]]></Node>
<StgValue><ssdm name="zext_ln41_6"/></StgValue>
</operation>

<operation id="2007" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36 %training_data_addr_7 = getelementptr i64 %training_data, i64 0, i64 %zext_ln41_6

]]></Node>
<StgValue><ssdm name="training_data_addr_7"/></StgValue>
</operation>

<operation id="2008" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="12">
<![CDATA[
:37 %training_data_load_7 = load i12 %training_data_addr_7

]]></Node>
<StgValue><ssdm name="training_data_load_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="2009" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="12">
<![CDATA[
:37 %training_data_load_7 = load i12 %training_data_addr_7

]]></Node>
<StgValue><ssdm name="training_data_load_7"/></StgValue>
</operation>

<operation id="2010" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64">
<![CDATA[
:38 %bitcast_ln41_20 = bitcast i64 %training_data_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln41_20"/></StgValue>
</operation>

<operation id="2011" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:39 %add_ln41_19 = add i12 %phi_mul1, i12 8

]]></Node>
<StgValue><ssdm name="add_ln41_19"/></StgValue>
</operation>

<operation id="2012" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="12">
<![CDATA[
:40 %zext_ln41_7 = zext i12 %add_ln41_19

]]></Node>
<StgValue><ssdm name="zext_ln41_7"/></StgValue>
</operation>

<operation id="2013" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41 %training_data_addr_8 = getelementptr i64 %training_data, i64 0, i64 %zext_ln41_7

]]></Node>
<StgValue><ssdm name="training_data_addr_8"/></StgValue>
</operation>

<operation id="2014" st_id="12" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="12">
<![CDATA[
:42 %training_data_load_8 = load i12 %training_data_addr_8

]]></Node>
<StgValue><ssdm name="training_data_load_8"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="2015" st_id="13" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="12">
<![CDATA[
:42 %training_data_load_8 = load i12 %training_data_addr_8

]]></Node>
<StgValue><ssdm name="training_data_load_8"/></StgValue>
</operation>

<operation id="2016" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64">
<![CDATA[
:43 %bitcast_ln41_21 = bitcast i64 %training_data_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln41_21"/></StgValue>
</operation>

<operation id="2017" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:44 %add_ln41_20 = add i12 %phi_mul1, i12 9

]]></Node>
<StgValue><ssdm name="add_ln41_20"/></StgValue>
</operation>

<operation id="2018" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="12">
<![CDATA[
:45 %zext_ln41_8 = zext i12 %add_ln41_20

]]></Node>
<StgValue><ssdm name="zext_ln41_8"/></StgValue>
</operation>

<operation id="2019" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46 %training_data_addr_9 = getelementptr i64 %training_data, i64 0, i64 %zext_ln41_8

]]></Node>
<StgValue><ssdm name="training_data_addr_9"/></StgValue>
</operation>

<operation id="2020" st_id="13" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="12">
<![CDATA[
:47 %training_data_load_9 = load i12 %training_data_addr_9

]]></Node>
<StgValue><ssdm name="training_data_load_9"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="2021" st_id="14" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="12">
<![CDATA[
:47 %training_data_load_9 = load i12 %training_data_addr_9

]]></Node>
<StgValue><ssdm name="training_data_load_9"/></StgValue>
</operation>

<operation id="2022" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64">
<![CDATA[
:48 %bitcast_ln41_22 = bitcast i64 %training_data_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln41_22"/></StgValue>
</operation>

<operation id="2023" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:49 %add_ln41_21 = add i12 %phi_mul1, i12 10

]]></Node>
<StgValue><ssdm name="add_ln41_21"/></StgValue>
</operation>

<operation id="2024" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="12">
<![CDATA[
:50 %zext_ln41_9 = zext i12 %add_ln41_21

]]></Node>
<StgValue><ssdm name="zext_ln41_9"/></StgValue>
</operation>

<operation id="2025" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51 %training_data_addr_10 = getelementptr i64 %training_data, i64 0, i64 %zext_ln41_9

]]></Node>
<StgValue><ssdm name="training_data_addr_10"/></StgValue>
</operation>

<operation id="2026" st_id="14" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="12">
<![CDATA[
:52 %training_data_load_10 = load i12 %training_data_addr_10

]]></Node>
<StgValue><ssdm name="training_data_load_10"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="2027" st_id="15" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="12">
<![CDATA[
:52 %training_data_load_10 = load i12 %training_data_addr_10

]]></Node>
<StgValue><ssdm name="training_data_load_10"/></StgValue>
</operation>

<operation id="2028" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="64">
<![CDATA[
:53 %bitcast_ln41_23 = bitcast i64 %training_data_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln41_23"/></StgValue>
</operation>

<operation id="2029" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:54 %add_ln41_22 = add i12 %phi_mul1, i12 11

]]></Node>
<StgValue><ssdm name="add_ln41_22"/></StgValue>
</operation>

<operation id="2030" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="12">
<![CDATA[
:55 %zext_ln41_10 = zext i12 %add_ln41_22

]]></Node>
<StgValue><ssdm name="zext_ln41_10"/></StgValue>
</operation>

<operation id="2031" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56 %training_data_addr_11 = getelementptr i64 %training_data, i64 0, i64 %zext_ln41_10

]]></Node>
<StgValue><ssdm name="training_data_addr_11"/></StgValue>
</operation>

<operation id="2032" st_id="15" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="12">
<![CDATA[
:57 %training_data_load_11 = load i12 %training_data_addr_11

]]></Node>
<StgValue><ssdm name="training_data_load_11"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="2033" st_id="16" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="12">
<![CDATA[
:57 %training_data_load_11 = load i12 %training_data_addr_11

]]></Node>
<StgValue><ssdm name="training_data_load_11"/></StgValue>
</operation>

<operation id="2034" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64">
<![CDATA[
:58 %bitcast_ln41_24 = bitcast i64 %training_data_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln41_24"/></StgValue>
</operation>

<operation id="2035" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:59 %add_ln41_23 = add i12 %phi_mul1, i12 12

]]></Node>
<StgValue><ssdm name="add_ln41_23"/></StgValue>
</operation>

<operation id="2036" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="12">
<![CDATA[
:60 %zext_ln41_11 = zext i12 %add_ln41_23

]]></Node>
<StgValue><ssdm name="zext_ln41_11"/></StgValue>
</operation>

<operation id="2037" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61 %training_data_addr_12 = getelementptr i64 %training_data, i64 0, i64 %zext_ln41_11

]]></Node>
<StgValue><ssdm name="training_data_addr_12"/></StgValue>
</operation>

<operation id="2038" st_id="16" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="12">
<![CDATA[
:62 %training_data_load_12 = load i12 %training_data_addr_12

]]></Node>
<StgValue><ssdm name="training_data_load_12"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="2039" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64">
<![CDATA[
:3 %bitcast_ln41_1 = bitcast i64 %training_data_load

]]></Node>
<StgValue><ssdm name="bitcast_ln41_1"/></StgValue>
</operation>

<operation id="2040" st_id="17" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="12">
<![CDATA[
:62 %training_data_load_12 = load i12 %training_data_addr_12

]]></Node>
<StgValue><ssdm name="training_data_load_12"/></StgValue>
</operation>

<operation id="2041" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="64">
<![CDATA[
:63 %bitcast_ln41_25 = bitcast i64 %training_data_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln41_25"/></StgValue>
</operation>

<operation id="2042" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
:64 %br_ln38 = br void

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="2043" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %j_6 = phi i7 %add_ln38, void %.split4, i7 0, void

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="2044" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:1 %phi_mul = phi i10 %next_mul, void %.split4, i10 0, void

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="2045" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln38 = add i7 %j_6, i7 1

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="2046" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2047" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %icmp_ln38 = icmp_eq  i7 %j_6, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="2048" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_72 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="2049" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln38 = br i1 %icmp_ln38, void %.split4, void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="2050" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="10">
<![CDATA[
.split4:4 %zext_ln41_12 = zext i10 %phi_mul

]]></Node>
<StgValue><ssdm name="zext_ln41_12"/></StgValue>
</operation>

<operation id="2051" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:5 %weights1_addr = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_12

]]></Node>
<StgValue><ssdm name="weights1_addr"/></StgValue>
</operation>

<operation id="2052" st_id="18" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="10">
<![CDATA[
.split4:6 %weights1_load = load i10 %weights1_addr

]]></Node>
<StgValue><ssdm name="weights1_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="2053" st_id="19" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="10">
<![CDATA[
.split4:6 %weights1_load = load i10 %weights1_addr

]]></Node>
<StgValue><ssdm name="weights1_load"/></StgValue>
</operation>

<operation id="2054" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split4:10 %add_ln41 = add i10 %phi_mul, i10 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="2055" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="10">
<![CDATA[
.split4:11 %zext_ln41_13 = zext i10 %add_ln41

]]></Node>
<StgValue><ssdm name="zext_ln41_13"/></StgValue>
</operation>

<operation id="2056" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:12 %weights1_addr_1 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_13

]]></Node>
<StgValue><ssdm name="weights1_addr_1"/></StgValue>
</operation>

<operation id="2057" st_id="19" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="10">
<![CDATA[
.split4:13 %weights1_load_1 = load i10 %weights1_addr_1

]]></Node>
<StgValue><ssdm name="weights1_load_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="2058" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64">
<![CDATA[
.split4:7 %bitcast_ln41 = bitcast i64 %weights1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln41"/></StgValue>
</operation>

<operation id="2059" st_id="20" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:8 %mul6_i = dmul i64 %bitcast_ln41, i64 %bitcast_ln41_1

]]></Node>
<StgValue><ssdm name="mul6_i"/></StgValue>
</operation>

<operation id="2060" st_id="20" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="10">
<![CDATA[
.split4:13 %weights1_load_1 = load i10 %weights1_addr_1

]]></Node>
<StgValue><ssdm name="weights1_load_1"/></StgValue>
</operation>

<operation id="2061" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split4:17 %add_ln41_2 = add i10 %phi_mul, i10 2

]]></Node>
<StgValue><ssdm name="add_ln41_2"/></StgValue>
</operation>

<operation id="2062" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="10">
<![CDATA[
.split4:18 %zext_ln41_14 = zext i10 %add_ln41_2

]]></Node>
<StgValue><ssdm name="zext_ln41_14"/></StgValue>
</operation>

<operation id="2063" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:19 %weights1_addr_2 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_14

]]></Node>
<StgValue><ssdm name="weights1_addr_2"/></StgValue>
</operation>

<operation id="2064" st_id="20" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="10">
<![CDATA[
.split4:20 %weights1_load_2 = load i10 %weights1_addr_2

]]></Node>
<StgValue><ssdm name="weights1_load_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="2065" st_id="21" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:8 %mul6_i = dmul i64 %bitcast_ln41, i64 %bitcast_ln41_1

]]></Node>
<StgValue><ssdm name="mul6_i"/></StgValue>
</operation>

<operation id="2066" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64">
<![CDATA[
.split4:14 %bitcast_ln41_13 = bitcast i64 %weights1_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln41_13"/></StgValue>
</operation>

<operation id="2067" st_id="21" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:15 %mul6_i_1 = dmul i64 %bitcast_ln41_13, i64 %bitcast_ln41_14

]]></Node>
<StgValue><ssdm name="mul6_i_1"/></StgValue>
</operation>

<operation id="2068" st_id="21" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="10">
<![CDATA[
.split4:20 %weights1_load_2 = load i10 %weights1_addr_2

]]></Node>
<StgValue><ssdm name="weights1_load_2"/></StgValue>
</operation>

<operation id="2069" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split4:24 %add_ln41_3 = add i10 %phi_mul, i10 3

]]></Node>
<StgValue><ssdm name="add_ln41_3"/></StgValue>
</operation>

<operation id="2070" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="10">
<![CDATA[
.split4:25 %zext_ln41_15 = zext i10 %add_ln41_3

]]></Node>
<StgValue><ssdm name="zext_ln41_15"/></StgValue>
</operation>

<operation id="2071" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:26 %weights1_addr_3 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_15

]]></Node>
<StgValue><ssdm name="weights1_addr_3"/></StgValue>
</operation>

<operation id="2072" st_id="21" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="10">
<![CDATA[
.split4:27 %weights1_load_3 = load i10 %weights1_addr_3

]]></Node>
<StgValue><ssdm name="weights1_load_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="2073" st_id="22" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:8 %mul6_i = dmul i64 %bitcast_ln41, i64 %bitcast_ln41_1

]]></Node>
<StgValue><ssdm name="mul6_i"/></StgValue>
</operation>

<operation id="2074" st_id="22" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:15 %mul6_i_1 = dmul i64 %bitcast_ln41_13, i64 %bitcast_ln41_14

]]></Node>
<StgValue><ssdm name="mul6_i_1"/></StgValue>
</operation>

<operation id="2075" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64">
<![CDATA[
.split4:21 %bitcast_ln41_2 = bitcast i64 %weights1_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln41_2"/></StgValue>
</operation>

<operation id="2076" st_id="22" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:22 %mul6_i_2 = dmul i64 %bitcast_ln41_2, i64 %bitcast_ln41_15

]]></Node>
<StgValue><ssdm name="mul6_i_2"/></StgValue>
</operation>

<operation id="2077" st_id="22" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="10">
<![CDATA[
.split4:27 %weights1_load_3 = load i10 %weights1_addr_3

]]></Node>
<StgValue><ssdm name="weights1_load_3"/></StgValue>
</operation>

<operation id="2078" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split4:31 %add_ln41_4 = add i10 %phi_mul, i10 4

]]></Node>
<StgValue><ssdm name="add_ln41_4"/></StgValue>
</operation>

<operation id="2079" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="10">
<![CDATA[
.split4:32 %zext_ln41_16 = zext i10 %add_ln41_4

]]></Node>
<StgValue><ssdm name="zext_ln41_16"/></StgValue>
</operation>

<operation id="2080" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:33 %weights1_addr_4 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_16

]]></Node>
<StgValue><ssdm name="weights1_addr_4"/></StgValue>
</operation>

<operation id="2081" st_id="22" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="10">
<![CDATA[
.split4:34 %weights1_load_4 = load i10 %weights1_addr_4

]]></Node>
<StgValue><ssdm name="weights1_load_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="2082" st_id="23" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:8 %mul6_i = dmul i64 %bitcast_ln41, i64 %bitcast_ln41_1

]]></Node>
<StgValue><ssdm name="mul6_i"/></StgValue>
</operation>

<operation id="2083" st_id="23" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:15 %mul6_i_1 = dmul i64 %bitcast_ln41_13, i64 %bitcast_ln41_14

]]></Node>
<StgValue><ssdm name="mul6_i_1"/></StgValue>
</operation>

<operation id="2084" st_id="23" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:22 %mul6_i_2 = dmul i64 %bitcast_ln41_2, i64 %bitcast_ln41_15

]]></Node>
<StgValue><ssdm name="mul6_i_2"/></StgValue>
</operation>

<operation id="2085" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64">
<![CDATA[
.split4:28 %bitcast_ln41_3 = bitcast i64 %weights1_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln41_3"/></StgValue>
</operation>

<operation id="2086" st_id="23" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:29 %mul6_i_3 = dmul i64 %bitcast_ln41_3, i64 %bitcast_ln41_16

]]></Node>
<StgValue><ssdm name="mul6_i_3"/></StgValue>
</operation>

<operation id="2087" st_id="23" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="10">
<![CDATA[
.split4:34 %weights1_load_4 = load i10 %weights1_addr_4

]]></Node>
<StgValue><ssdm name="weights1_load_4"/></StgValue>
</operation>

<operation id="2088" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split4:38 %add_ln41_5 = add i10 %phi_mul, i10 5

]]></Node>
<StgValue><ssdm name="add_ln41_5"/></StgValue>
</operation>

<operation id="2089" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="10">
<![CDATA[
.split4:39 %zext_ln41_17 = zext i10 %add_ln41_5

]]></Node>
<StgValue><ssdm name="zext_ln41_17"/></StgValue>
</operation>

<operation id="2090" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:40 %weights1_addr_5 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_17

]]></Node>
<StgValue><ssdm name="weights1_addr_5"/></StgValue>
</operation>

<operation id="2091" st_id="23" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="10">
<![CDATA[
.split4:41 %weights1_load_5 = load i10 %weights1_addr_5

]]></Node>
<StgValue><ssdm name="weights1_load_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="2092" st_id="24" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:8 %mul6_i = dmul i64 %bitcast_ln41, i64 %bitcast_ln41_1

]]></Node>
<StgValue><ssdm name="mul6_i"/></StgValue>
</operation>

<operation id="2093" st_id="24" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:15 %mul6_i_1 = dmul i64 %bitcast_ln41_13, i64 %bitcast_ln41_14

]]></Node>
<StgValue><ssdm name="mul6_i_1"/></StgValue>
</operation>

<operation id="2094" st_id="24" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:22 %mul6_i_2 = dmul i64 %bitcast_ln41_2, i64 %bitcast_ln41_15

]]></Node>
<StgValue><ssdm name="mul6_i_2"/></StgValue>
</operation>

<operation id="2095" st_id="24" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:29 %mul6_i_3 = dmul i64 %bitcast_ln41_3, i64 %bitcast_ln41_16

]]></Node>
<StgValue><ssdm name="mul6_i_3"/></StgValue>
</operation>

<operation id="2096" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64">
<![CDATA[
.split4:35 %bitcast_ln41_4 = bitcast i64 %weights1_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln41_4"/></StgValue>
</operation>

<operation id="2097" st_id="24" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:36 %mul6_i_4 = dmul i64 %bitcast_ln41_4, i64 %bitcast_ln41_17

]]></Node>
<StgValue><ssdm name="mul6_i_4"/></StgValue>
</operation>

<operation id="2098" st_id="24" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="10">
<![CDATA[
.split4:41 %weights1_load_5 = load i10 %weights1_addr_5

]]></Node>
<StgValue><ssdm name="weights1_load_5"/></StgValue>
</operation>

<operation id="2099" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split4:45 %add_ln41_6 = add i10 %phi_mul, i10 6

]]></Node>
<StgValue><ssdm name="add_ln41_6"/></StgValue>
</operation>

<operation id="2100" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="10">
<![CDATA[
.split4:46 %zext_ln41_18 = zext i10 %add_ln41_6

]]></Node>
<StgValue><ssdm name="zext_ln41_18"/></StgValue>
</operation>

<operation id="2101" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:47 %weights1_addr_6 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_18

]]></Node>
<StgValue><ssdm name="weights1_addr_6"/></StgValue>
</operation>

<operation id="2102" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="10">
<![CDATA[
.split4:48 %weights1_load_6 = load i10 %weights1_addr_6

]]></Node>
<StgValue><ssdm name="weights1_load_6"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="2103" st_id="25" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:8 %mul6_i = dmul i64 %bitcast_ln41, i64 %bitcast_ln41_1

]]></Node>
<StgValue><ssdm name="mul6_i"/></StgValue>
</operation>

<operation id="2104" st_id="25" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:15 %mul6_i_1 = dmul i64 %bitcast_ln41_13, i64 %bitcast_ln41_14

]]></Node>
<StgValue><ssdm name="mul6_i_1"/></StgValue>
</operation>

<operation id="2105" st_id="25" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:22 %mul6_i_2 = dmul i64 %bitcast_ln41_2, i64 %bitcast_ln41_15

]]></Node>
<StgValue><ssdm name="mul6_i_2"/></StgValue>
</operation>

<operation id="2106" st_id="25" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:29 %mul6_i_3 = dmul i64 %bitcast_ln41_3, i64 %bitcast_ln41_16

]]></Node>
<StgValue><ssdm name="mul6_i_3"/></StgValue>
</operation>

<operation id="2107" st_id="25" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:36 %mul6_i_4 = dmul i64 %bitcast_ln41_4, i64 %bitcast_ln41_17

]]></Node>
<StgValue><ssdm name="mul6_i_4"/></StgValue>
</operation>

<operation id="2108" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64">
<![CDATA[
.split4:42 %bitcast_ln41_5 = bitcast i64 %weights1_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln41_5"/></StgValue>
</operation>

<operation id="2109" st_id="25" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:43 %mul6_i_5 = dmul i64 %bitcast_ln41_5, i64 %bitcast_ln41_18

]]></Node>
<StgValue><ssdm name="mul6_i_5"/></StgValue>
</operation>

<operation id="2110" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="10">
<![CDATA[
.split4:48 %weights1_load_6 = load i10 %weights1_addr_6

]]></Node>
<StgValue><ssdm name="weights1_load_6"/></StgValue>
</operation>

<operation id="2111" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split4:52 %add_ln41_7 = add i10 %phi_mul, i10 7

]]></Node>
<StgValue><ssdm name="add_ln41_7"/></StgValue>
</operation>

<operation id="2112" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="10">
<![CDATA[
.split4:53 %zext_ln41_19 = zext i10 %add_ln41_7

]]></Node>
<StgValue><ssdm name="zext_ln41_19"/></StgValue>
</operation>

<operation id="2113" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:54 %weights1_addr_7 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_19

]]></Node>
<StgValue><ssdm name="weights1_addr_7"/></StgValue>
</operation>

<operation id="2114" st_id="25" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="10">
<![CDATA[
.split4:55 %weights1_load_7 = load i10 %weights1_addr_7

]]></Node>
<StgValue><ssdm name="weights1_load_7"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="2115" st_id="26" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:9 %add9_i = dadd i64 %mul6_i, i64 0

]]></Node>
<StgValue><ssdm name="add9_i"/></StgValue>
</operation>

<operation id="2116" st_id="26" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:15 %mul6_i_1 = dmul i64 %bitcast_ln41_13, i64 %bitcast_ln41_14

]]></Node>
<StgValue><ssdm name="mul6_i_1"/></StgValue>
</operation>

<operation id="2117" st_id="26" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:22 %mul6_i_2 = dmul i64 %bitcast_ln41_2, i64 %bitcast_ln41_15

]]></Node>
<StgValue><ssdm name="mul6_i_2"/></StgValue>
</operation>

<operation id="2118" st_id="26" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:29 %mul6_i_3 = dmul i64 %bitcast_ln41_3, i64 %bitcast_ln41_16

]]></Node>
<StgValue><ssdm name="mul6_i_3"/></StgValue>
</operation>

<operation id="2119" st_id="26" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:36 %mul6_i_4 = dmul i64 %bitcast_ln41_4, i64 %bitcast_ln41_17

]]></Node>
<StgValue><ssdm name="mul6_i_4"/></StgValue>
</operation>

<operation id="2120" st_id="26" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:43 %mul6_i_5 = dmul i64 %bitcast_ln41_5, i64 %bitcast_ln41_18

]]></Node>
<StgValue><ssdm name="mul6_i_5"/></StgValue>
</operation>

<operation id="2121" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="64">
<![CDATA[
.split4:49 %bitcast_ln41_6 = bitcast i64 %weights1_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln41_6"/></StgValue>
</operation>

<operation id="2122" st_id="26" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:50 %mul6_i_6 = dmul i64 %bitcast_ln41_6, i64 %bitcast_ln41_19

]]></Node>
<StgValue><ssdm name="mul6_i_6"/></StgValue>
</operation>

<operation id="2123" st_id="26" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="10">
<![CDATA[
.split4:55 %weights1_load_7 = load i10 %weights1_addr_7

]]></Node>
<StgValue><ssdm name="weights1_load_7"/></StgValue>
</operation>

<operation id="2124" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split4:59 %add_ln41_8 = add i10 %phi_mul, i10 8

]]></Node>
<StgValue><ssdm name="add_ln41_8"/></StgValue>
</operation>

<operation id="2125" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="10">
<![CDATA[
.split4:60 %zext_ln41_20 = zext i10 %add_ln41_8

]]></Node>
<StgValue><ssdm name="zext_ln41_20"/></StgValue>
</operation>

<operation id="2126" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:61 %weights1_addr_8 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_20

]]></Node>
<StgValue><ssdm name="weights1_addr_8"/></StgValue>
</operation>

<operation id="2127" st_id="26" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="10">
<![CDATA[
.split4:62 %weights1_load_8 = load i10 %weights1_addr_8

]]></Node>
<StgValue><ssdm name="weights1_load_8"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="2128" st_id="27" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:9 %add9_i = dadd i64 %mul6_i, i64 0

]]></Node>
<StgValue><ssdm name="add9_i"/></StgValue>
</operation>

<operation id="2129" st_id="27" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:22 %mul6_i_2 = dmul i64 %bitcast_ln41_2, i64 %bitcast_ln41_15

]]></Node>
<StgValue><ssdm name="mul6_i_2"/></StgValue>
</operation>

<operation id="2130" st_id="27" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:29 %mul6_i_3 = dmul i64 %bitcast_ln41_3, i64 %bitcast_ln41_16

]]></Node>
<StgValue><ssdm name="mul6_i_3"/></StgValue>
</operation>

<operation id="2131" st_id="27" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:36 %mul6_i_4 = dmul i64 %bitcast_ln41_4, i64 %bitcast_ln41_17

]]></Node>
<StgValue><ssdm name="mul6_i_4"/></StgValue>
</operation>

<operation id="2132" st_id="27" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:43 %mul6_i_5 = dmul i64 %bitcast_ln41_5, i64 %bitcast_ln41_18

]]></Node>
<StgValue><ssdm name="mul6_i_5"/></StgValue>
</operation>

<operation id="2133" st_id="27" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:50 %mul6_i_6 = dmul i64 %bitcast_ln41_6, i64 %bitcast_ln41_19

]]></Node>
<StgValue><ssdm name="mul6_i_6"/></StgValue>
</operation>

<operation id="2134" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64">
<![CDATA[
.split4:56 %bitcast_ln41_7 = bitcast i64 %weights1_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln41_7"/></StgValue>
</operation>

<operation id="2135" st_id="27" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:57 %mul6_i_7 = dmul i64 %bitcast_ln41_7, i64 %bitcast_ln41_20

]]></Node>
<StgValue><ssdm name="mul6_i_7"/></StgValue>
</operation>

<operation id="2136" st_id="27" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="10">
<![CDATA[
.split4:62 %weights1_load_8 = load i10 %weights1_addr_8

]]></Node>
<StgValue><ssdm name="weights1_load_8"/></StgValue>
</operation>

<operation id="2137" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split4:66 %add_ln41_9 = add i10 %phi_mul, i10 9

]]></Node>
<StgValue><ssdm name="add_ln41_9"/></StgValue>
</operation>

<operation id="2138" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="10">
<![CDATA[
.split4:67 %zext_ln41_21 = zext i10 %add_ln41_9

]]></Node>
<StgValue><ssdm name="zext_ln41_21"/></StgValue>
</operation>

<operation id="2139" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:68 %weights1_addr_9 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_21

]]></Node>
<StgValue><ssdm name="weights1_addr_9"/></StgValue>
</operation>

<operation id="2140" st_id="27" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="10">
<![CDATA[
.split4:69 %weights1_load_9 = load i10 %weights1_addr_9

]]></Node>
<StgValue><ssdm name="weights1_load_9"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="2141" st_id="28" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:9 %add9_i = dadd i64 %mul6_i, i64 0

]]></Node>
<StgValue><ssdm name="add9_i"/></StgValue>
</operation>

<operation id="2142" st_id="28" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:29 %mul6_i_3 = dmul i64 %bitcast_ln41_3, i64 %bitcast_ln41_16

]]></Node>
<StgValue><ssdm name="mul6_i_3"/></StgValue>
</operation>

<operation id="2143" st_id="28" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:36 %mul6_i_4 = dmul i64 %bitcast_ln41_4, i64 %bitcast_ln41_17

]]></Node>
<StgValue><ssdm name="mul6_i_4"/></StgValue>
</operation>

<operation id="2144" st_id="28" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:43 %mul6_i_5 = dmul i64 %bitcast_ln41_5, i64 %bitcast_ln41_18

]]></Node>
<StgValue><ssdm name="mul6_i_5"/></StgValue>
</operation>

<operation id="2145" st_id="28" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:50 %mul6_i_6 = dmul i64 %bitcast_ln41_6, i64 %bitcast_ln41_19

]]></Node>
<StgValue><ssdm name="mul6_i_6"/></StgValue>
</operation>

<operation id="2146" st_id="28" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:57 %mul6_i_7 = dmul i64 %bitcast_ln41_7, i64 %bitcast_ln41_20

]]></Node>
<StgValue><ssdm name="mul6_i_7"/></StgValue>
</operation>

<operation id="2147" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64">
<![CDATA[
.split4:63 %bitcast_ln41_8 = bitcast i64 %weights1_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln41_8"/></StgValue>
</operation>

<operation id="2148" st_id="28" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:64 %mul6_i_8 = dmul i64 %bitcast_ln41_8, i64 %bitcast_ln41_21

]]></Node>
<StgValue><ssdm name="mul6_i_8"/></StgValue>
</operation>

<operation id="2149" st_id="28" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="10">
<![CDATA[
.split4:69 %weights1_load_9 = load i10 %weights1_addr_9

]]></Node>
<StgValue><ssdm name="weights1_load_9"/></StgValue>
</operation>

<operation id="2150" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split4:73 %add_ln41_10 = add i10 %phi_mul, i10 10

]]></Node>
<StgValue><ssdm name="add_ln41_10"/></StgValue>
</operation>

<operation id="2151" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="10">
<![CDATA[
.split4:74 %zext_ln41_22 = zext i10 %add_ln41_10

]]></Node>
<StgValue><ssdm name="zext_ln41_22"/></StgValue>
</operation>

<operation id="2152" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:75 %weights1_addr_10 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_22

]]></Node>
<StgValue><ssdm name="weights1_addr_10"/></StgValue>
</operation>

<operation id="2153" st_id="28" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="10">
<![CDATA[
.split4:76 %weights1_load_10 = load i10 %weights1_addr_10

]]></Node>
<StgValue><ssdm name="weights1_load_10"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="2154" st_id="29" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:9 %add9_i = dadd i64 %mul6_i, i64 0

]]></Node>
<StgValue><ssdm name="add9_i"/></StgValue>
</operation>

<operation id="2155" st_id="29" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:36 %mul6_i_4 = dmul i64 %bitcast_ln41_4, i64 %bitcast_ln41_17

]]></Node>
<StgValue><ssdm name="mul6_i_4"/></StgValue>
</operation>

<operation id="2156" st_id="29" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:43 %mul6_i_5 = dmul i64 %bitcast_ln41_5, i64 %bitcast_ln41_18

]]></Node>
<StgValue><ssdm name="mul6_i_5"/></StgValue>
</operation>

<operation id="2157" st_id="29" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:50 %mul6_i_6 = dmul i64 %bitcast_ln41_6, i64 %bitcast_ln41_19

]]></Node>
<StgValue><ssdm name="mul6_i_6"/></StgValue>
</operation>

<operation id="2158" st_id="29" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:57 %mul6_i_7 = dmul i64 %bitcast_ln41_7, i64 %bitcast_ln41_20

]]></Node>
<StgValue><ssdm name="mul6_i_7"/></StgValue>
</operation>

<operation id="2159" st_id="29" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:64 %mul6_i_8 = dmul i64 %bitcast_ln41_8, i64 %bitcast_ln41_21

]]></Node>
<StgValue><ssdm name="mul6_i_8"/></StgValue>
</operation>

<operation id="2160" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64">
<![CDATA[
.split4:70 %bitcast_ln41_9 = bitcast i64 %weights1_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln41_9"/></StgValue>
</operation>

<operation id="2161" st_id="29" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:71 %mul6_i_9 = dmul i64 %bitcast_ln41_9, i64 %bitcast_ln41_22

]]></Node>
<StgValue><ssdm name="mul6_i_9"/></StgValue>
</operation>

<operation id="2162" st_id="29" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="10">
<![CDATA[
.split4:76 %weights1_load_10 = load i10 %weights1_addr_10

]]></Node>
<StgValue><ssdm name="weights1_load_10"/></StgValue>
</operation>

<operation id="2163" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split4:80 %add_ln41_11 = add i10 %phi_mul, i10 11

]]></Node>
<StgValue><ssdm name="add_ln41_11"/></StgValue>
</operation>

<operation id="2164" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="10">
<![CDATA[
.split4:81 %zext_ln41_23 = zext i10 %add_ln41_11

]]></Node>
<StgValue><ssdm name="zext_ln41_23"/></StgValue>
</operation>

<operation id="2165" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:82 %weights1_addr_11 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_23

]]></Node>
<StgValue><ssdm name="weights1_addr_11"/></StgValue>
</operation>

<operation id="2166" st_id="29" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="10">
<![CDATA[
.split4:83 %weights1_load_11 = load i10 %weights1_addr_11

]]></Node>
<StgValue><ssdm name="weights1_load_11"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="2167" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split4:3 %next_mul = add i10 %phi_mul, i10 13

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="2168" st_id="30" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:9 %add9_i = dadd i64 %mul6_i, i64 0

]]></Node>
<StgValue><ssdm name="add9_i"/></StgValue>
</operation>

<operation id="2169" st_id="30" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:43 %mul6_i_5 = dmul i64 %bitcast_ln41_5, i64 %bitcast_ln41_18

]]></Node>
<StgValue><ssdm name="mul6_i_5"/></StgValue>
</operation>

<operation id="2170" st_id="30" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:50 %mul6_i_6 = dmul i64 %bitcast_ln41_6, i64 %bitcast_ln41_19

]]></Node>
<StgValue><ssdm name="mul6_i_6"/></StgValue>
</operation>

<operation id="2171" st_id="30" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:57 %mul6_i_7 = dmul i64 %bitcast_ln41_7, i64 %bitcast_ln41_20

]]></Node>
<StgValue><ssdm name="mul6_i_7"/></StgValue>
</operation>

<operation id="2172" st_id="30" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:64 %mul6_i_8 = dmul i64 %bitcast_ln41_8, i64 %bitcast_ln41_21

]]></Node>
<StgValue><ssdm name="mul6_i_8"/></StgValue>
</operation>

<operation id="2173" st_id="30" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:71 %mul6_i_9 = dmul i64 %bitcast_ln41_9, i64 %bitcast_ln41_22

]]></Node>
<StgValue><ssdm name="mul6_i_9"/></StgValue>
</operation>

<operation id="2174" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="64">
<![CDATA[
.split4:77 %bitcast_ln41_10 = bitcast i64 %weights1_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln41_10"/></StgValue>
</operation>

<operation id="2175" st_id="30" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:78 %mul6_i_s = dmul i64 %bitcast_ln41_10, i64 %bitcast_ln41_23

]]></Node>
<StgValue><ssdm name="mul6_i_s"/></StgValue>
</operation>

<operation id="2176" st_id="30" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="10">
<![CDATA[
.split4:83 %weights1_load_11 = load i10 %weights1_addr_11

]]></Node>
<StgValue><ssdm name="weights1_load_11"/></StgValue>
</operation>

<operation id="2177" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split4:87 %add_ln41_12 = add i10 %phi_mul, i10 12

]]></Node>
<StgValue><ssdm name="add_ln41_12"/></StgValue>
</operation>

<operation id="2178" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="10">
<![CDATA[
.split4:88 %zext_ln41_24 = zext i10 %add_ln41_12

]]></Node>
<StgValue><ssdm name="zext_ln41_24"/></StgValue>
</operation>

<operation id="2179" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:89 %weights1_addr_12 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_24

]]></Node>
<StgValue><ssdm name="weights1_addr_12"/></StgValue>
</operation>

<operation id="2180" st_id="30" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="10">
<![CDATA[
.split4:90 %weights1_load_12 = load i10 %weights1_addr_12

]]></Node>
<StgValue><ssdm name="weights1_load_12"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="2181" st_id="31" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:16 %add9_i_1 = dadd i64 %add9_i, i64 %mul6_i_1

]]></Node>
<StgValue><ssdm name="add9_i_1"/></StgValue>
</operation>

<operation id="2182" st_id="31" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:50 %mul6_i_6 = dmul i64 %bitcast_ln41_6, i64 %bitcast_ln41_19

]]></Node>
<StgValue><ssdm name="mul6_i_6"/></StgValue>
</operation>

<operation id="2183" st_id="31" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:57 %mul6_i_7 = dmul i64 %bitcast_ln41_7, i64 %bitcast_ln41_20

]]></Node>
<StgValue><ssdm name="mul6_i_7"/></StgValue>
</operation>

<operation id="2184" st_id="31" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:64 %mul6_i_8 = dmul i64 %bitcast_ln41_8, i64 %bitcast_ln41_21

]]></Node>
<StgValue><ssdm name="mul6_i_8"/></StgValue>
</operation>

<operation id="2185" st_id="31" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:71 %mul6_i_9 = dmul i64 %bitcast_ln41_9, i64 %bitcast_ln41_22

]]></Node>
<StgValue><ssdm name="mul6_i_9"/></StgValue>
</operation>

<operation id="2186" st_id="31" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:78 %mul6_i_s = dmul i64 %bitcast_ln41_10, i64 %bitcast_ln41_23

]]></Node>
<StgValue><ssdm name="mul6_i_s"/></StgValue>
</operation>

<operation id="2187" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64">
<![CDATA[
.split4:84 %bitcast_ln41_11 = bitcast i64 %weights1_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln41_11"/></StgValue>
</operation>

<operation id="2188" st_id="31" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:85 %mul6_i_10 = dmul i64 %bitcast_ln41_11, i64 %bitcast_ln41_24

]]></Node>
<StgValue><ssdm name="mul6_i_10"/></StgValue>
</operation>

<operation id="2189" st_id="31" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="10">
<![CDATA[
.split4:90 %weights1_load_12 = load i10 %weights1_addr_12

]]></Node>
<StgValue><ssdm name="weights1_load_12"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="2190" st_id="32" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:16 %add9_i_1 = dadd i64 %add9_i, i64 %mul6_i_1

]]></Node>
<StgValue><ssdm name="add9_i_1"/></StgValue>
</operation>

<operation id="2191" st_id="32" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:57 %mul6_i_7 = dmul i64 %bitcast_ln41_7, i64 %bitcast_ln41_20

]]></Node>
<StgValue><ssdm name="mul6_i_7"/></StgValue>
</operation>

<operation id="2192" st_id="32" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:64 %mul6_i_8 = dmul i64 %bitcast_ln41_8, i64 %bitcast_ln41_21

]]></Node>
<StgValue><ssdm name="mul6_i_8"/></StgValue>
</operation>

<operation id="2193" st_id="32" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:71 %mul6_i_9 = dmul i64 %bitcast_ln41_9, i64 %bitcast_ln41_22

]]></Node>
<StgValue><ssdm name="mul6_i_9"/></StgValue>
</operation>

<operation id="2194" st_id="32" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:78 %mul6_i_s = dmul i64 %bitcast_ln41_10, i64 %bitcast_ln41_23

]]></Node>
<StgValue><ssdm name="mul6_i_s"/></StgValue>
</operation>

<operation id="2195" st_id="32" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:85 %mul6_i_10 = dmul i64 %bitcast_ln41_11, i64 %bitcast_ln41_24

]]></Node>
<StgValue><ssdm name="mul6_i_10"/></StgValue>
</operation>

<operation id="2196" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64">
<![CDATA[
.split4:91 %bitcast_ln41_12 = bitcast i64 %weights1_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln41_12"/></StgValue>
</operation>

<operation id="2197" st_id="32" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:92 %mul6_i_11 = dmul i64 %bitcast_ln41_12, i64 %bitcast_ln41_25

]]></Node>
<StgValue><ssdm name="mul6_i_11"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="2198" st_id="33" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:16 %add9_i_1 = dadd i64 %add9_i, i64 %mul6_i_1

]]></Node>
<StgValue><ssdm name="add9_i_1"/></StgValue>
</operation>

<operation id="2199" st_id="33" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:64 %mul6_i_8 = dmul i64 %bitcast_ln41_8, i64 %bitcast_ln41_21

]]></Node>
<StgValue><ssdm name="mul6_i_8"/></StgValue>
</operation>

<operation id="2200" st_id="33" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:71 %mul6_i_9 = dmul i64 %bitcast_ln41_9, i64 %bitcast_ln41_22

]]></Node>
<StgValue><ssdm name="mul6_i_9"/></StgValue>
</operation>

<operation id="2201" st_id="33" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:78 %mul6_i_s = dmul i64 %bitcast_ln41_10, i64 %bitcast_ln41_23

]]></Node>
<StgValue><ssdm name="mul6_i_s"/></StgValue>
</operation>

<operation id="2202" st_id="33" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:85 %mul6_i_10 = dmul i64 %bitcast_ln41_11, i64 %bitcast_ln41_24

]]></Node>
<StgValue><ssdm name="mul6_i_10"/></StgValue>
</operation>

<operation id="2203" st_id="33" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:92 %mul6_i_11 = dmul i64 %bitcast_ln41_12, i64 %bitcast_ln41_25

]]></Node>
<StgValue><ssdm name="mul6_i_11"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="2204" st_id="34" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:16 %add9_i_1 = dadd i64 %add9_i, i64 %mul6_i_1

]]></Node>
<StgValue><ssdm name="add9_i_1"/></StgValue>
</operation>

<operation id="2205" st_id="34" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:71 %mul6_i_9 = dmul i64 %bitcast_ln41_9, i64 %bitcast_ln41_22

]]></Node>
<StgValue><ssdm name="mul6_i_9"/></StgValue>
</operation>

<operation id="2206" st_id="34" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:78 %mul6_i_s = dmul i64 %bitcast_ln41_10, i64 %bitcast_ln41_23

]]></Node>
<StgValue><ssdm name="mul6_i_s"/></StgValue>
</operation>

<operation id="2207" st_id="34" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:85 %mul6_i_10 = dmul i64 %bitcast_ln41_11, i64 %bitcast_ln41_24

]]></Node>
<StgValue><ssdm name="mul6_i_10"/></StgValue>
</operation>

<operation id="2208" st_id="34" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:92 %mul6_i_11 = dmul i64 %bitcast_ln41_12, i64 %bitcast_ln41_25

]]></Node>
<StgValue><ssdm name="mul6_i_11"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="2209" st_id="35" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:16 %add9_i_1 = dadd i64 %add9_i, i64 %mul6_i_1

]]></Node>
<StgValue><ssdm name="add9_i_1"/></StgValue>
</operation>

<operation id="2210" st_id="35" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:78 %mul6_i_s = dmul i64 %bitcast_ln41_10, i64 %bitcast_ln41_23

]]></Node>
<StgValue><ssdm name="mul6_i_s"/></StgValue>
</operation>

<operation id="2211" st_id="35" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:85 %mul6_i_10 = dmul i64 %bitcast_ln41_11, i64 %bitcast_ln41_24

]]></Node>
<StgValue><ssdm name="mul6_i_10"/></StgValue>
</operation>

<operation id="2212" st_id="35" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:92 %mul6_i_11 = dmul i64 %bitcast_ln41_12, i64 %bitcast_ln41_25

]]></Node>
<StgValue><ssdm name="mul6_i_11"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="2213" st_id="36" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:23 %add9_i_2 = dadd i64 %add9_i_1, i64 %mul6_i_2

]]></Node>
<StgValue><ssdm name="add9_i_2"/></StgValue>
</operation>

<operation id="2214" st_id="36" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:85 %mul6_i_10 = dmul i64 %bitcast_ln41_11, i64 %bitcast_ln41_24

]]></Node>
<StgValue><ssdm name="mul6_i_10"/></StgValue>
</operation>

<operation id="2215" st_id="36" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:92 %mul6_i_11 = dmul i64 %bitcast_ln41_12, i64 %bitcast_ln41_25

]]></Node>
<StgValue><ssdm name="mul6_i_11"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="2216" st_id="37" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:23 %add9_i_2 = dadd i64 %add9_i_1, i64 %mul6_i_2

]]></Node>
<StgValue><ssdm name="add9_i_2"/></StgValue>
</operation>

<operation id="2217" st_id="37" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:92 %mul6_i_11 = dmul i64 %bitcast_ln41_12, i64 %bitcast_ln41_25

]]></Node>
<StgValue><ssdm name="mul6_i_11"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="2218" st_id="38" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:23 %add9_i_2 = dadd i64 %add9_i_1, i64 %mul6_i_2

]]></Node>
<StgValue><ssdm name="add9_i_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="2219" st_id="39" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:23 %add9_i_2 = dadd i64 %add9_i_1, i64 %mul6_i_2

]]></Node>
<StgValue><ssdm name="add9_i_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="2220" st_id="40" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:23 %add9_i_2 = dadd i64 %add9_i_1, i64 %mul6_i_2

]]></Node>
<StgValue><ssdm name="add9_i_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="2221" st_id="41" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:30 %add9_i_3 = dadd i64 %add9_i_2, i64 %mul6_i_3

]]></Node>
<StgValue><ssdm name="add9_i_3"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="2222" st_id="42" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:30 %add9_i_3 = dadd i64 %add9_i_2, i64 %mul6_i_3

]]></Node>
<StgValue><ssdm name="add9_i_3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="2223" st_id="43" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:30 %add9_i_3 = dadd i64 %add9_i_2, i64 %mul6_i_3

]]></Node>
<StgValue><ssdm name="add9_i_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="2224" st_id="44" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:30 %add9_i_3 = dadd i64 %add9_i_2, i64 %mul6_i_3

]]></Node>
<StgValue><ssdm name="add9_i_3"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="2225" st_id="45" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:30 %add9_i_3 = dadd i64 %add9_i_2, i64 %mul6_i_3

]]></Node>
<StgValue><ssdm name="add9_i_3"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="2226" st_id="46" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:37 %add9_i_4 = dadd i64 %add9_i_3, i64 %mul6_i_4

]]></Node>
<StgValue><ssdm name="add9_i_4"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="2227" st_id="47" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:37 %add9_i_4 = dadd i64 %add9_i_3, i64 %mul6_i_4

]]></Node>
<StgValue><ssdm name="add9_i_4"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="2228" st_id="48" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:37 %add9_i_4 = dadd i64 %add9_i_3, i64 %mul6_i_4

]]></Node>
<StgValue><ssdm name="add9_i_4"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="2229" st_id="49" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:37 %add9_i_4 = dadd i64 %add9_i_3, i64 %mul6_i_4

]]></Node>
<StgValue><ssdm name="add9_i_4"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="2230" st_id="50" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:37 %add9_i_4 = dadd i64 %add9_i_3, i64 %mul6_i_4

]]></Node>
<StgValue><ssdm name="add9_i_4"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="2231" st_id="51" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:44 %add9_i_5 = dadd i64 %add9_i_4, i64 %mul6_i_5

]]></Node>
<StgValue><ssdm name="add9_i_5"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="2232" st_id="52" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:44 %add9_i_5 = dadd i64 %add9_i_4, i64 %mul6_i_5

]]></Node>
<StgValue><ssdm name="add9_i_5"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="2233" st_id="53" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:44 %add9_i_5 = dadd i64 %add9_i_4, i64 %mul6_i_5

]]></Node>
<StgValue><ssdm name="add9_i_5"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="2234" st_id="54" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:44 %add9_i_5 = dadd i64 %add9_i_4, i64 %mul6_i_5

]]></Node>
<StgValue><ssdm name="add9_i_5"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="2235" st_id="55" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:44 %add9_i_5 = dadd i64 %add9_i_4, i64 %mul6_i_5

]]></Node>
<StgValue><ssdm name="add9_i_5"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="2236" st_id="56" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:51 %add9_i_6 = dadd i64 %add9_i_5, i64 %mul6_i_6

]]></Node>
<StgValue><ssdm name="add9_i_6"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="2237" st_id="57" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:51 %add9_i_6 = dadd i64 %add9_i_5, i64 %mul6_i_6

]]></Node>
<StgValue><ssdm name="add9_i_6"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="2238" st_id="58" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:51 %add9_i_6 = dadd i64 %add9_i_5, i64 %mul6_i_6

]]></Node>
<StgValue><ssdm name="add9_i_6"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="2239" st_id="59" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:51 %add9_i_6 = dadd i64 %add9_i_5, i64 %mul6_i_6

]]></Node>
<StgValue><ssdm name="add9_i_6"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="2240" st_id="60" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:51 %add9_i_6 = dadd i64 %add9_i_5, i64 %mul6_i_6

]]></Node>
<StgValue><ssdm name="add9_i_6"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="2241" st_id="61" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:58 %add9_i_7 = dadd i64 %add9_i_6, i64 %mul6_i_7

]]></Node>
<StgValue><ssdm name="add9_i_7"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="2242" st_id="62" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:58 %add9_i_7 = dadd i64 %add9_i_6, i64 %mul6_i_7

]]></Node>
<StgValue><ssdm name="add9_i_7"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="2243" st_id="63" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:58 %add9_i_7 = dadd i64 %add9_i_6, i64 %mul6_i_7

]]></Node>
<StgValue><ssdm name="add9_i_7"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="2244" st_id="64" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:58 %add9_i_7 = dadd i64 %add9_i_6, i64 %mul6_i_7

]]></Node>
<StgValue><ssdm name="add9_i_7"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="2245" st_id="65" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:58 %add9_i_7 = dadd i64 %add9_i_6, i64 %mul6_i_7

]]></Node>
<StgValue><ssdm name="add9_i_7"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="2246" st_id="66" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:65 %add9_i_8 = dadd i64 %add9_i_7, i64 %mul6_i_8

]]></Node>
<StgValue><ssdm name="add9_i_8"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="2247" st_id="67" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:65 %add9_i_8 = dadd i64 %add9_i_7, i64 %mul6_i_8

]]></Node>
<StgValue><ssdm name="add9_i_8"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="2248" st_id="68" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:65 %add9_i_8 = dadd i64 %add9_i_7, i64 %mul6_i_8

]]></Node>
<StgValue><ssdm name="add9_i_8"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="2249" st_id="69" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:65 %add9_i_8 = dadd i64 %add9_i_7, i64 %mul6_i_8

]]></Node>
<StgValue><ssdm name="add9_i_8"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="2250" st_id="70" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:65 %add9_i_8 = dadd i64 %add9_i_7, i64 %mul6_i_8

]]></Node>
<StgValue><ssdm name="add9_i_8"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="2251" st_id="71" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:72 %add9_i_9 = dadd i64 %add9_i_8, i64 %mul6_i_9

]]></Node>
<StgValue><ssdm name="add9_i_9"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="2252" st_id="72" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:72 %add9_i_9 = dadd i64 %add9_i_8, i64 %mul6_i_9

]]></Node>
<StgValue><ssdm name="add9_i_9"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="2253" st_id="73" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:72 %add9_i_9 = dadd i64 %add9_i_8, i64 %mul6_i_9

]]></Node>
<StgValue><ssdm name="add9_i_9"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="2254" st_id="74" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:72 %add9_i_9 = dadd i64 %add9_i_8, i64 %mul6_i_9

]]></Node>
<StgValue><ssdm name="add9_i_9"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="2255" st_id="75" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:72 %add9_i_9 = dadd i64 %add9_i_8, i64 %mul6_i_9

]]></Node>
<StgValue><ssdm name="add9_i_9"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="2256" st_id="76" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:79 %add9_i_s = dadd i64 %add9_i_9, i64 %mul6_i_s

]]></Node>
<StgValue><ssdm name="add9_i_s"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="2257" st_id="77" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:79 %add9_i_s = dadd i64 %add9_i_9, i64 %mul6_i_s

]]></Node>
<StgValue><ssdm name="add9_i_s"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="2258" st_id="78" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:79 %add9_i_s = dadd i64 %add9_i_9, i64 %mul6_i_s

]]></Node>
<StgValue><ssdm name="add9_i_s"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="2259" st_id="79" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:79 %add9_i_s = dadd i64 %add9_i_9, i64 %mul6_i_s

]]></Node>
<StgValue><ssdm name="add9_i_s"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="2260" st_id="80" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:79 %add9_i_s = dadd i64 %add9_i_9, i64 %mul6_i_s

]]></Node>
<StgValue><ssdm name="add9_i_s"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="2261" st_id="81" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:86 %add9_i_10 = dadd i64 %add9_i_s, i64 %mul6_i_10

]]></Node>
<StgValue><ssdm name="add9_i_10"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="2262" st_id="82" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:86 %add9_i_10 = dadd i64 %add9_i_s, i64 %mul6_i_10

]]></Node>
<StgValue><ssdm name="add9_i_10"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="2263" st_id="83" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:86 %add9_i_10 = dadd i64 %add9_i_s, i64 %mul6_i_10

]]></Node>
<StgValue><ssdm name="add9_i_10"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="2264" st_id="84" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:86 %add9_i_10 = dadd i64 %add9_i_s, i64 %mul6_i_10

]]></Node>
<StgValue><ssdm name="add9_i_10"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="2265" st_id="85" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:86 %add9_i_10 = dadd i64 %add9_i_s, i64 %mul6_i_10

]]></Node>
<StgValue><ssdm name="add9_i_10"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="2266" st_id="86" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:93 %add9_i_11 = dadd i64 %add9_i_10, i64 %mul6_i_11

]]></Node>
<StgValue><ssdm name="add9_i_11"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="2267" st_id="87" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:93 %add9_i_11 = dadd i64 %add9_i_10, i64 %mul6_i_11

]]></Node>
<StgValue><ssdm name="add9_i_11"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="2268" st_id="88" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:93 %add9_i_11 = dadd i64 %add9_i_10, i64 %mul6_i_11

]]></Node>
<StgValue><ssdm name="add9_i_11"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="2269" st_id="89" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:93 %add9_i_11 = dadd i64 %add9_i_10, i64 %mul6_i_11

]]></Node>
<StgValue><ssdm name="add9_i_11"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="2270" st_id="90" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:93 %add9_i_11 = dadd i64 %add9_i_10, i64 %mul6_i_11

]]></Node>
<StgValue><ssdm name="add9_i_11"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="2271" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="7">
<![CDATA[
.split4:0 %j_6_cast34 = zext i7 %j_6

]]></Node>
<StgValue><ssdm name="j_6_cast34"/></StgValue>
</operation>

<operation id="2272" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:1 %specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="2273" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:2 %activations1_addr_65 = getelementptr i64 %activations1, i64 0, i64 %j_6_cast34

]]></Node>
<StgValue><ssdm name="activations1_addr_65"/></StgValue>
</operation>

<operation id="2274" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
.split4:94 %store_ln41 = store i64 %add9_i_11, i6 %activations1_addr_65

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="2275" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
.split4:95 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="2276" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0 %br_ln0 = br void %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="2277" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader3:0 %i_12 = phi i7 %add_ln28, void %.split6, i7 0, void %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="2278" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3:1 %add_ln28 = add i7 %i_12, i7 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="2279" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader3:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2280" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader3:3 %icmp_ln28 = icmp_eq  i7 %i_12, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="2281" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:4 %empty_73 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="2282" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:5 %br_ln28 = br i1 %icmp_ln28, void %.split6, void %matrix_vector_product_with_bias_input_layer.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="2283" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="7">
<![CDATA[
.split6:0 %i_12_cast = zext i7 %i_12

]]></Node>
<StgValue><ssdm name="i_12_cast"/></StgValue>
</operation>

<operation id="2284" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:2 %activations1_addr_66 = getelementptr i64 %activations1, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="activations1_addr_66"/></StgValue>
</operation>

<operation id="2285" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="6">
<![CDATA[
.split6:3 %activations1_load_64 = load i6 %activations1_addr_66

]]></Node>
<StgValue><ssdm name="activations1_load_64"/></StgValue>
</operation>

<operation id="2286" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:4 %biases1_addr = getelementptr i64 %biases1, i64 0, i64 %i_12_cast

]]></Node>
<StgValue><ssdm name="biases1_addr"/></StgValue>
</operation>

<operation id="2287" st_id="93" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="6">
<![CDATA[
.split6:5 %biases1_load = load i6 %biases1_addr

]]></Node>
<StgValue><ssdm name="biases1_load"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="2288" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="6">
<![CDATA[
.split6:3 %activations1_load_64 = load i6 %activations1_addr_66

]]></Node>
<StgValue><ssdm name="activations1_load_64"/></StgValue>
</operation>

<operation id="2289" st_id="94" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="6">
<![CDATA[
.split6:5 %biases1_load = load i6 %biases1_addr

]]></Node>
<StgValue><ssdm name="biases1_load"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="2290" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64">
<![CDATA[
.split6:6 %bitcast_ln29 = bitcast i64 %biases1_load

]]></Node>
<StgValue><ssdm name="bitcast_ln29"/></StgValue>
</operation>

<operation id="2291" st_id="95" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:7 %add_i_i = dadd i64 %activations1_load_64, i64 %bitcast_ln29

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="2292" st_id="96" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:7 %add_i_i = dadd i64 %activations1_load_64, i64 %bitcast_ln29

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="2293" st_id="97" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:7 %add_i_i = dadd i64 %activations1_load_64, i64 %bitcast_ln29

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="2294" st_id="98" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:7 %add_i_i = dadd i64 %activations1_load_64, i64 %bitcast_ln29

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="2295" st_id="99" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6:7 %add_i_i = dadd i64 %activations1_load_64, i64 %bitcast_ln29

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="2296" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:1 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="2297" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="64" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split6:8 %store_ln29 = store i64 %add_i_i, i6 %activations1_addr_66

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="2298" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
.split6:9 %br_ln0 = br void %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="2299" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
matrix_vector_product_with_bias_input_layer.exit.preheader:0 %br_ln0 = br void %matrix_vector_product_with_bias_input_layer.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="2300" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
matrix_vector_product_with_bias_input_layer.exit:0 %i_13 = phi i7 %add_ln18, void %.split8, i7 0, void %matrix_vector_product_with_bias_input_layer.exit.preheader

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="2301" st_id="102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
matrix_vector_product_with_bias_input_layer.exit:1 %add_ln18 = add i7 %i_13, i7 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="2302" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
matrix_vector_product_with_bias_input_layer.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2303" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
matrix_vector_product_with_bias_input_layer.exit:3 %icmp_ln18 = icmp_eq  i7 %i_13, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="2304" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
matrix_vector_product_with_bias_input_layer.exit:4 %empty_74 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="2305" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
matrix_vector_product_with_bias_input_layer.exit:5 %br_ln18 = br i1 %icmp_ln18, void %.split8, void %RELU.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="2306" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="7">
<![CDATA[
.split8:0 %i_13_cast = zext i7 %i_13

]]></Node>
<StgValue><ssdm name="i_13_cast"/></StgValue>
</operation>

<operation id="2307" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:2 %activations1_addr_67 = getelementptr i64 %activations1, i64 0, i64 %i_13_cast

]]></Node>
<StgValue><ssdm name="activations1_addr_67"/></StgValue>
</operation>

<operation id="2308" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="6">
<![CDATA[
.split8:3 %activations1_load_65 = load i6 %activations1_addr_67

]]></Node>
<StgValue><ssdm name="activations1_load_65"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="2309" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="6">
<![CDATA[
.split8:3 %activations1_load_65 = load i6 %activations1_addr_67

]]></Node>
<StgValue><ssdm name="activations1_load_65"/></StgValue>
</operation>

<operation id="2310" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="64">
<![CDATA[
.split8:8 %bitcast_ln20 = bitcast i64 %activations1_load_65

]]></Node>
<StgValue><ssdm name="bitcast_ln20"/></StgValue>
</operation>

<operation id="2311" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:9 %xor_ln20 = xor i64 %bitcast_ln20, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln20"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="2312" st_id="104" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:4 %sub_i = dsub i64 1, i64 %activations1_load_65

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="2313" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64">
<![CDATA[
.split8:10 %bitcast_ln20_1 = bitcast i64 %xor_ln20

]]></Node>
<StgValue><ssdm name="bitcast_ln20_1"/></StgValue>
</operation>

<operation id="2314" st_id="104" stage="15" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:11 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="2315" st_id="105" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:4 %sub_i = dsub i64 1, i64 %activations1_load_65

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="2316" st_id="105" stage="14" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:11 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="2317" st_id="106" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:4 %sub_i = dsub i64 1, i64 %activations1_load_65

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="2318" st_id="106" stage="13" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:11 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="2319" st_id="107" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:4 %sub_i = dsub i64 1, i64 %activations1_load_65

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="2320" st_id="107" stage="12" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:11 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="2321" st_id="108" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:4 %sub_i = dsub i64 1, i64 %activations1_load_65

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="2322" st_id="108" stage="11" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:11 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="2323" st_id="109" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:5 %mul_i5 = dmul i64 %activations1_load_65, i64 %sub_i

]]></Node>
<StgValue><ssdm name="mul_i5"/></StgValue>
</operation>

<operation id="2324" st_id="109" stage="10" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:11 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="2325" st_id="110" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:5 %mul_i5 = dmul i64 %activations1_load_65, i64 %sub_i

]]></Node>
<StgValue><ssdm name="mul_i5"/></StgValue>
</operation>

<operation id="2326" st_id="110" stage="9" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:11 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="2327" st_id="111" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:5 %mul_i5 = dmul i64 %activations1_load_65, i64 %sub_i

]]></Node>
<StgValue><ssdm name="mul_i5"/></StgValue>
</operation>

<operation id="2328" st_id="111" stage="8" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:11 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="2329" st_id="112" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:5 %mul_i5 = dmul i64 %activations1_load_65, i64 %sub_i

]]></Node>
<StgValue><ssdm name="mul_i5"/></StgValue>
</operation>

<operation id="2330" st_id="112" stage="7" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:11 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="2331" st_id="113" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:5 %mul_i5 = dmul i64 %activations1_load_65, i64 %sub_i

]]></Node>
<StgValue><ssdm name="mul_i5"/></StgValue>
</operation>

<operation id="2332" st_id="113" stage="6" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:11 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="2333" st_id="114" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:5 %mul_i5 = dmul i64 %activations1_load_65, i64 %sub_i

]]></Node>
<StgValue><ssdm name="mul_i5"/></StgValue>
</operation>

<operation id="2334" st_id="114" stage="5" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:11 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="2335" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:6 %dactivations1_addr = getelementptr i64 %dactivations1, i64 0, i64 %i_13_cast

]]></Node>
<StgValue><ssdm name="dactivations1_addr"/></StgValue>
</operation>

<operation id="2336" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
.split8:7 %store_ln19 = store i64 %mul_i5, i6 %dactivations1_addr

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="2337" st_id="115" stage="4" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:11 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="2338" st_id="116" stage="3" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:11 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="2339" st_id="117" stage="2" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:11 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="2340" st_id="118" stage="1" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:11 %tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="2341" st_id="119" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:12 %add_i6 = dadd i64 %tmp, i64 1

]]></Node>
<StgValue><ssdm name="add_i6"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="2342" st_id="120" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:12 %add_i6 = dadd i64 %tmp, i64 1

]]></Node>
<StgValue><ssdm name="add_i6"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="2343" st_id="121" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:12 %add_i6 = dadd i64 %tmp, i64 1

]]></Node>
<StgValue><ssdm name="add_i6"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="2344" st_id="122" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:12 %add_i6 = dadd i64 %tmp, i64 1

]]></Node>
<StgValue><ssdm name="add_i6"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="2345" st_id="123" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:12 %add_i6 = dadd i64 %tmp, i64 1

]]></Node>
<StgValue><ssdm name="add_i6"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="2346" st_id="124" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="2347" st_id="125" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="2348" st_id="126" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="2349" st_id="127" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="2350" st_id="128" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="2351" st_id="129" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="2352" st_id="130" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="2353" st_id="131" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="2354" st_id="132" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="2355" st_id="133" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="2356" st_id="134" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="2357" st_id="135" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="2358" st_id="136" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="2359" st_id="137" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="2360" st_id="138" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="2361" st_id="139" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="2362" st_id="140" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="2363" st_id="141" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="2364" st_id="142" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="2365" st_id="143" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="2366" st_id="144" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="2367" st_id="145" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="2368" st_id="146" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="2369" st_id="147" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="2370" st_id="148" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="2371" st_id="149" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="2372" st_id="150" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="2373" st_id="151" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="2374" st_id="152" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="2375" st_id="153" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="2376" st_id="154" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split8:13 %div_i = ddiv i64 1, i64 %add_i6

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="2377" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:1 %specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="2378" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="64" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split8:14 %store_ln20 = store i64 %div_i, i6 %activations1_addr_67

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="2379" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
.split8:15 %br_ln0 = br void %matrix_vector_product_with_bias_input_layer.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="2380" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:0 %activations1_load = load i6 %activations1_addr

]]></Node>
<StgValue><ssdm name="activations1_load"/></StgValue>
</operation>

<operation id="2381" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:1 %activations1_load_1 = load i6 %activations1_addr_1

]]></Node>
<StgValue><ssdm name="activations1_load_1"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="2382" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:0 %activations1_load = load i6 %activations1_addr

]]></Node>
<StgValue><ssdm name="activations1_load"/></StgValue>
</operation>

<operation id="2383" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:1 %activations1_load_1 = load i6 %activations1_addr_1

]]></Node>
<StgValue><ssdm name="activations1_load_1"/></StgValue>
</operation>

<operation id="2384" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:2 %activations1_load_2 = load i6 %activations1_addr_2

]]></Node>
<StgValue><ssdm name="activations1_load_2"/></StgValue>
</operation>

<operation id="2385" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:3 %activations1_load_3 = load i6 %activations1_addr_3

]]></Node>
<StgValue><ssdm name="activations1_load_3"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="2386" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:2 %activations1_load_2 = load i6 %activations1_addr_2

]]></Node>
<StgValue><ssdm name="activations1_load_2"/></StgValue>
</operation>

<operation id="2387" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:3 %activations1_load_3 = load i6 %activations1_addr_3

]]></Node>
<StgValue><ssdm name="activations1_load_3"/></StgValue>
</operation>

<operation id="2388" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:4 %activations1_load_4 = load i6 %activations1_addr_4

]]></Node>
<StgValue><ssdm name="activations1_load_4"/></StgValue>
</operation>

<operation id="2389" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:5 %activations1_load_5 = load i6 %activations1_addr_5

]]></Node>
<StgValue><ssdm name="activations1_load_5"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="2390" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:4 %activations1_load_4 = load i6 %activations1_addr_4

]]></Node>
<StgValue><ssdm name="activations1_load_4"/></StgValue>
</operation>

<operation id="2391" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:5 %activations1_load_5 = load i6 %activations1_addr_5

]]></Node>
<StgValue><ssdm name="activations1_load_5"/></StgValue>
</operation>

<operation id="2392" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:6 %activations1_load_6 = load i6 %activations1_addr_6

]]></Node>
<StgValue><ssdm name="activations1_load_6"/></StgValue>
</operation>

<operation id="2393" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:7 %activations1_load_7 = load i6 %activations1_addr_7

]]></Node>
<StgValue><ssdm name="activations1_load_7"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="2394" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:6 %activations1_load_6 = load i6 %activations1_addr_6

]]></Node>
<StgValue><ssdm name="activations1_load_6"/></StgValue>
</operation>

<operation id="2395" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:7 %activations1_load_7 = load i6 %activations1_addr_7

]]></Node>
<StgValue><ssdm name="activations1_load_7"/></StgValue>
</operation>

<operation id="2396" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:8 %activations1_load_8 = load i6 %activations1_addr_8

]]></Node>
<StgValue><ssdm name="activations1_load_8"/></StgValue>
</operation>

<operation id="2397" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:9 %activations1_load_9 = load i6 %activations1_addr_9

]]></Node>
<StgValue><ssdm name="activations1_load_9"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="2398" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:8 %activations1_load_8 = load i6 %activations1_addr_8

]]></Node>
<StgValue><ssdm name="activations1_load_8"/></StgValue>
</operation>

<operation id="2399" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:9 %activations1_load_9 = load i6 %activations1_addr_9

]]></Node>
<StgValue><ssdm name="activations1_load_9"/></StgValue>
</operation>

<operation id="2400" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:10 %activations1_load_10 = load i6 %activations1_addr_10

]]></Node>
<StgValue><ssdm name="activations1_load_10"/></StgValue>
</operation>

<operation id="2401" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:11 %activations1_load_11 = load i6 %activations1_addr_11

]]></Node>
<StgValue><ssdm name="activations1_load_11"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="2402" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:10 %activations1_load_10 = load i6 %activations1_addr_10

]]></Node>
<StgValue><ssdm name="activations1_load_10"/></StgValue>
</operation>

<operation id="2403" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:11 %activations1_load_11 = load i6 %activations1_addr_11

]]></Node>
<StgValue><ssdm name="activations1_load_11"/></StgValue>
</operation>

<operation id="2404" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:12 %activations1_load_12 = load i6 %activations1_addr_12

]]></Node>
<StgValue><ssdm name="activations1_load_12"/></StgValue>
</operation>

<operation id="2405" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:13 %activations1_load_13 = load i6 %activations1_addr_13

]]></Node>
<StgValue><ssdm name="activations1_load_13"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="2406" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:12 %activations1_load_12 = load i6 %activations1_addr_12

]]></Node>
<StgValue><ssdm name="activations1_load_12"/></StgValue>
</operation>

<operation id="2407" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:13 %activations1_load_13 = load i6 %activations1_addr_13

]]></Node>
<StgValue><ssdm name="activations1_load_13"/></StgValue>
</operation>

<operation id="2408" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:14 %activations1_load_14 = load i6 %activations1_addr_14

]]></Node>
<StgValue><ssdm name="activations1_load_14"/></StgValue>
</operation>

<operation id="2409" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:15 %activations1_load_15 = load i6 %activations1_addr_15

]]></Node>
<StgValue><ssdm name="activations1_load_15"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="2410" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:14 %activations1_load_14 = load i6 %activations1_addr_14

]]></Node>
<StgValue><ssdm name="activations1_load_14"/></StgValue>
</operation>

<operation id="2411" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:15 %activations1_load_15 = load i6 %activations1_addr_15

]]></Node>
<StgValue><ssdm name="activations1_load_15"/></StgValue>
</operation>

<operation id="2412" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:16 %activations1_load_16 = load i6 %activations1_addr_16

]]></Node>
<StgValue><ssdm name="activations1_load_16"/></StgValue>
</operation>

<operation id="2413" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:17 %activations1_load_17 = load i6 %activations1_addr_17

]]></Node>
<StgValue><ssdm name="activations1_load_17"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="2414" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:16 %activations1_load_16 = load i6 %activations1_addr_16

]]></Node>
<StgValue><ssdm name="activations1_load_16"/></StgValue>
</operation>

<operation id="2415" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:17 %activations1_load_17 = load i6 %activations1_addr_17

]]></Node>
<StgValue><ssdm name="activations1_load_17"/></StgValue>
</operation>

<operation id="2416" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:18 %activations1_load_18 = load i6 %activations1_addr_18

]]></Node>
<StgValue><ssdm name="activations1_load_18"/></StgValue>
</operation>

<operation id="2417" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:19 %activations1_load_19 = load i6 %activations1_addr_19

]]></Node>
<StgValue><ssdm name="activations1_load_19"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="2418" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:18 %activations1_load_18 = load i6 %activations1_addr_18

]]></Node>
<StgValue><ssdm name="activations1_load_18"/></StgValue>
</operation>

<operation id="2419" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:19 %activations1_load_19 = load i6 %activations1_addr_19

]]></Node>
<StgValue><ssdm name="activations1_load_19"/></StgValue>
</operation>

<operation id="2420" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:20 %activations1_load_20 = load i6 %activations1_addr_20

]]></Node>
<StgValue><ssdm name="activations1_load_20"/></StgValue>
</operation>

<operation id="2421" st_id="166" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:21 %activations1_load_21 = load i6 %activations1_addr_21

]]></Node>
<StgValue><ssdm name="activations1_load_21"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="2422" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:20 %activations1_load_20 = load i6 %activations1_addr_20

]]></Node>
<StgValue><ssdm name="activations1_load_20"/></StgValue>
</operation>

<operation id="2423" st_id="167" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:21 %activations1_load_21 = load i6 %activations1_addr_21

]]></Node>
<StgValue><ssdm name="activations1_load_21"/></StgValue>
</operation>

<operation id="2424" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:22 %activations1_load_22 = load i6 %activations1_addr_22

]]></Node>
<StgValue><ssdm name="activations1_load_22"/></StgValue>
</operation>

<operation id="2425" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:23 %activations1_load_23 = load i6 %activations1_addr_23

]]></Node>
<StgValue><ssdm name="activations1_load_23"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="2426" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:22 %activations1_load_22 = load i6 %activations1_addr_22

]]></Node>
<StgValue><ssdm name="activations1_load_22"/></StgValue>
</operation>

<operation id="2427" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:23 %activations1_load_23 = load i6 %activations1_addr_23

]]></Node>
<StgValue><ssdm name="activations1_load_23"/></StgValue>
</operation>

<operation id="2428" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:24 %activations1_load_24 = load i6 %activations1_addr_24

]]></Node>
<StgValue><ssdm name="activations1_load_24"/></StgValue>
</operation>

<operation id="2429" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:25 %activations1_load_25 = load i6 %activations1_addr_25

]]></Node>
<StgValue><ssdm name="activations1_load_25"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="2430" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:24 %activations1_load_24 = load i6 %activations1_addr_24

]]></Node>
<StgValue><ssdm name="activations1_load_24"/></StgValue>
</operation>

<operation id="2431" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:25 %activations1_load_25 = load i6 %activations1_addr_25

]]></Node>
<StgValue><ssdm name="activations1_load_25"/></StgValue>
</operation>

<operation id="2432" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:26 %activations1_load_26 = load i6 %activations1_addr_26

]]></Node>
<StgValue><ssdm name="activations1_load_26"/></StgValue>
</operation>

<operation id="2433" st_id="169" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:27 %activations1_load_27 = load i6 %activations1_addr_27

]]></Node>
<StgValue><ssdm name="activations1_load_27"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="2434" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:26 %activations1_load_26 = load i6 %activations1_addr_26

]]></Node>
<StgValue><ssdm name="activations1_load_26"/></StgValue>
</operation>

<operation id="2435" st_id="170" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:27 %activations1_load_27 = load i6 %activations1_addr_27

]]></Node>
<StgValue><ssdm name="activations1_load_27"/></StgValue>
</operation>

<operation id="2436" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:28 %activations1_load_28 = load i6 %activations1_addr_28

]]></Node>
<StgValue><ssdm name="activations1_load_28"/></StgValue>
</operation>

<operation id="2437" st_id="170" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:29 %activations1_load_29 = load i6 %activations1_addr_29

]]></Node>
<StgValue><ssdm name="activations1_load_29"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="2438" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:28 %activations1_load_28 = load i6 %activations1_addr_28

]]></Node>
<StgValue><ssdm name="activations1_load_28"/></StgValue>
</operation>

<operation id="2439" st_id="171" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:29 %activations1_load_29 = load i6 %activations1_addr_29

]]></Node>
<StgValue><ssdm name="activations1_load_29"/></StgValue>
</operation>

<operation id="2440" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:30 %activations1_load_30 = load i6 %activations1_addr_30

]]></Node>
<StgValue><ssdm name="activations1_load_30"/></StgValue>
</operation>

<operation id="2441" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:31 %activations1_load_31 = load i6 %activations1_addr_31

]]></Node>
<StgValue><ssdm name="activations1_load_31"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="2442" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:30 %activations1_load_30 = load i6 %activations1_addr_30

]]></Node>
<StgValue><ssdm name="activations1_load_30"/></StgValue>
</operation>

<operation id="2443" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:31 %activations1_load_31 = load i6 %activations1_addr_31

]]></Node>
<StgValue><ssdm name="activations1_load_31"/></StgValue>
</operation>

<operation id="2444" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:32 %activations1_load_32 = load i6 %activations1_addr_32

]]></Node>
<StgValue><ssdm name="activations1_load_32"/></StgValue>
</operation>

<operation id="2445" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:33 %activations1_load_33 = load i6 %activations1_addr_33

]]></Node>
<StgValue><ssdm name="activations1_load_33"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="2446" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:32 %activations1_load_32 = load i6 %activations1_addr_32

]]></Node>
<StgValue><ssdm name="activations1_load_32"/></StgValue>
</operation>

<operation id="2447" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:33 %activations1_load_33 = load i6 %activations1_addr_33

]]></Node>
<StgValue><ssdm name="activations1_load_33"/></StgValue>
</operation>

<operation id="2448" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:34 %activations1_load_34 = load i6 %activations1_addr_34

]]></Node>
<StgValue><ssdm name="activations1_load_34"/></StgValue>
</operation>

<operation id="2449" st_id="173" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:35 %activations1_load_35 = load i6 %activations1_addr_35

]]></Node>
<StgValue><ssdm name="activations1_load_35"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="2450" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:34 %activations1_load_34 = load i6 %activations1_addr_34

]]></Node>
<StgValue><ssdm name="activations1_load_34"/></StgValue>
</operation>

<operation id="2451" st_id="174" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:35 %activations1_load_35 = load i6 %activations1_addr_35

]]></Node>
<StgValue><ssdm name="activations1_load_35"/></StgValue>
</operation>

<operation id="2452" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:36 %activations1_load_36 = load i6 %activations1_addr_36

]]></Node>
<StgValue><ssdm name="activations1_load_36"/></StgValue>
</operation>

<operation id="2453" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:37 %activations1_load_37 = load i6 %activations1_addr_37

]]></Node>
<StgValue><ssdm name="activations1_load_37"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="2454" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:36 %activations1_load_36 = load i6 %activations1_addr_36

]]></Node>
<StgValue><ssdm name="activations1_load_36"/></StgValue>
</operation>

<operation id="2455" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:37 %activations1_load_37 = load i6 %activations1_addr_37

]]></Node>
<StgValue><ssdm name="activations1_load_37"/></StgValue>
</operation>

<operation id="2456" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:38 %activations1_load_38 = load i6 %activations1_addr_38

]]></Node>
<StgValue><ssdm name="activations1_load_38"/></StgValue>
</operation>

<operation id="2457" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:39 %activations1_load_39 = load i6 %activations1_addr_39

]]></Node>
<StgValue><ssdm name="activations1_load_39"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="2458" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:38 %activations1_load_38 = load i6 %activations1_addr_38

]]></Node>
<StgValue><ssdm name="activations1_load_38"/></StgValue>
</operation>

<operation id="2459" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:39 %activations1_load_39 = load i6 %activations1_addr_39

]]></Node>
<StgValue><ssdm name="activations1_load_39"/></StgValue>
</operation>

<operation id="2460" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:40 %activations1_load_40 = load i6 %activations1_addr_40

]]></Node>
<StgValue><ssdm name="activations1_load_40"/></StgValue>
</operation>

<operation id="2461" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:41 %activations1_load_41 = load i6 %activations1_addr_41

]]></Node>
<StgValue><ssdm name="activations1_load_41"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="2462" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:40 %activations1_load_40 = load i6 %activations1_addr_40

]]></Node>
<StgValue><ssdm name="activations1_load_40"/></StgValue>
</operation>

<operation id="2463" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:41 %activations1_load_41 = load i6 %activations1_addr_41

]]></Node>
<StgValue><ssdm name="activations1_load_41"/></StgValue>
</operation>

<operation id="2464" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:42 %activations1_load_42 = load i6 %activations1_addr_42

]]></Node>
<StgValue><ssdm name="activations1_load_42"/></StgValue>
</operation>

<operation id="2465" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:43 %activations1_load_43 = load i6 %activations1_addr_43

]]></Node>
<StgValue><ssdm name="activations1_load_43"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="2466" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:42 %activations1_load_42 = load i6 %activations1_addr_42

]]></Node>
<StgValue><ssdm name="activations1_load_42"/></StgValue>
</operation>

<operation id="2467" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:43 %activations1_load_43 = load i6 %activations1_addr_43

]]></Node>
<StgValue><ssdm name="activations1_load_43"/></StgValue>
</operation>

<operation id="2468" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:44 %activations1_load_44 = load i6 %activations1_addr_44

]]></Node>
<StgValue><ssdm name="activations1_load_44"/></StgValue>
</operation>

<operation id="2469" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:45 %activations1_load_45 = load i6 %activations1_addr_45

]]></Node>
<StgValue><ssdm name="activations1_load_45"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="2470" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:44 %activations1_load_44 = load i6 %activations1_addr_44

]]></Node>
<StgValue><ssdm name="activations1_load_44"/></StgValue>
</operation>

<operation id="2471" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:45 %activations1_load_45 = load i6 %activations1_addr_45

]]></Node>
<StgValue><ssdm name="activations1_load_45"/></StgValue>
</operation>

<operation id="2472" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:46 %activations1_load_46 = load i6 %activations1_addr_46

]]></Node>
<StgValue><ssdm name="activations1_load_46"/></StgValue>
</operation>

<operation id="2473" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:47 %activations1_load_47 = load i6 %activations1_addr_47

]]></Node>
<StgValue><ssdm name="activations1_load_47"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="2474" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:46 %activations1_load_46 = load i6 %activations1_addr_46

]]></Node>
<StgValue><ssdm name="activations1_load_46"/></StgValue>
</operation>

<operation id="2475" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:47 %activations1_load_47 = load i6 %activations1_addr_47

]]></Node>
<StgValue><ssdm name="activations1_load_47"/></StgValue>
</operation>

<operation id="2476" st_id="180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:48 %activations1_load_48 = load i6 %activations1_addr_48

]]></Node>
<StgValue><ssdm name="activations1_load_48"/></StgValue>
</operation>

<operation id="2477" st_id="180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:49 %activations1_load_49 = load i6 %activations1_addr_49

]]></Node>
<StgValue><ssdm name="activations1_load_49"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="2478" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:48 %activations1_load_48 = load i6 %activations1_addr_48

]]></Node>
<StgValue><ssdm name="activations1_load_48"/></StgValue>
</operation>

<operation id="2479" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:49 %activations1_load_49 = load i6 %activations1_addr_49

]]></Node>
<StgValue><ssdm name="activations1_load_49"/></StgValue>
</operation>

<operation id="2480" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:50 %activations1_load_50 = load i6 %activations1_addr_50

]]></Node>
<StgValue><ssdm name="activations1_load_50"/></StgValue>
</operation>

<operation id="2481" st_id="181" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:51 %activations1_load_51 = load i6 %activations1_addr_51

]]></Node>
<StgValue><ssdm name="activations1_load_51"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="2482" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:50 %activations1_load_50 = load i6 %activations1_addr_50

]]></Node>
<StgValue><ssdm name="activations1_load_50"/></StgValue>
</operation>

<operation id="2483" st_id="182" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:51 %activations1_load_51 = load i6 %activations1_addr_51

]]></Node>
<StgValue><ssdm name="activations1_load_51"/></StgValue>
</operation>

<operation id="2484" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:52 %activations1_load_52 = load i6 %activations1_addr_52

]]></Node>
<StgValue><ssdm name="activations1_load_52"/></StgValue>
</operation>

<operation id="2485" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:53 %activations1_load_53 = load i6 %activations1_addr_53

]]></Node>
<StgValue><ssdm name="activations1_load_53"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="2486" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:52 %activations1_load_52 = load i6 %activations1_addr_52

]]></Node>
<StgValue><ssdm name="activations1_load_52"/></StgValue>
</operation>

<operation id="2487" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:53 %activations1_load_53 = load i6 %activations1_addr_53

]]></Node>
<StgValue><ssdm name="activations1_load_53"/></StgValue>
</operation>

<operation id="2488" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:54 %activations1_load_54 = load i6 %activations1_addr_54

]]></Node>
<StgValue><ssdm name="activations1_load_54"/></StgValue>
</operation>

<operation id="2489" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:55 %activations1_load_55 = load i6 %activations1_addr_55

]]></Node>
<StgValue><ssdm name="activations1_load_55"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="2490" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:54 %activations1_load_54 = load i6 %activations1_addr_54

]]></Node>
<StgValue><ssdm name="activations1_load_54"/></StgValue>
</operation>

<operation id="2491" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:55 %activations1_load_55 = load i6 %activations1_addr_55

]]></Node>
<StgValue><ssdm name="activations1_load_55"/></StgValue>
</operation>

<operation id="2492" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:56 %activations1_load_56 = load i6 %activations1_addr_56

]]></Node>
<StgValue><ssdm name="activations1_load_56"/></StgValue>
</operation>

<operation id="2493" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:57 %activations1_load_57 = load i6 %activations1_addr_57

]]></Node>
<StgValue><ssdm name="activations1_load_57"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="2494" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:56 %activations1_load_56 = load i6 %activations1_addr_56

]]></Node>
<StgValue><ssdm name="activations1_load_56"/></StgValue>
</operation>

<operation id="2495" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:57 %activations1_load_57 = load i6 %activations1_addr_57

]]></Node>
<StgValue><ssdm name="activations1_load_57"/></StgValue>
</operation>

<operation id="2496" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:58 %activations1_load_58 = load i6 %activations1_addr_58

]]></Node>
<StgValue><ssdm name="activations1_load_58"/></StgValue>
</operation>

<operation id="2497" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:59 %activations1_load_59 = load i6 %activations1_addr_59

]]></Node>
<StgValue><ssdm name="activations1_load_59"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="2498" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:58 %activations1_load_58 = load i6 %activations1_addr_58

]]></Node>
<StgValue><ssdm name="activations1_load_58"/></StgValue>
</operation>

<operation id="2499" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:59 %activations1_load_59 = load i6 %activations1_addr_59

]]></Node>
<StgValue><ssdm name="activations1_load_59"/></StgValue>
</operation>

<operation id="2500" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:60 %activations1_load_60 = load i6 %activations1_addr_60

]]></Node>
<StgValue><ssdm name="activations1_load_60"/></StgValue>
</operation>

<operation id="2501" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:61 %activations1_load_61 = load i6 %activations1_addr_61

]]></Node>
<StgValue><ssdm name="activations1_load_61"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="2502" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:60 %activations1_load_60 = load i6 %activations1_addr_60

]]></Node>
<StgValue><ssdm name="activations1_load_60"/></StgValue>
</operation>

<operation id="2503" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:61 %activations1_load_61 = load i6 %activations1_addr_61

]]></Node>
<StgValue><ssdm name="activations1_load_61"/></StgValue>
</operation>

<operation id="2504" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:62 %activations1_load_62 = load i6 %activations1_addr_62

]]></Node>
<StgValue><ssdm name="activations1_load_62"/></StgValue>
</operation>

<operation id="2505" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:63 %activations1_load_63 = load i6 %activations1_addr_63

]]></Node>
<StgValue><ssdm name="activations1_load_63"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="2506" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:62 %activations1_load_62 = load i6 %activations1_addr_62

]]></Node>
<StgValue><ssdm name="activations1_load_62"/></StgValue>
</operation>

<operation id="2507" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit.preheader:63 %activations1_load_63 = load i6 %activations1_addr_63

]]></Node>
<StgValue><ssdm name="activations1_load_63"/></StgValue>
</operation>

<operation id="2508" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0">
<![CDATA[
RELU.exit.preheader:64 %br_ln0 = br void %RELU.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="2509" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
RELU.exit:0 %i_14 = phi i7 %add_ln52, void %.split12, i7 0, void %RELU.exit.preheader

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="2510" st_id="189" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
RELU.exit:1 %add_ln52 = add i7 %i_14, i7 1

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="2511" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
RELU.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2512" st_id="189" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
RELU.exit:3 %icmp_ln52 = icmp_eq  i7 %i_14, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="2513" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
RELU.exit:4 %empty_75 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="2514" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
RELU.exit:5 %br_ln52 = br i1 %icmp_ln52, void %.split12, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="2515" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="6" op_0_bw="7">
<![CDATA[
.split12:3 %empty_76 = trunc i7 %i_14

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="2516" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split12:4 %tmp_10 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_76, i6 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="2517" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="12">
<![CDATA[
.split12:5 %zext_ln55 = zext i12 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="2518" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:6 %weights2_addr = getelementptr i64 %weights2, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="weights2_addr"/></StgValue>
</operation>

<operation id="2519" st_id="189" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="64" op_0_bw="12">
<![CDATA[
.split12:7 %weights2_load = load i12 %weights2_addr

]]></Node>
<StgValue><ssdm name="weights2_load"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="2520" st_id="190" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="64" op_0_bw="12">
<![CDATA[
.split12:7 %weights2_load = load i12 %weights2_addr

]]></Node>
<StgValue><ssdm name="weights2_load"/></StgValue>
</operation>

<operation id="2521" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:11 %or_ln55 = or i12 %tmp_10, i12 1

]]></Node>
<StgValue><ssdm name="or_ln55"/></StgValue>
</operation>

<operation id="2522" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="12">
<![CDATA[
.split12:12 %zext_ln55_1 = zext i12 %or_ln55

]]></Node>
<StgValue><ssdm name="zext_ln55_1"/></StgValue>
</operation>

<operation id="2523" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:13 %weights2_addr_1 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="weights2_addr_1"/></StgValue>
</operation>

<operation id="2524" st_id="190" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="12">
<![CDATA[
.split12:14 %weights2_load_1 = load i12 %weights2_addr_1

]]></Node>
<StgValue><ssdm name="weights2_load_1"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="2525" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="64">
<![CDATA[
.split12:8 %bitcast_ln55 = bitcast i64 %weights2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln55"/></StgValue>
</operation>

<operation id="2526" st_id="191" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:9 %mul6_i1 = dmul i64 %bitcast_ln55, i64 %activations1_load

]]></Node>
<StgValue><ssdm name="mul6_i1"/></StgValue>
</operation>

<operation id="2527" st_id="191" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="12">
<![CDATA[
.split12:14 %weights2_load_1 = load i12 %weights2_addr_1

]]></Node>
<StgValue><ssdm name="weights2_load_1"/></StgValue>
</operation>

<operation id="2528" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:18 %or_ln55_1 = or i12 %tmp_10, i12 2

]]></Node>
<StgValue><ssdm name="or_ln55_1"/></StgValue>
</operation>

<operation id="2529" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="12">
<![CDATA[
.split12:19 %zext_ln55_2 = zext i12 %or_ln55_1

]]></Node>
<StgValue><ssdm name="zext_ln55_2"/></StgValue>
</operation>

<operation id="2530" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:20 %weights2_addr_2 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_2

]]></Node>
<StgValue><ssdm name="weights2_addr_2"/></StgValue>
</operation>

<operation id="2531" st_id="191" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="12">
<![CDATA[
.split12:21 %weights2_load_2 = load i12 %weights2_addr_2

]]></Node>
<StgValue><ssdm name="weights2_load_2"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="2532" st_id="192" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:9 %mul6_i1 = dmul i64 %bitcast_ln55, i64 %activations1_load

]]></Node>
<StgValue><ssdm name="mul6_i1"/></StgValue>
</operation>

<operation id="2533" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="64">
<![CDATA[
.split12:15 %bitcast_ln55_1 = bitcast i64 %weights2_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln55_1"/></StgValue>
</operation>

<operation id="2534" st_id="192" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:16 %mul6_i1_1 = dmul i64 %bitcast_ln55_1, i64 %activations1_load_1

]]></Node>
<StgValue><ssdm name="mul6_i1_1"/></StgValue>
</operation>

<operation id="2535" st_id="192" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="12">
<![CDATA[
.split12:21 %weights2_load_2 = load i12 %weights2_addr_2

]]></Node>
<StgValue><ssdm name="weights2_load_2"/></StgValue>
</operation>

<operation id="2536" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:25 %or_ln55_2 = or i12 %tmp_10, i12 3

]]></Node>
<StgValue><ssdm name="or_ln55_2"/></StgValue>
</operation>

<operation id="2537" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="12">
<![CDATA[
.split12:26 %zext_ln55_3 = zext i12 %or_ln55_2

]]></Node>
<StgValue><ssdm name="zext_ln55_3"/></StgValue>
</operation>

<operation id="2538" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:27 %weights2_addr_3 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_3

]]></Node>
<StgValue><ssdm name="weights2_addr_3"/></StgValue>
</operation>

<operation id="2539" st_id="192" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="12">
<![CDATA[
.split12:28 %weights2_load_3 = load i12 %weights2_addr_3

]]></Node>
<StgValue><ssdm name="weights2_load_3"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="2540" st_id="193" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:9 %mul6_i1 = dmul i64 %bitcast_ln55, i64 %activations1_load

]]></Node>
<StgValue><ssdm name="mul6_i1"/></StgValue>
</operation>

<operation id="2541" st_id="193" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:16 %mul6_i1_1 = dmul i64 %bitcast_ln55_1, i64 %activations1_load_1

]]></Node>
<StgValue><ssdm name="mul6_i1_1"/></StgValue>
</operation>

<operation id="2542" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="64" op_0_bw="64">
<![CDATA[
.split12:22 %bitcast_ln55_2 = bitcast i64 %weights2_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln55_2"/></StgValue>
</operation>

<operation id="2543" st_id="193" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:23 %mul6_i1_2 = dmul i64 %bitcast_ln55_2, i64 %activations1_load_2

]]></Node>
<StgValue><ssdm name="mul6_i1_2"/></StgValue>
</operation>

<operation id="2544" st_id="193" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="12">
<![CDATA[
.split12:28 %weights2_load_3 = load i12 %weights2_addr_3

]]></Node>
<StgValue><ssdm name="weights2_load_3"/></StgValue>
</operation>

<operation id="2545" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:32 %or_ln55_3 = or i12 %tmp_10, i12 4

]]></Node>
<StgValue><ssdm name="or_ln55_3"/></StgValue>
</operation>

<operation id="2546" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="12">
<![CDATA[
.split12:33 %zext_ln55_4 = zext i12 %or_ln55_3

]]></Node>
<StgValue><ssdm name="zext_ln55_4"/></StgValue>
</operation>

<operation id="2547" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:34 %weights2_addr_4 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_4

]]></Node>
<StgValue><ssdm name="weights2_addr_4"/></StgValue>
</operation>

<operation id="2548" st_id="193" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="12">
<![CDATA[
.split12:35 %weights2_load_4 = load i12 %weights2_addr_4

]]></Node>
<StgValue><ssdm name="weights2_load_4"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="2549" st_id="194" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:9 %mul6_i1 = dmul i64 %bitcast_ln55, i64 %activations1_load

]]></Node>
<StgValue><ssdm name="mul6_i1"/></StgValue>
</operation>

<operation id="2550" st_id="194" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:16 %mul6_i1_1 = dmul i64 %bitcast_ln55_1, i64 %activations1_load_1

]]></Node>
<StgValue><ssdm name="mul6_i1_1"/></StgValue>
</operation>

<operation id="2551" st_id="194" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:23 %mul6_i1_2 = dmul i64 %bitcast_ln55_2, i64 %activations1_load_2

]]></Node>
<StgValue><ssdm name="mul6_i1_2"/></StgValue>
</operation>

<operation id="2552" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="64" op_0_bw="64">
<![CDATA[
.split12:29 %bitcast_ln55_3 = bitcast i64 %weights2_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln55_3"/></StgValue>
</operation>

<operation id="2553" st_id="194" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:30 %mul6_i1_3 = dmul i64 %bitcast_ln55_3, i64 %activations1_load_3

]]></Node>
<StgValue><ssdm name="mul6_i1_3"/></StgValue>
</operation>

<operation id="2554" st_id="194" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="12">
<![CDATA[
.split12:35 %weights2_load_4 = load i12 %weights2_addr_4

]]></Node>
<StgValue><ssdm name="weights2_load_4"/></StgValue>
</operation>

<operation id="2555" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:39 %or_ln55_4 = or i12 %tmp_10, i12 5

]]></Node>
<StgValue><ssdm name="or_ln55_4"/></StgValue>
</operation>

<operation id="2556" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="12">
<![CDATA[
.split12:40 %zext_ln55_5 = zext i12 %or_ln55_4

]]></Node>
<StgValue><ssdm name="zext_ln55_5"/></StgValue>
</operation>

<operation id="2557" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:41 %weights2_addr_5 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_5

]]></Node>
<StgValue><ssdm name="weights2_addr_5"/></StgValue>
</operation>

<operation id="2558" st_id="194" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="12">
<![CDATA[
.split12:42 %weights2_load_5 = load i12 %weights2_addr_5

]]></Node>
<StgValue><ssdm name="weights2_load_5"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="2559" st_id="195" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:9 %mul6_i1 = dmul i64 %bitcast_ln55, i64 %activations1_load

]]></Node>
<StgValue><ssdm name="mul6_i1"/></StgValue>
</operation>

<operation id="2560" st_id="195" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:16 %mul6_i1_1 = dmul i64 %bitcast_ln55_1, i64 %activations1_load_1

]]></Node>
<StgValue><ssdm name="mul6_i1_1"/></StgValue>
</operation>

<operation id="2561" st_id="195" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:23 %mul6_i1_2 = dmul i64 %bitcast_ln55_2, i64 %activations1_load_2

]]></Node>
<StgValue><ssdm name="mul6_i1_2"/></StgValue>
</operation>

<operation id="2562" st_id="195" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:30 %mul6_i1_3 = dmul i64 %bitcast_ln55_3, i64 %activations1_load_3

]]></Node>
<StgValue><ssdm name="mul6_i1_3"/></StgValue>
</operation>

<operation id="2563" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="64">
<![CDATA[
.split12:36 %bitcast_ln55_4 = bitcast i64 %weights2_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln55_4"/></StgValue>
</operation>

<operation id="2564" st_id="195" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:37 %mul6_i1_4 = dmul i64 %bitcast_ln55_4, i64 %activations1_load_4

]]></Node>
<StgValue><ssdm name="mul6_i1_4"/></StgValue>
</operation>

<operation id="2565" st_id="195" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="12">
<![CDATA[
.split12:42 %weights2_load_5 = load i12 %weights2_addr_5

]]></Node>
<StgValue><ssdm name="weights2_load_5"/></StgValue>
</operation>

<operation id="2566" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:46 %or_ln55_5 = or i12 %tmp_10, i12 6

]]></Node>
<StgValue><ssdm name="or_ln55_5"/></StgValue>
</operation>

<operation id="2567" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="12">
<![CDATA[
.split12:47 %zext_ln55_6 = zext i12 %or_ln55_5

]]></Node>
<StgValue><ssdm name="zext_ln55_6"/></StgValue>
</operation>

<operation id="2568" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:48 %weights2_addr_6 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_6

]]></Node>
<StgValue><ssdm name="weights2_addr_6"/></StgValue>
</operation>

<operation id="2569" st_id="195" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="12">
<![CDATA[
.split12:49 %weights2_load_6 = load i12 %weights2_addr_6

]]></Node>
<StgValue><ssdm name="weights2_load_6"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="2570" st_id="196" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:9 %mul6_i1 = dmul i64 %bitcast_ln55, i64 %activations1_load

]]></Node>
<StgValue><ssdm name="mul6_i1"/></StgValue>
</operation>

<operation id="2571" st_id="196" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:16 %mul6_i1_1 = dmul i64 %bitcast_ln55_1, i64 %activations1_load_1

]]></Node>
<StgValue><ssdm name="mul6_i1_1"/></StgValue>
</operation>

<operation id="2572" st_id="196" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:23 %mul6_i1_2 = dmul i64 %bitcast_ln55_2, i64 %activations1_load_2

]]></Node>
<StgValue><ssdm name="mul6_i1_2"/></StgValue>
</operation>

<operation id="2573" st_id="196" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:30 %mul6_i1_3 = dmul i64 %bitcast_ln55_3, i64 %activations1_load_3

]]></Node>
<StgValue><ssdm name="mul6_i1_3"/></StgValue>
</operation>

<operation id="2574" st_id="196" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:37 %mul6_i1_4 = dmul i64 %bitcast_ln55_4, i64 %activations1_load_4

]]></Node>
<StgValue><ssdm name="mul6_i1_4"/></StgValue>
</operation>

<operation id="2575" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="64">
<![CDATA[
.split12:43 %bitcast_ln55_5 = bitcast i64 %weights2_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln55_5"/></StgValue>
</operation>

<operation id="2576" st_id="196" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:44 %mul6_i1_5 = dmul i64 %bitcast_ln55_5, i64 %activations1_load_5

]]></Node>
<StgValue><ssdm name="mul6_i1_5"/></StgValue>
</operation>

<operation id="2577" st_id="196" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="12">
<![CDATA[
.split12:49 %weights2_load_6 = load i12 %weights2_addr_6

]]></Node>
<StgValue><ssdm name="weights2_load_6"/></StgValue>
</operation>

<operation id="2578" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:53 %or_ln55_6 = or i12 %tmp_10, i12 7

]]></Node>
<StgValue><ssdm name="or_ln55_6"/></StgValue>
</operation>

<operation id="2579" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="12">
<![CDATA[
.split12:54 %zext_ln55_7 = zext i12 %or_ln55_6

]]></Node>
<StgValue><ssdm name="zext_ln55_7"/></StgValue>
</operation>

<operation id="2580" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:55 %weights2_addr_7 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_7

]]></Node>
<StgValue><ssdm name="weights2_addr_7"/></StgValue>
</operation>

<operation id="2581" st_id="196" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="12">
<![CDATA[
.split12:56 %weights2_load_7 = load i12 %weights2_addr_7

]]></Node>
<StgValue><ssdm name="weights2_load_7"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="2582" st_id="197" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:10 %add9_i1 = dadd i64 %mul6_i1, i64 0

]]></Node>
<StgValue><ssdm name="add9_i1"/></StgValue>
</operation>

<operation id="2583" st_id="197" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:16 %mul6_i1_1 = dmul i64 %bitcast_ln55_1, i64 %activations1_load_1

]]></Node>
<StgValue><ssdm name="mul6_i1_1"/></StgValue>
</operation>

<operation id="2584" st_id="197" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:23 %mul6_i1_2 = dmul i64 %bitcast_ln55_2, i64 %activations1_load_2

]]></Node>
<StgValue><ssdm name="mul6_i1_2"/></StgValue>
</operation>

<operation id="2585" st_id="197" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:30 %mul6_i1_3 = dmul i64 %bitcast_ln55_3, i64 %activations1_load_3

]]></Node>
<StgValue><ssdm name="mul6_i1_3"/></StgValue>
</operation>

<operation id="2586" st_id="197" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:37 %mul6_i1_4 = dmul i64 %bitcast_ln55_4, i64 %activations1_load_4

]]></Node>
<StgValue><ssdm name="mul6_i1_4"/></StgValue>
</operation>

<operation id="2587" st_id="197" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:44 %mul6_i1_5 = dmul i64 %bitcast_ln55_5, i64 %activations1_load_5

]]></Node>
<StgValue><ssdm name="mul6_i1_5"/></StgValue>
</operation>

<operation id="2588" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="64">
<![CDATA[
.split12:50 %bitcast_ln55_6 = bitcast i64 %weights2_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln55_6"/></StgValue>
</operation>

<operation id="2589" st_id="197" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:51 %mul6_i1_6 = dmul i64 %bitcast_ln55_6, i64 %activations1_load_6

]]></Node>
<StgValue><ssdm name="mul6_i1_6"/></StgValue>
</operation>

<operation id="2590" st_id="197" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="12">
<![CDATA[
.split12:56 %weights2_load_7 = load i12 %weights2_addr_7

]]></Node>
<StgValue><ssdm name="weights2_load_7"/></StgValue>
</operation>

<operation id="2591" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:60 %or_ln55_7 = or i12 %tmp_10, i12 8

]]></Node>
<StgValue><ssdm name="or_ln55_7"/></StgValue>
</operation>

<operation id="2592" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="12">
<![CDATA[
.split12:61 %zext_ln55_8 = zext i12 %or_ln55_7

]]></Node>
<StgValue><ssdm name="zext_ln55_8"/></StgValue>
</operation>

<operation id="2593" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:62 %weights2_addr_8 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_8

]]></Node>
<StgValue><ssdm name="weights2_addr_8"/></StgValue>
</operation>

<operation id="2594" st_id="197" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="12">
<![CDATA[
.split12:63 %weights2_load_8 = load i12 %weights2_addr_8

]]></Node>
<StgValue><ssdm name="weights2_load_8"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="2595" st_id="198" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:10 %add9_i1 = dadd i64 %mul6_i1, i64 0

]]></Node>
<StgValue><ssdm name="add9_i1"/></StgValue>
</operation>

<operation id="2596" st_id="198" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:23 %mul6_i1_2 = dmul i64 %bitcast_ln55_2, i64 %activations1_load_2

]]></Node>
<StgValue><ssdm name="mul6_i1_2"/></StgValue>
</operation>

<operation id="2597" st_id="198" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:30 %mul6_i1_3 = dmul i64 %bitcast_ln55_3, i64 %activations1_load_3

]]></Node>
<StgValue><ssdm name="mul6_i1_3"/></StgValue>
</operation>

<operation id="2598" st_id="198" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:37 %mul6_i1_4 = dmul i64 %bitcast_ln55_4, i64 %activations1_load_4

]]></Node>
<StgValue><ssdm name="mul6_i1_4"/></StgValue>
</operation>

<operation id="2599" st_id="198" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:44 %mul6_i1_5 = dmul i64 %bitcast_ln55_5, i64 %activations1_load_5

]]></Node>
<StgValue><ssdm name="mul6_i1_5"/></StgValue>
</operation>

<operation id="2600" st_id="198" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:51 %mul6_i1_6 = dmul i64 %bitcast_ln55_6, i64 %activations1_load_6

]]></Node>
<StgValue><ssdm name="mul6_i1_6"/></StgValue>
</operation>

<operation id="2601" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="64">
<![CDATA[
.split12:57 %bitcast_ln55_7 = bitcast i64 %weights2_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln55_7"/></StgValue>
</operation>

<operation id="2602" st_id="198" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:58 %mul6_i1_7 = dmul i64 %bitcast_ln55_7, i64 %activations1_load_7

]]></Node>
<StgValue><ssdm name="mul6_i1_7"/></StgValue>
</operation>

<operation id="2603" st_id="198" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="12">
<![CDATA[
.split12:63 %weights2_load_8 = load i12 %weights2_addr_8

]]></Node>
<StgValue><ssdm name="weights2_load_8"/></StgValue>
</operation>

<operation id="2604" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:67 %or_ln55_8 = or i12 %tmp_10, i12 9

]]></Node>
<StgValue><ssdm name="or_ln55_8"/></StgValue>
</operation>

<operation id="2605" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="12">
<![CDATA[
.split12:68 %zext_ln55_9 = zext i12 %or_ln55_8

]]></Node>
<StgValue><ssdm name="zext_ln55_9"/></StgValue>
</operation>

<operation id="2606" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:69 %weights2_addr_9 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_9

]]></Node>
<StgValue><ssdm name="weights2_addr_9"/></StgValue>
</operation>

<operation id="2607" st_id="198" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="12">
<![CDATA[
.split12:70 %weights2_load_9 = load i12 %weights2_addr_9

]]></Node>
<StgValue><ssdm name="weights2_load_9"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="2608" st_id="199" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:10 %add9_i1 = dadd i64 %mul6_i1, i64 0

]]></Node>
<StgValue><ssdm name="add9_i1"/></StgValue>
</operation>

<operation id="2609" st_id="199" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:30 %mul6_i1_3 = dmul i64 %bitcast_ln55_3, i64 %activations1_load_3

]]></Node>
<StgValue><ssdm name="mul6_i1_3"/></StgValue>
</operation>

<operation id="2610" st_id="199" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:37 %mul6_i1_4 = dmul i64 %bitcast_ln55_4, i64 %activations1_load_4

]]></Node>
<StgValue><ssdm name="mul6_i1_4"/></StgValue>
</operation>

<operation id="2611" st_id="199" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:44 %mul6_i1_5 = dmul i64 %bitcast_ln55_5, i64 %activations1_load_5

]]></Node>
<StgValue><ssdm name="mul6_i1_5"/></StgValue>
</operation>

<operation id="2612" st_id="199" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:51 %mul6_i1_6 = dmul i64 %bitcast_ln55_6, i64 %activations1_load_6

]]></Node>
<StgValue><ssdm name="mul6_i1_6"/></StgValue>
</operation>

<operation id="2613" st_id="199" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:58 %mul6_i1_7 = dmul i64 %bitcast_ln55_7, i64 %activations1_load_7

]]></Node>
<StgValue><ssdm name="mul6_i1_7"/></StgValue>
</operation>

<operation id="2614" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="64">
<![CDATA[
.split12:64 %bitcast_ln55_8 = bitcast i64 %weights2_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln55_8"/></StgValue>
</operation>

<operation id="2615" st_id="199" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:65 %mul6_i1_8 = dmul i64 %bitcast_ln55_8, i64 %activations1_load_8

]]></Node>
<StgValue><ssdm name="mul6_i1_8"/></StgValue>
</operation>

<operation id="2616" st_id="199" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="12">
<![CDATA[
.split12:70 %weights2_load_9 = load i12 %weights2_addr_9

]]></Node>
<StgValue><ssdm name="weights2_load_9"/></StgValue>
</operation>

<operation id="2617" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:74 %or_ln55_9 = or i12 %tmp_10, i12 10

]]></Node>
<StgValue><ssdm name="or_ln55_9"/></StgValue>
</operation>

<operation id="2618" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="12">
<![CDATA[
.split12:75 %zext_ln55_10 = zext i12 %or_ln55_9

]]></Node>
<StgValue><ssdm name="zext_ln55_10"/></StgValue>
</operation>

<operation id="2619" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:76 %weights2_addr_10 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_10

]]></Node>
<StgValue><ssdm name="weights2_addr_10"/></StgValue>
</operation>

<operation id="2620" st_id="199" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="64" op_0_bw="12">
<![CDATA[
.split12:77 %weights2_load_10 = load i12 %weights2_addr_10

]]></Node>
<StgValue><ssdm name="weights2_load_10"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="2621" st_id="200" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:10 %add9_i1 = dadd i64 %mul6_i1, i64 0

]]></Node>
<StgValue><ssdm name="add9_i1"/></StgValue>
</operation>

<operation id="2622" st_id="200" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:37 %mul6_i1_4 = dmul i64 %bitcast_ln55_4, i64 %activations1_load_4

]]></Node>
<StgValue><ssdm name="mul6_i1_4"/></StgValue>
</operation>

<operation id="2623" st_id="200" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:44 %mul6_i1_5 = dmul i64 %bitcast_ln55_5, i64 %activations1_load_5

]]></Node>
<StgValue><ssdm name="mul6_i1_5"/></StgValue>
</operation>

<operation id="2624" st_id="200" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:51 %mul6_i1_6 = dmul i64 %bitcast_ln55_6, i64 %activations1_load_6

]]></Node>
<StgValue><ssdm name="mul6_i1_6"/></StgValue>
</operation>

<operation id="2625" st_id="200" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:58 %mul6_i1_7 = dmul i64 %bitcast_ln55_7, i64 %activations1_load_7

]]></Node>
<StgValue><ssdm name="mul6_i1_7"/></StgValue>
</operation>

<operation id="2626" st_id="200" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:65 %mul6_i1_8 = dmul i64 %bitcast_ln55_8, i64 %activations1_load_8

]]></Node>
<StgValue><ssdm name="mul6_i1_8"/></StgValue>
</operation>

<operation id="2627" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64">
<![CDATA[
.split12:71 %bitcast_ln55_9 = bitcast i64 %weights2_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln55_9"/></StgValue>
</operation>

<operation id="2628" st_id="200" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:72 %mul6_i1_9 = dmul i64 %bitcast_ln55_9, i64 %activations1_load_9

]]></Node>
<StgValue><ssdm name="mul6_i1_9"/></StgValue>
</operation>

<operation id="2629" st_id="200" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="64" op_0_bw="12">
<![CDATA[
.split12:77 %weights2_load_10 = load i12 %weights2_addr_10

]]></Node>
<StgValue><ssdm name="weights2_load_10"/></StgValue>
</operation>

<operation id="2630" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:81 %or_ln55_10 = or i12 %tmp_10, i12 11

]]></Node>
<StgValue><ssdm name="or_ln55_10"/></StgValue>
</operation>

<operation id="2631" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="12">
<![CDATA[
.split12:82 %zext_ln55_11 = zext i12 %or_ln55_10

]]></Node>
<StgValue><ssdm name="zext_ln55_11"/></StgValue>
</operation>

<operation id="2632" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:83 %weights2_addr_11 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_11

]]></Node>
<StgValue><ssdm name="weights2_addr_11"/></StgValue>
</operation>

<operation id="2633" st_id="200" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="12">
<![CDATA[
.split12:84 %weights2_load_11 = load i12 %weights2_addr_11

]]></Node>
<StgValue><ssdm name="weights2_load_11"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="2634" st_id="201" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:10 %add9_i1 = dadd i64 %mul6_i1, i64 0

]]></Node>
<StgValue><ssdm name="add9_i1"/></StgValue>
</operation>

<operation id="2635" st_id="201" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:44 %mul6_i1_5 = dmul i64 %bitcast_ln55_5, i64 %activations1_load_5

]]></Node>
<StgValue><ssdm name="mul6_i1_5"/></StgValue>
</operation>

<operation id="2636" st_id="201" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:51 %mul6_i1_6 = dmul i64 %bitcast_ln55_6, i64 %activations1_load_6

]]></Node>
<StgValue><ssdm name="mul6_i1_6"/></StgValue>
</operation>

<operation id="2637" st_id="201" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:58 %mul6_i1_7 = dmul i64 %bitcast_ln55_7, i64 %activations1_load_7

]]></Node>
<StgValue><ssdm name="mul6_i1_7"/></StgValue>
</operation>

<operation id="2638" st_id="201" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:65 %mul6_i1_8 = dmul i64 %bitcast_ln55_8, i64 %activations1_load_8

]]></Node>
<StgValue><ssdm name="mul6_i1_8"/></StgValue>
</operation>

<operation id="2639" st_id="201" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:72 %mul6_i1_9 = dmul i64 %bitcast_ln55_9, i64 %activations1_load_9

]]></Node>
<StgValue><ssdm name="mul6_i1_9"/></StgValue>
</operation>

<operation id="2640" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="64">
<![CDATA[
.split12:78 %bitcast_ln55_10 = bitcast i64 %weights2_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln55_10"/></StgValue>
</operation>

<operation id="2641" st_id="201" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:79 %mul6_i1_s = dmul i64 %bitcast_ln55_10, i64 %activations1_load_10

]]></Node>
<StgValue><ssdm name="mul6_i1_s"/></StgValue>
</operation>

<operation id="2642" st_id="201" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="12">
<![CDATA[
.split12:84 %weights2_load_11 = load i12 %weights2_addr_11

]]></Node>
<StgValue><ssdm name="weights2_load_11"/></StgValue>
</operation>

<operation id="2643" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:88 %or_ln55_11 = or i12 %tmp_10, i12 12

]]></Node>
<StgValue><ssdm name="or_ln55_11"/></StgValue>
</operation>

<operation id="2644" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="12">
<![CDATA[
.split12:89 %zext_ln55_12 = zext i12 %or_ln55_11

]]></Node>
<StgValue><ssdm name="zext_ln55_12"/></StgValue>
</operation>

<operation id="2645" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:90 %weights2_addr_12 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_12

]]></Node>
<StgValue><ssdm name="weights2_addr_12"/></StgValue>
</operation>

<operation id="2646" st_id="201" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="12">
<![CDATA[
.split12:91 %weights2_load_12 = load i12 %weights2_addr_12

]]></Node>
<StgValue><ssdm name="weights2_load_12"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="2647" st_id="202" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:17 %add9_i1_1 = dadd i64 %add9_i1, i64 %mul6_i1_1

]]></Node>
<StgValue><ssdm name="add9_i1_1"/></StgValue>
</operation>

<operation id="2648" st_id="202" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:51 %mul6_i1_6 = dmul i64 %bitcast_ln55_6, i64 %activations1_load_6

]]></Node>
<StgValue><ssdm name="mul6_i1_6"/></StgValue>
</operation>

<operation id="2649" st_id="202" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:58 %mul6_i1_7 = dmul i64 %bitcast_ln55_7, i64 %activations1_load_7

]]></Node>
<StgValue><ssdm name="mul6_i1_7"/></StgValue>
</operation>

<operation id="2650" st_id="202" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:65 %mul6_i1_8 = dmul i64 %bitcast_ln55_8, i64 %activations1_load_8

]]></Node>
<StgValue><ssdm name="mul6_i1_8"/></StgValue>
</operation>

<operation id="2651" st_id="202" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:72 %mul6_i1_9 = dmul i64 %bitcast_ln55_9, i64 %activations1_load_9

]]></Node>
<StgValue><ssdm name="mul6_i1_9"/></StgValue>
</operation>

<operation id="2652" st_id="202" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:79 %mul6_i1_s = dmul i64 %bitcast_ln55_10, i64 %activations1_load_10

]]></Node>
<StgValue><ssdm name="mul6_i1_s"/></StgValue>
</operation>

<operation id="2653" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="64" op_0_bw="64">
<![CDATA[
.split12:85 %bitcast_ln55_11 = bitcast i64 %weights2_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln55_11"/></StgValue>
</operation>

<operation id="2654" st_id="202" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:86 %mul6_i1_10 = dmul i64 %bitcast_ln55_11, i64 %activations1_load_11

]]></Node>
<StgValue><ssdm name="mul6_i1_10"/></StgValue>
</operation>

<operation id="2655" st_id="202" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="12">
<![CDATA[
.split12:91 %weights2_load_12 = load i12 %weights2_addr_12

]]></Node>
<StgValue><ssdm name="weights2_load_12"/></StgValue>
</operation>

<operation id="2656" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:95 %or_ln55_12 = or i12 %tmp_10, i12 13

]]></Node>
<StgValue><ssdm name="or_ln55_12"/></StgValue>
</operation>

<operation id="2657" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="12">
<![CDATA[
.split12:96 %zext_ln55_13 = zext i12 %or_ln55_12

]]></Node>
<StgValue><ssdm name="zext_ln55_13"/></StgValue>
</operation>

<operation id="2658" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:97 %weights2_addr_13 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_13

]]></Node>
<StgValue><ssdm name="weights2_addr_13"/></StgValue>
</operation>

<operation id="2659" st_id="202" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="12">
<![CDATA[
.split12:98 %weights2_load_13 = load i12 %weights2_addr_13

]]></Node>
<StgValue><ssdm name="weights2_load_13"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="2660" st_id="203" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:17 %add9_i1_1 = dadd i64 %add9_i1, i64 %mul6_i1_1

]]></Node>
<StgValue><ssdm name="add9_i1_1"/></StgValue>
</operation>

<operation id="2661" st_id="203" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:58 %mul6_i1_7 = dmul i64 %bitcast_ln55_7, i64 %activations1_load_7

]]></Node>
<StgValue><ssdm name="mul6_i1_7"/></StgValue>
</operation>

<operation id="2662" st_id="203" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:65 %mul6_i1_8 = dmul i64 %bitcast_ln55_8, i64 %activations1_load_8

]]></Node>
<StgValue><ssdm name="mul6_i1_8"/></StgValue>
</operation>

<operation id="2663" st_id="203" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:72 %mul6_i1_9 = dmul i64 %bitcast_ln55_9, i64 %activations1_load_9

]]></Node>
<StgValue><ssdm name="mul6_i1_9"/></StgValue>
</operation>

<operation id="2664" st_id="203" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:79 %mul6_i1_s = dmul i64 %bitcast_ln55_10, i64 %activations1_load_10

]]></Node>
<StgValue><ssdm name="mul6_i1_s"/></StgValue>
</operation>

<operation id="2665" st_id="203" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:86 %mul6_i1_10 = dmul i64 %bitcast_ln55_11, i64 %activations1_load_11

]]></Node>
<StgValue><ssdm name="mul6_i1_10"/></StgValue>
</operation>

<operation id="2666" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="64">
<![CDATA[
.split12:92 %bitcast_ln55_12 = bitcast i64 %weights2_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln55_12"/></StgValue>
</operation>

<operation id="2667" st_id="203" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:93 %mul6_i1_11 = dmul i64 %bitcast_ln55_12, i64 %activations1_load_12

]]></Node>
<StgValue><ssdm name="mul6_i1_11"/></StgValue>
</operation>

<operation id="2668" st_id="203" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="12">
<![CDATA[
.split12:98 %weights2_load_13 = load i12 %weights2_addr_13

]]></Node>
<StgValue><ssdm name="weights2_load_13"/></StgValue>
</operation>

<operation id="2669" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:102 %or_ln55_13 = or i12 %tmp_10, i12 14

]]></Node>
<StgValue><ssdm name="or_ln55_13"/></StgValue>
</operation>

<operation id="2670" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="64" op_0_bw="12">
<![CDATA[
.split12:103 %zext_ln55_14 = zext i12 %or_ln55_13

]]></Node>
<StgValue><ssdm name="zext_ln55_14"/></StgValue>
</operation>

<operation id="2671" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:104 %weights2_addr_14 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_14

]]></Node>
<StgValue><ssdm name="weights2_addr_14"/></StgValue>
</operation>

<operation id="2672" st_id="203" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="12">
<![CDATA[
.split12:105 %weights2_load_14 = load i12 %weights2_addr_14

]]></Node>
<StgValue><ssdm name="weights2_load_14"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="2673" st_id="204" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:17 %add9_i1_1 = dadd i64 %add9_i1, i64 %mul6_i1_1

]]></Node>
<StgValue><ssdm name="add9_i1_1"/></StgValue>
</operation>

<operation id="2674" st_id="204" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:65 %mul6_i1_8 = dmul i64 %bitcast_ln55_8, i64 %activations1_load_8

]]></Node>
<StgValue><ssdm name="mul6_i1_8"/></StgValue>
</operation>

<operation id="2675" st_id="204" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:72 %mul6_i1_9 = dmul i64 %bitcast_ln55_9, i64 %activations1_load_9

]]></Node>
<StgValue><ssdm name="mul6_i1_9"/></StgValue>
</operation>

<operation id="2676" st_id="204" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:79 %mul6_i1_s = dmul i64 %bitcast_ln55_10, i64 %activations1_load_10

]]></Node>
<StgValue><ssdm name="mul6_i1_s"/></StgValue>
</operation>

<operation id="2677" st_id="204" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:86 %mul6_i1_10 = dmul i64 %bitcast_ln55_11, i64 %activations1_load_11

]]></Node>
<StgValue><ssdm name="mul6_i1_10"/></StgValue>
</operation>

<operation id="2678" st_id="204" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:93 %mul6_i1_11 = dmul i64 %bitcast_ln55_12, i64 %activations1_load_12

]]></Node>
<StgValue><ssdm name="mul6_i1_11"/></StgValue>
</operation>

<operation id="2679" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="64">
<![CDATA[
.split12:99 %bitcast_ln55_13 = bitcast i64 %weights2_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln55_13"/></StgValue>
</operation>

<operation id="2680" st_id="204" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:100 %mul6_i1_12 = dmul i64 %bitcast_ln55_13, i64 %activations1_load_13

]]></Node>
<StgValue><ssdm name="mul6_i1_12"/></StgValue>
</operation>

<operation id="2681" st_id="204" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="12">
<![CDATA[
.split12:105 %weights2_load_14 = load i12 %weights2_addr_14

]]></Node>
<StgValue><ssdm name="weights2_load_14"/></StgValue>
</operation>

<operation id="2682" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:109 %or_ln55_14 = or i12 %tmp_10, i12 15

]]></Node>
<StgValue><ssdm name="or_ln55_14"/></StgValue>
</operation>

<operation id="2683" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="12">
<![CDATA[
.split12:110 %zext_ln55_15 = zext i12 %or_ln55_14

]]></Node>
<StgValue><ssdm name="zext_ln55_15"/></StgValue>
</operation>

<operation id="2684" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:111 %weights2_addr_15 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_15

]]></Node>
<StgValue><ssdm name="weights2_addr_15"/></StgValue>
</operation>

<operation id="2685" st_id="204" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="12">
<![CDATA[
.split12:112 %weights2_load_15 = load i12 %weights2_addr_15

]]></Node>
<StgValue><ssdm name="weights2_load_15"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="2686" st_id="205" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:17 %add9_i1_1 = dadd i64 %add9_i1, i64 %mul6_i1_1

]]></Node>
<StgValue><ssdm name="add9_i1_1"/></StgValue>
</operation>

<operation id="2687" st_id="205" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:72 %mul6_i1_9 = dmul i64 %bitcast_ln55_9, i64 %activations1_load_9

]]></Node>
<StgValue><ssdm name="mul6_i1_9"/></StgValue>
</operation>

<operation id="2688" st_id="205" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:79 %mul6_i1_s = dmul i64 %bitcast_ln55_10, i64 %activations1_load_10

]]></Node>
<StgValue><ssdm name="mul6_i1_s"/></StgValue>
</operation>

<operation id="2689" st_id="205" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:86 %mul6_i1_10 = dmul i64 %bitcast_ln55_11, i64 %activations1_load_11

]]></Node>
<StgValue><ssdm name="mul6_i1_10"/></StgValue>
</operation>

<operation id="2690" st_id="205" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:93 %mul6_i1_11 = dmul i64 %bitcast_ln55_12, i64 %activations1_load_12

]]></Node>
<StgValue><ssdm name="mul6_i1_11"/></StgValue>
</operation>

<operation id="2691" st_id="205" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:100 %mul6_i1_12 = dmul i64 %bitcast_ln55_13, i64 %activations1_load_13

]]></Node>
<StgValue><ssdm name="mul6_i1_12"/></StgValue>
</operation>

<operation id="2692" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64">
<![CDATA[
.split12:106 %bitcast_ln55_14 = bitcast i64 %weights2_load_14

]]></Node>
<StgValue><ssdm name="bitcast_ln55_14"/></StgValue>
</operation>

<operation id="2693" st_id="205" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:107 %mul6_i1_13 = dmul i64 %bitcast_ln55_14, i64 %activations1_load_14

]]></Node>
<StgValue><ssdm name="mul6_i1_13"/></StgValue>
</operation>

<operation id="2694" st_id="205" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="12">
<![CDATA[
.split12:112 %weights2_load_15 = load i12 %weights2_addr_15

]]></Node>
<StgValue><ssdm name="weights2_load_15"/></StgValue>
</operation>

<operation id="2695" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:116 %or_ln55_15 = or i12 %tmp_10, i12 16

]]></Node>
<StgValue><ssdm name="or_ln55_15"/></StgValue>
</operation>

<operation id="2696" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="64" op_0_bw="12">
<![CDATA[
.split12:117 %zext_ln55_16 = zext i12 %or_ln55_15

]]></Node>
<StgValue><ssdm name="zext_ln55_16"/></StgValue>
</operation>

<operation id="2697" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:118 %weights2_addr_16 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_16

]]></Node>
<StgValue><ssdm name="weights2_addr_16"/></StgValue>
</operation>

<operation id="2698" st_id="205" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="12">
<![CDATA[
.split12:119 %weights2_load_16 = load i12 %weights2_addr_16

]]></Node>
<StgValue><ssdm name="weights2_load_16"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="2699" st_id="206" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:17 %add9_i1_1 = dadd i64 %add9_i1, i64 %mul6_i1_1

]]></Node>
<StgValue><ssdm name="add9_i1_1"/></StgValue>
</operation>

<operation id="2700" st_id="206" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:79 %mul6_i1_s = dmul i64 %bitcast_ln55_10, i64 %activations1_load_10

]]></Node>
<StgValue><ssdm name="mul6_i1_s"/></StgValue>
</operation>

<operation id="2701" st_id="206" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:86 %mul6_i1_10 = dmul i64 %bitcast_ln55_11, i64 %activations1_load_11

]]></Node>
<StgValue><ssdm name="mul6_i1_10"/></StgValue>
</operation>

<operation id="2702" st_id="206" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:93 %mul6_i1_11 = dmul i64 %bitcast_ln55_12, i64 %activations1_load_12

]]></Node>
<StgValue><ssdm name="mul6_i1_11"/></StgValue>
</operation>

<operation id="2703" st_id="206" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:100 %mul6_i1_12 = dmul i64 %bitcast_ln55_13, i64 %activations1_load_13

]]></Node>
<StgValue><ssdm name="mul6_i1_12"/></StgValue>
</operation>

<operation id="2704" st_id="206" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:107 %mul6_i1_13 = dmul i64 %bitcast_ln55_14, i64 %activations1_load_14

]]></Node>
<StgValue><ssdm name="mul6_i1_13"/></StgValue>
</operation>

<operation id="2705" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="64">
<![CDATA[
.split12:113 %bitcast_ln55_15 = bitcast i64 %weights2_load_15

]]></Node>
<StgValue><ssdm name="bitcast_ln55_15"/></StgValue>
</operation>

<operation id="2706" st_id="206" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:114 %mul6_i1_14 = dmul i64 %bitcast_ln55_15, i64 %activations1_load_15

]]></Node>
<StgValue><ssdm name="mul6_i1_14"/></StgValue>
</operation>

<operation id="2707" st_id="206" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="12">
<![CDATA[
.split12:119 %weights2_load_16 = load i12 %weights2_addr_16

]]></Node>
<StgValue><ssdm name="weights2_load_16"/></StgValue>
</operation>

<operation id="2708" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:123 %or_ln55_16 = or i12 %tmp_10, i12 17

]]></Node>
<StgValue><ssdm name="or_ln55_16"/></StgValue>
</operation>

<operation id="2709" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="12">
<![CDATA[
.split12:124 %zext_ln55_17 = zext i12 %or_ln55_16

]]></Node>
<StgValue><ssdm name="zext_ln55_17"/></StgValue>
</operation>

<operation id="2710" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:125 %weights2_addr_17 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_17

]]></Node>
<StgValue><ssdm name="weights2_addr_17"/></StgValue>
</operation>

<operation id="2711" st_id="206" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="12">
<![CDATA[
.split12:126 %weights2_load_17 = load i12 %weights2_addr_17

]]></Node>
<StgValue><ssdm name="weights2_load_17"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="2712" st_id="207" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:24 %add9_i1_2 = dadd i64 %add9_i1_1, i64 %mul6_i1_2

]]></Node>
<StgValue><ssdm name="add9_i1_2"/></StgValue>
</operation>

<operation id="2713" st_id="207" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:86 %mul6_i1_10 = dmul i64 %bitcast_ln55_11, i64 %activations1_load_11

]]></Node>
<StgValue><ssdm name="mul6_i1_10"/></StgValue>
</operation>

<operation id="2714" st_id="207" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:93 %mul6_i1_11 = dmul i64 %bitcast_ln55_12, i64 %activations1_load_12

]]></Node>
<StgValue><ssdm name="mul6_i1_11"/></StgValue>
</operation>

<operation id="2715" st_id="207" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:100 %mul6_i1_12 = dmul i64 %bitcast_ln55_13, i64 %activations1_load_13

]]></Node>
<StgValue><ssdm name="mul6_i1_12"/></StgValue>
</operation>

<operation id="2716" st_id="207" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:107 %mul6_i1_13 = dmul i64 %bitcast_ln55_14, i64 %activations1_load_14

]]></Node>
<StgValue><ssdm name="mul6_i1_13"/></StgValue>
</operation>

<operation id="2717" st_id="207" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:114 %mul6_i1_14 = dmul i64 %bitcast_ln55_15, i64 %activations1_load_15

]]></Node>
<StgValue><ssdm name="mul6_i1_14"/></StgValue>
</operation>

<operation id="2718" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="64">
<![CDATA[
.split12:120 %bitcast_ln55_16 = bitcast i64 %weights2_load_16

]]></Node>
<StgValue><ssdm name="bitcast_ln55_16"/></StgValue>
</operation>

<operation id="2719" st_id="207" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:121 %mul6_i1_15 = dmul i64 %bitcast_ln55_16, i64 %activations1_load_16

]]></Node>
<StgValue><ssdm name="mul6_i1_15"/></StgValue>
</operation>

<operation id="2720" st_id="207" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="12">
<![CDATA[
.split12:126 %weights2_load_17 = load i12 %weights2_addr_17

]]></Node>
<StgValue><ssdm name="weights2_load_17"/></StgValue>
</operation>

<operation id="2721" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:130 %or_ln55_17 = or i12 %tmp_10, i12 18

]]></Node>
<StgValue><ssdm name="or_ln55_17"/></StgValue>
</operation>

<operation id="2722" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="12">
<![CDATA[
.split12:131 %zext_ln55_18 = zext i12 %or_ln55_17

]]></Node>
<StgValue><ssdm name="zext_ln55_18"/></StgValue>
</operation>

<operation id="2723" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:132 %weights2_addr_18 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_18

]]></Node>
<StgValue><ssdm name="weights2_addr_18"/></StgValue>
</operation>

<operation id="2724" st_id="207" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="12">
<![CDATA[
.split12:133 %weights2_load_18 = load i12 %weights2_addr_18

]]></Node>
<StgValue><ssdm name="weights2_load_18"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="2725" st_id="208" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:24 %add9_i1_2 = dadd i64 %add9_i1_1, i64 %mul6_i1_2

]]></Node>
<StgValue><ssdm name="add9_i1_2"/></StgValue>
</operation>

<operation id="2726" st_id="208" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:93 %mul6_i1_11 = dmul i64 %bitcast_ln55_12, i64 %activations1_load_12

]]></Node>
<StgValue><ssdm name="mul6_i1_11"/></StgValue>
</operation>

<operation id="2727" st_id="208" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:100 %mul6_i1_12 = dmul i64 %bitcast_ln55_13, i64 %activations1_load_13

]]></Node>
<StgValue><ssdm name="mul6_i1_12"/></StgValue>
</operation>

<operation id="2728" st_id="208" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:107 %mul6_i1_13 = dmul i64 %bitcast_ln55_14, i64 %activations1_load_14

]]></Node>
<StgValue><ssdm name="mul6_i1_13"/></StgValue>
</operation>

<operation id="2729" st_id="208" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:114 %mul6_i1_14 = dmul i64 %bitcast_ln55_15, i64 %activations1_load_15

]]></Node>
<StgValue><ssdm name="mul6_i1_14"/></StgValue>
</operation>

<operation id="2730" st_id="208" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:121 %mul6_i1_15 = dmul i64 %bitcast_ln55_16, i64 %activations1_load_16

]]></Node>
<StgValue><ssdm name="mul6_i1_15"/></StgValue>
</operation>

<operation id="2731" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="64">
<![CDATA[
.split12:127 %bitcast_ln55_17 = bitcast i64 %weights2_load_17

]]></Node>
<StgValue><ssdm name="bitcast_ln55_17"/></StgValue>
</operation>

<operation id="2732" st_id="208" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:128 %mul6_i1_16 = dmul i64 %bitcast_ln55_17, i64 %activations1_load_17

]]></Node>
<StgValue><ssdm name="mul6_i1_16"/></StgValue>
</operation>

<operation id="2733" st_id="208" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="12">
<![CDATA[
.split12:133 %weights2_load_18 = load i12 %weights2_addr_18

]]></Node>
<StgValue><ssdm name="weights2_load_18"/></StgValue>
</operation>

<operation id="2734" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:137 %or_ln55_18 = or i12 %tmp_10, i12 19

]]></Node>
<StgValue><ssdm name="or_ln55_18"/></StgValue>
</operation>

<operation id="2735" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="64" op_0_bw="12">
<![CDATA[
.split12:138 %zext_ln55_19 = zext i12 %or_ln55_18

]]></Node>
<StgValue><ssdm name="zext_ln55_19"/></StgValue>
</operation>

<operation id="2736" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:139 %weights2_addr_19 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_19

]]></Node>
<StgValue><ssdm name="weights2_addr_19"/></StgValue>
</operation>

<operation id="2737" st_id="208" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="12">
<![CDATA[
.split12:140 %weights2_load_19 = load i12 %weights2_addr_19

]]></Node>
<StgValue><ssdm name="weights2_load_19"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="2738" st_id="209" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:24 %add9_i1_2 = dadd i64 %add9_i1_1, i64 %mul6_i1_2

]]></Node>
<StgValue><ssdm name="add9_i1_2"/></StgValue>
</operation>

<operation id="2739" st_id="209" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:100 %mul6_i1_12 = dmul i64 %bitcast_ln55_13, i64 %activations1_load_13

]]></Node>
<StgValue><ssdm name="mul6_i1_12"/></StgValue>
</operation>

<operation id="2740" st_id="209" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:107 %mul6_i1_13 = dmul i64 %bitcast_ln55_14, i64 %activations1_load_14

]]></Node>
<StgValue><ssdm name="mul6_i1_13"/></StgValue>
</operation>

<operation id="2741" st_id="209" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:114 %mul6_i1_14 = dmul i64 %bitcast_ln55_15, i64 %activations1_load_15

]]></Node>
<StgValue><ssdm name="mul6_i1_14"/></StgValue>
</operation>

<operation id="2742" st_id="209" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:121 %mul6_i1_15 = dmul i64 %bitcast_ln55_16, i64 %activations1_load_16

]]></Node>
<StgValue><ssdm name="mul6_i1_15"/></StgValue>
</operation>

<operation id="2743" st_id="209" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:128 %mul6_i1_16 = dmul i64 %bitcast_ln55_17, i64 %activations1_load_17

]]></Node>
<StgValue><ssdm name="mul6_i1_16"/></StgValue>
</operation>

<operation id="2744" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="64">
<![CDATA[
.split12:134 %bitcast_ln55_18 = bitcast i64 %weights2_load_18

]]></Node>
<StgValue><ssdm name="bitcast_ln55_18"/></StgValue>
</operation>

<operation id="2745" st_id="209" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:135 %mul6_i1_17 = dmul i64 %bitcast_ln55_18, i64 %activations1_load_18

]]></Node>
<StgValue><ssdm name="mul6_i1_17"/></StgValue>
</operation>

<operation id="2746" st_id="209" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="12">
<![CDATA[
.split12:140 %weights2_load_19 = load i12 %weights2_addr_19

]]></Node>
<StgValue><ssdm name="weights2_load_19"/></StgValue>
</operation>

<operation id="2747" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:144 %or_ln55_19 = or i12 %tmp_10, i12 20

]]></Node>
<StgValue><ssdm name="or_ln55_19"/></StgValue>
</operation>

<operation id="2748" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="12">
<![CDATA[
.split12:145 %zext_ln55_20 = zext i12 %or_ln55_19

]]></Node>
<StgValue><ssdm name="zext_ln55_20"/></StgValue>
</operation>

<operation id="2749" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:146 %weights2_addr_20 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_20

]]></Node>
<StgValue><ssdm name="weights2_addr_20"/></StgValue>
</operation>

<operation id="2750" st_id="209" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="12">
<![CDATA[
.split12:147 %weights2_load_20 = load i12 %weights2_addr_20

]]></Node>
<StgValue><ssdm name="weights2_load_20"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="2751" st_id="210" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:24 %add9_i1_2 = dadd i64 %add9_i1_1, i64 %mul6_i1_2

]]></Node>
<StgValue><ssdm name="add9_i1_2"/></StgValue>
</operation>

<operation id="2752" st_id="210" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:107 %mul6_i1_13 = dmul i64 %bitcast_ln55_14, i64 %activations1_load_14

]]></Node>
<StgValue><ssdm name="mul6_i1_13"/></StgValue>
</operation>

<operation id="2753" st_id="210" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:114 %mul6_i1_14 = dmul i64 %bitcast_ln55_15, i64 %activations1_load_15

]]></Node>
<StgValue><ssdm name="mul6_i1_14"/></StgValue>
</operation>

<operation id="2754" st_id="210" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:121 %mul6_i1_15 = dmul i64 %bitcast_ln55_16, i64 %activations1_load_16

]]></Node>
<StgValue><ssdm name="mul6_i1_15"/></StgValue>
</operation>

<operation id="2755" st_id="210" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:128 %mul6_i1_16 = dmul i64 %bitcast_ln55_17, i64 %activations1_load_17

]]></Node>
<StgValue><ssdm name="mul6_i1_16"/></StgValue>
</operation>

<operation id="2756" st_id="210" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:135 %mul6_i1_17 = dmul i64 %bitcast_ln55_18, i64 %activations1_load_18

]]></Node>
<StgValue><ssdm name="mul6_i1_17"/></StgValue>
</operation>

<operation id="2757" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="64">
<![CDATA[
.split12:141 %bitcast_ln55_19 = bitcast i64 %weights2_load_19

]]></Node>
<StgValue><ssdm name="bitcast_ln55_19"/></StgValue>
</operation>

<operation id="2758" st_id="210" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:142 %mul6_i1_18 = dmul i64 %bitcast_ln55_19, i64 %activations1_load_19

]]></Node>
<StgValue><ssdm name="mul6_i1_18"/></StgValue>
</operation>

<operation id="2759" st_id="210" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="12">
<![CDATA[
.split12:147 %weights2_load_20 = load i12 %weights2_addr_20

]]></Node>
<StgValue><ssdm name="weights2_load_20"/></StgValue>
</operation>

<operation id="2760" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:151 %or_ln55_20 = or i12 %tmp_10, i12 21

]]></Node>
<StgValue><ssdm name="or_ln55_20"/></StgValue>
</operation>

<operation id="2761" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="12">
<![CDATA[
.split12:152 %zext_ln55_21 = zext i12 %or_ln55_20

]]></Node>
<StgValue><ssdm name="zext_ln55_21"/></StgValue>
</operation>

<operation id="2762" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:153 %weights2_addr_21 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_21

]]></Node>
<StgValue><ssdm name="weights2_addr_21"/></StgValue>
</operation>

<operation id="2763" st_id="210" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="12">
<![CDATA[
.split12:154 %weights2_load_21 = load i12 %weights2_addr_21

]]></Node>
<StgValue><ssdm name="weights2_load_21"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="2764" st_id="211" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:24 %add9_i1_2 = dadd i64 %add9_i1_1, i64 %mul6_i1_2

]]></Node>
<StgValue><ssdm name="add9_i1_2"/></StgValue>
</operation>

<operation id="2765" st_id="211" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:114 %mul6_i1_14 = dmul i64 %bitcast_ln55_15, i64 %activations1_load_15

]]></Node>
<StgValue><ssdm name="mul6_i1_14"/></StgValue>
</operation>

<operation id="2766" st_id="211" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:121 %mul6_i1_15 = dmul i64 %bitcast_ln55_16, i64 %activations1_load_16

]]></Node>
<StgValue><ssdm name="mul6_i1_15"/></StgValue>
</operation>

<operation id="2767" st_id="211" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:128 %mul6_i1_16 = dmul i64 %bitcast_ln55_17, i64 %activations1_load_17

]]></Node>
<StgValue><ssdm name="mul6_i1_16"/></StgValue>
</operation>

<operation id="2768" st_id="211" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:135 %mul6_i1_17 = dmul i64 %bitcast_ln55_18, i64 %activations1_load_18

]]></Node>
<StgValue><ssdm name="mul6_i1_17"/></StgValue>
</operation>

<operation id="2769" st_id="211" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:142 %mul6_i1_18 = dmul i64 %bitcast_ln55_19, i64 %activations1_load_19

]]></Node>
<StgValue><ssdm name="mul6_i1_18"/></StgValue>
</operation>

<operation id="2770" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="64">
<![CDATA[
.split12:148 %bitcast_ln55_20 = bitcast i64 %weights2_load_20

]]></Node>
<StgValue><ssdm name="bitcast_ln55_20"/></StgValue>
</operation>

<operation id="2771" st_id="211" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:149 %mul6_i1_19 = dmul i64 %bitcast_ln55_20, i64 %activations1_load_20

]]></Node>
<StgValue><ssdm name="mul6_i1_19"/></StgValue>
</operation>

<operation id="2772" st_id="211" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="64" op_0_bw="12">
<![CDATA[
.split12:154 %weights2_load_21 = load i12 %weights2_addr_21

]]></Node>
<StgValue><ssdm name="weights2_load_21"/></StgValue>
</operation>

<operation id="2773" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:158 %or_ln55_21 = or i12 %tmp_10, i12 22

]]></Node>
<StgValue><ssdm name="or_ln55_21"/></StgValue>
</operation>

<operation id="2774" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="12">
<![CDATA[
.split12:159 %zext_ln55_22 = zext i12 %or_ln55_21

]]></Node>
<StgValue><ssdm name="zext_ln55_22"/></StgValue>
</operation>

<operation id="2775" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:160 %weights2_addr_22 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_22

]]></Node>
<StgValue><ssdm name="weights2_addr_22"/></StgValue>
</operation>

<operation id="2776" st_id="211" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="12">
<![CDATA[
.split12:161 %weights2_load_22 = load i12 %weights2_addr_22

]]></Node>
<StgValue><ssdm name="weights2_load_22"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="2777" st_id="212" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:31 %add9_i1_3 = dadd i64 %add9_i1_2, i64 %mul6_i1_3

]]></Node>
<StgValue><ssdm name="add9_i1_3"/></StgValue>
</operation>

<operation id="2778" st_id="212" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:121 %mul6_i1_15 = dmul i64 %bitcast_ln55_16, i64 %activations1_load_16

]]></Node>
<StgValue><ssdm name="mul6_i1_15"/></StgValue>
</operation>

<operation id="2779" st_id="212" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:128 %mul6_i1_16 = dmul i64 %bitcast_ln55_17, i64 %activations1_load_17

]]></Node>
<StgValue><ssdm name="mul6_i1_16"/></StgValue>
</operation>

<operation id="2780" st_id="212" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:135 %mul6_i1_17 = dmul i64 %bitcast_ln55_18, i64 %activations1_load_18

]]></Node>
<StgValue><ssdm name="mul6_i1_17"/></StgValue>
</operation>

<operation id="2781" st_id="212" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:142 %mul6_i1_18 = dmul i64 %bitcast_ln55_19, i64 %activations1_load_19

]]></Node>
<StgValue><ssdm name="mul6_i1_18"/></StgValue>
</operation>

<operation id="2782" st_id="212" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:149 %mul6_i1_19 = dmul i64 %bitcast_ln55_20, i64 %activations1_load_20

]]></Node>
<StgValue><ssdm name="mul6_i1_19"/></StgValue>
</operation>

<operation id="2783" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="64">
<![CDATA[
.split12:155 %bitcast_ln55_21 = bitcast i64 %weights2_load_21

]]></Node>
<StgValue><ssdm name="bitcast_ln55_21"/></StgValue>
</operation>

<operation id="2784" st_id="212" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:156 %mul6_i1_20 = dmul i64 %bitcast_ln55_21, i64 %activations1_load_21

]]></Node>
<StgValue><ssdm name="mul6_i1_20"/></StgValue>
</operation>

<operation id="2785" st_id="212" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="12">
<![CDATA[
.split12:161 %weights2_load_22 = load i12 %weights2_addr_22

]]></Node>
<StgValue><ssdm name="weights2_load_22"/></StgValue>
</operation>

<operation id="2786" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:165 %or_ln55_22 = or i12 %tmp_10, i12 23

]]></Node>
<StgValue><ssdm name="or_ln55_22"/></StgValue>
</operation>

<operation id="2787" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="12">
<![CDATA[
.split12:166 %zext_ln55_23 = zext i12 %or_ln55_22

]]></Node>
<StgValue><ssdm name="zext_ln55_23"/></StgValue>
</operation>

<operation id="2788" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:167 %weights2_addr_23 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_23

]]></Node>
<StgValue><ssdm name="weights2_addr_23"/></StgValue>
</operation>

<operation id="2789" st_id="212" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="12">
<![CDATA[
.split12:168 %weights2_load_23 = load i12 %weights2_addr_23

]]></Node>
<StgValue><ssdm name="weights2_load_23"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="2790" st_id="213" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:31 %add9_i1_3 = dadd i64 %add9_i1_2, i64 %mul6_i1_3

]]></Node>
<StgValue><ssdm name="add9_i1_3"/></StgValue>
</operation>

<operation id="2791" st_id="213" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:128 %mul6_i1_16 = dmul i64 %bitcast_ln55_17, i64 %activations1_load_17

]]></Node>
<StgValue><ssdm name="mul6_i1_16"/></StgValue>
</operation>

<operation id="2792" st_id="213" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:135 %mul6_i1_17 = dmul i64 %bitcast_ln55_18, i64 %activations1_load_18

]]></Node>
<StgValue><ssdm name="mul6_i1_17"/></StgValue>
</operation>

<operation id="2793" st_id="213" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:142 %mul6_i1_18 = dmul i64 %bitcast_ln55_19, i64 %activations1_load_19

]]></Node>
<StgValue><ssdm name="mul6_i1_18"/></StgValue>
</operation>

<operation id="2794" st_id="213" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:149 %mul6_i1_19 = dmul i64 %bitcast_ln55_20, i64 %activations1_load_20

]]></Node>
<StgValue><ssdm name="mul6_i1_19"/></StgValue>
</operation>

<operation id="2795" st_id="213" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:156 %mul6_i1_20 = dmul i64 %bitcast_ln55_21, i64 %activations1_load_21

]]></Node>
<StgValue><ssdm name="mul6_i1_20"/></StgValue>
</operation>

<operation id="2796" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="64">
<![CDATA[
.split12:162 %bitcast_ln55_22 = bitcast i64 %weights2_load_22

]]></Node>
<StgValue><ssdm name="bitcast_ln55_22"/></StgValue>
</operation>

<operation id="2797" st_id="213" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:163 %mul6_i1_21 = dmul i64 %bitcast_ln55_22, i64 %activations1_load_22

]]></Node>
<StgValue><ssdm name="mul6_i1_21"/></StgValue>
</operation>

<operation id="2798" st_id="213" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="12">
<![CDATA[
.split12:168 %weights2_load_23 = load i12 %weights2_addr_23

]]></Node>
<StgValue><ssdm name="weights2_load_23"/></StgValue>
</operation>

<operation id="2799" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:172 %or_ln55_23 = or i12 %tmp_10, i12 24

]]></Node>
<StgValue><ssdm name="or_ln55_23"/></StgValue>
</operation>

<operation id="2800" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="64" op_0_bw="12">
<![CDATA[
.split12:173 %zext_ln55_24 = zext i12 %or_ln55_23

]]></Node>
<StgValue><ssdm name="zext_ln55_24"/></StgValue>
</operation>

<operation id="2801" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:174 %weights2_addr_24 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_24

]]></Node>
<StgValue><ssdm name="weights2_addr_24"/></StgValue>
</operation>

<operation id="2802" st_id="213" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="12">
<![CDATA[
.split12:175 %weights2_load_24 = load i12 %weights2_addr_24

]]></Node>
<StgValue><ssdm name="weights2_load_24"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="2803" st_id="214" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:31 %add9_i1_3 = dadd i64 %add9_i1_2, i64 %mul6_i1_3

]]></Node>
<StgValue><ssdm name="add9_i1_3"/></StgValue>
</operation>

<operation id="2804" st_id="214" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:135 %mul6_i1_17 = dmul i64 %bitcast_ln55_18, i64 %activations1_load_18

]]></Node>
<StgValue><ssdm name="mul6_i1_17"/></StgValue>
</operation>

<operation id="2805" st_id="214" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:142 %mul6_i1_18 = dmul i64 %bitcast_ln55_19, i64 %activations1_load_19

]]></Node>
<StgValue><ssdm name="mul6_i1_18"/></StgValue>
</operation>

<operation id="2806" st_id="214" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:149 %mul6_i1_19 = dmul i64 %bitcast_ln55_20, i64 %activations1_load_20

]]></Node>
<StgValue><ssdm name="mul6_i1_19"/></StgValue>
</operation>

<operation id="2807" st_id="214" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:156 %mul6_i1_20 = dmul i64 %bitcast_ln55_21, i64 %activations1_load_21

]]></Node>
<StgValue><ssdm name="mul6_i1_20"/></StgValue>
</operation>

<operation id="2808" st_id="214" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:163 %mul6_i1_21 = dmul i64 %bitcast_ln55_22, i64 %activations1_load_22

]]></Node>
<StgValue><ssdm name="mul6_i1_21"/></StgValue>
</operation>

<operation id="2809" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="64">
<![CDATA[
.split12:169 %bitcast_ln55_23 = bitcast i64 %weights2_load_23

]]></Node>
<StgValue><ssdm name="bitcast_ln55_23"/></StgValue>
</operation>

<operation id="2810" st_id="214" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:170 %mul6_i1_22 = dmul i64 %bitcast_ln55_23, i64 %activations1_load_23

]]></Node>
<StgValue><ssdm name="mul6_i1_22"/></StgValue>
</operation>

<operation id="2811" st_id="214" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="12">
<![CDATA[
.split12:175 %weights2_load_24 = load i12 %weights2_addr_24

]]></Node>
<StgValue><ssdm name="weights2_load_24"/></StgValue>
</operation>

<operation id="2812" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:179 %or_ln55_24 = or i12 %tmp_10, i12 25

]]></Node>
<StgValue><ssdm name="or_ln55_24"/></StgValue>
</operation>

<operation id="2813" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="12">
<![CDATA[
.split12:180 %zext_ln55_25 = zext i12 %or_ln55_24

]]></Node>
<StgValue><ssdm name="zext_ln55_25"/></StgValue>
</operation>

<operation id="2814" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:181 %weights2_addr_25 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_25

]]></Node>
<StgValue><ssdm name="weights2_addr_25"/></StgValue>
</operation>

<operation id="2815" st_id="214" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="12">
<![CDATA[
.split12:182 %weights2_load_25 = load i12 %weights2_addr_25

]]></Node>
<StgValue><ssdm name="weights2_load_25"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="2816" st_id="215" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:31 %add9_i1_3 = dadd i64 %add9_i1_2, i64 %mul6_i1_3

]]></Node>
<StgValue><ssdm name="add9_i1_3"/></StgValue>
</operation>

<operation id="2817" st_id="215" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:142 %mul6_i1_18 = dmul i64 %bitcast_ln55_19, i64 %activations1_load_19

]]></Node>
<StgValue><ssdm name="mul6_i1_18"/></StgValue>
</operation>

<operation id="2818" st_id="215" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:149 %mul6_i1_19 = dmul i64 %bitcast_ln55_20, i64 %activations1_load_20

]]></Node>
<StgValue><ssdm name="mul6_i1_19"/></StgValue>
</operation>

<operation id="2819" st_id="215" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:156 %mul6_i1_20 = dmul i64 %bitcast_ln55_21, i64 %activations1_load_21

]]></Node>
<StgValue><ssdm name="mul6_i1_20"/></StgValue>
</operation>

<operation id="2820" st_id="215" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:163 %mul6_i1_21 = dmul i64 %bitcast_ln55_22, i64 %activations1_load_22

]]></Node>
<StgValue><ssdm name="mul6_i1_21"/></StgValue>
</operation>

<operation id="2821" st_id="215" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:170 %mul6_i1_22 = dmul i64 %bitcast_ln55_23, i64 %activations1_load_23

]]></Node>
<StgValue><ssdm name="mul6_i1_22"/></StgValue>
</operation>

<operation id="2822" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="64">
<![CDATA[
.split12:176 %bitcast_ln55_24 = bitcast i64 %weights2_load_24

]]></Node>
<StgValue><ssdm name="bitcast_ln55_24"/></StgValue>
</operation>

<operation id="2823" st_id="215" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:177 %mul6_i1_23 = dmul i64 %bitcast_ln55_24, i64 %activations1_load_24

]]></Node>
<StgValue><ssdm name="mul6_i1_23"/></StgValue>
</operation>

<operation id="2824" st_id="215" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="12">
<![CDATA[
.split12:182 %weights2_load_25 = load i12 %weights2_addr_25

]]></Node>
<StgValue><ssdm name="weights2_load_25"/></StgValue>
</operation>

<operation id="2825" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:186 %or_ln55_25 = or i12 %tmp_10, i12 26

]]></Node>
<StgValue><ssdm name="or_ln55_25"/></StgValue>
</operation>

<operation id="2826" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="64" op_0_bw="12">
<![CDATA[
.split12:187 %zext_ln55_26 = zext i12 %or_ln55_25

]]></Node>
<StgValue><ssdm name="zext_ln55_26"/></StgValue>
</operation>

<operation id="2827" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:188 %weights2_addr_26 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_26

]]></Node>
<StgValue><ssdm name="weights2_addr_26"/></StgValue>
</operation>

<operation id="2828" st_id="215" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="12">
<![CDATA[
.split12:189 %weights2_load_26 = load i12 %weights2_addr_26

]]></Node>
<StgValue><ssdm name="weights2_load_26"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="2829" st_id="216" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:31 %add9_i1_3 = dadd i64 %add9_i1_2, i64 %mul6_i1_3

]]></Node>
<StgValue><ssdm name="add9_i1_3"/></StgValue>
</operation>

<operation id="2830" st_id="216" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:149 %mul6_i1_19 = dmul i64 %bitcast_ln55_20, i64 %activations1_load_20

]]></Node>
<StgValue><ssdm name="mul6_i1_19"/></StgValue>
</operation>

<operation id="2831" st_id="216" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:156 %mul6_i1_20 = dmul i64 %bitcast_ln55_21, i64 %activations1_load_21

]]></Node>
<StgValue><ssdm name="mul6_i1_20"/></StgValue>
</operation>

<operation id="2832" st_id="216" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:163 %mul6_i1_21 = dmul i64 %bitcast_ln55_22, i64 %activations1_load_22

]]></Node>
<StgValue><ssdm name="mul6_i1_21"/></StgValue>
</operation>

<operation id="2833" st_id="216" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:170 %mul6_i1_22 = dmul i64 %bitcast_ln55_23, i64 %activations1_load_23

]]></Node>
<StgValue><ssdm name="mul6_i1_22"/></StgValue>
</operation>

<operation id="2834" st_id="216" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:177 %mul6_i1_23 = dmul i64 %bitcast_ln55_24, i64 %activations1_load_24

]]></Node>
<StgValue><ssdm name="mul6_i1_23"/></StgValue>
</operation>

<operation id="2835" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64">
<![CDATA[
.split12:183 %bitcast_ln55_25 = bitcast i64 %weights2_load_25

]]></Node>
<StgValue><ssdm name="bitcast_ln55_25"/></StgValue>
</operation>

<operation id="2836" st_id="216" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:184 %mul6_i1_24 = dmul i64 %bitcast_ln55_25, i64 %activations1_load_25

]]></Node>
<StgValue><ssdm name="mul6_i1_24"/></StgValue>
</operation>

<operation id="2837" st_id="216" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="12">
<![CDATA[
.split12:189 %weights2_load_26 = load i12 %weights2_addr_26

]]></Node>
<StgValue><ssdm name="weights2_load_26"/></StgValue>
</operation>

<operation id="2838" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:193 %or_ln55_26 = or i12 %tmp_10, i12 27

]]></Node>
<StgValue><ssdm name="or_ln55_26"/></StgValue>
</operation>

<operation id="2839" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="12">
<![CDATA[
.split12:194 %zext_ln55_27 = zext i12 %or_ln55_26

]]></Node>
<StgValue><ssdm name="zext_ln55_27"/></StgValue>
</operation>

<operation id="2840" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:195 %weights2_addr_27 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_27

]]></Node>
<StgValue><ssdm name="weights2_addr_27"/></StgValue>
</operation>

<operation id="2841" st_id="216" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="12">
<![CDATA[
.split12:196 %weights2_load_27 = load i12 %weights2_addr_27

]]></Node>
<StgValue><ssdm name="weights2_load_27"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="2842" st_id="217" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:38 %add9_i1_4 = dadd i64 %add9_i1_3, i64 %mul6_i1_4

]]></Node>
<StgValue><ssdm name="add9_i1_4"/></StgValue>
</operation>

<operation id="2843" st_id="217" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:156 %mul6_i1_20 = dmul i64 %bitcast_ln55_21, i64 %activations1_load_21

]]></Node>
<StgValue><ssdm name="mul6_i1_20"/></StgValue>
</operation>

<operation id="2844" st_id="217" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:163 %mul6_i1_21 = dmul i64 %bitcast_ln55_22, i64 %activations1_load_22

]]></Node>
<StgValue><ssdm name="mul6_i1_21"/></StgValue>
</operation>

<operation id="2845" st_id="217" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:170 %mul6_i1_22 = dmul i64 %bitcast_ln55_23, i64 %activations1_load_23

]]></Node>
<StgValue><ssdm name="mul6_i1_22"/></StgValue>
</operation>

<operation id="2846" st_id="217" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:177 %mul6_i1_23 = dmul i64 %bitcast_ln55_24, i64 %activations1_load_24

]]></Node>
<StgValue><ssdm name="mul6_i1_23"/></StgValue>
</operation>

<operation id="2847" st_id="217" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:184 %mul6_i1_24 = dmul i64 %bitcast_ln55_25, i64 %activations1_load_25

]]></Node>
<StgValue><ssdm name="mul6_i1_24"/></StgValue>
</operation>

<operation id="2848" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="64">
<![CDATA[
.split12:190 %bitcast_ln55_26 = bitcast i64 %weights2_load_26

]]></Node>
<StgValue><ssdm name="bitcast_ln55_26"/></StgValue>
</operation>

<operation id="2849" st_id="217" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:191 %mul6_i1_25 = dmul i64 %bitcast_ln55_26, i64 %activations1_load_26

]]></Node>
<StgValue><ssdm name="mul6_i1_25"/></StgValue>
</operation>

<operation id="2850" st_id="217" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="12">
<![CDATA[
.split12:196 %weights2_load_27 = load i12 %weights2_addr_27

]]></Node>
<StgValue><ssdm name="weights2_load_27"/></StgValue>
</operation>

<operation id="2851" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:200 %or_ln55_27 = or i12 %tmp_10, i12 28

]]></Node>
<StgValue><ssdm name="or_ln55_27"/></StgValue>
</operation>

<operation id="2852" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="12">
<![CDATA[
.split12:201 %zext_ln55_28 = zext i12 %or_ln55_27

]]></Node>
<StgValue><ssdm name="zext_ln55_28"/></StgValue>
</operation>

<operation id="2853" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:202 %weights2_addr_28 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_28

]]></Node>
<StgValue><ssdm name="weights2_addr_28"/></StgValue>
</operation>

<operation id="2854" st_id="217" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="12">
<![CDATA[
.split12:203 %weights2_load_28 = load i12 %weights2_addr_28

]]></Node>
<StgValue><ssdm name="weights2_load_28"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="2855" st_id="218" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:38 %add9_i1_4 = dadd i64 %add9_i1_3, i64 %mul6_i1_4

]]></Node>
<StgValue><ssdm name="add9_i1_4"/></StgValue>
</operation>

<operation id="2856" st_id="218" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:163 %mul6_i1_21 = dmul i64 %bitcast_ln55_22, i64 %activations1_load_22

]]></Node>
<StgValue><ssdm name="mul6_i1_21"/></StgValue>
</operation>

<operation id="2857" st_id="218" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:170 %mul6_i1_22 = dmul i64 %bitcast_ln55_23, i64 %activations1_load_23

]]></Node>
<StgValue><ssdm name="mul6_i1_22"/></StgValue>
</operation>

<operation id="2858" st_id="218" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:177 %mul6_i1_23 = dmul i64 %bitcast_ln55_24, i64 %activations1_load_24

]]></Node>
<StgValue><ssdm name="mul6_i1_23"/></StgValue>
</operation>

<operation id="2859" st_id="218" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:184 %mul6_i1_24 = dmul i64 %bitcast_ln55_25, i64 %activations1_load_25

]]></Node>
<StgValue><ssdm name="mul6_i1_24"/></StgValue>
</operation>

<operation id="2860" st_id="218" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:191 %mul6_i1_25 = dmul i64 %bitcast_ln55_26, i64 %activations1_load_26

]]></Node>
<StgValue><ssdm name="mul6_i1_25"/></StgValue>
</operation>

<operation id="2861" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="64" op_0_bw="64">
<![CDATA[
.split12:197 %bitcast_ln55_27 = bitcast i64 %weights2_load_27

]]></Node>
<StgValue><ssdm name="bitcast_ln55_27"/></StgValue>
</operation>

<operation id="2862" st_id="218" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:198 %mul6_i1_26 = dmul i64 %bitcast_ln55_27, i64 %activations1_load_27

]]></Node>
<StgValue><ssdm name="mul6_i1_26"/></StgValue>
</operation>

<operation id="2863" st_id="218" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="12">
<![CDATA[
.split12:203 %weights2_load_28 = load i12 %weights2_addr_28

]]></Node>
<StgValue><ssdm name="weights2_load_28"/></StgValue>
</operation>

<operation id="2864" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:207 %or_ln55_28 = or i12 %tmp_10, i12 29

]]></Node>
<StgValue><ssdm name="or_ln55_28"/></StgValue>
</operation>

<operation id="2865" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="64" op_0_bw="12">
<![CDATA[
.split12:208 %zext_ln55_29 = zext i12 %or_ln55_28

]]></Node>
<StgValue><ssdm name="zext_ln55_29"/></StgValue>
</operation>

<operation id="2866" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:209 %weights2_addr_29 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_29

]]></Node>
<StgValue><ssdm name="weights2_addr_29"/></StgValue>
</operation>

<operation id="2867" st_id="218" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="12">
<![CDATA[
.split12:210 %weights2_load_29 = load i12 %weights2_addr_29

]]></Node>
<StgValue><ssdm name="weights2_load_29"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="2868" st_id="219" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:38 %add9_i1_4 = dadd i64 %add9_i1_3, i64 %mul6_i1_4

]]></Node>
<StgValue><ssdm name="add9_i1_4"/></StgValue>
</operation>

<operation id="2869" st_id="219" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:170 %mul6_i1_22 = dmul i64 %bitcast_ln55_23, i64 %activations1_load_23

]]></Node>
<StgValue><ssdm name="mul6_i1_22"/></StgValue>
</operation>

<operation id="2870" st_id="219" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:177 %mul6_i1_23 = dmul i64 %bitcast_ln55_24, i64 %activations1_load_24

]]></Node>
<StgValue><ssdm name="mul6_i1_23"/></StgValue>
</operation>

<operation id="2871" st_id="219" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:184 %mul6_i1_24 = dmul i64 %bitcast_ln55_25, i64 %activations1_load_25

]]></Node>
<StgValue><ssdm name="mul6_i1_24"/></StgValue>
</operation>

<operation id="2872" st_id="219" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:191 %mul6_i1_25 = dmul i64 %bitcast_ln55_26, i64 %activations1_load_26

]]></Node>
<StgValue><ssdm name="mul6_i1_25"/></StgValue>
</operation>

<operation id="2873" st_id="219" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:198 %mul6_i1_26 = dmul i64 %bitcast_ln55_27, i64 %activations1_load_27

]]></Node>
<StgValue><ssdm name="mul6_i1_26"/></StgValue>
</operation>

<operation id="2874" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64">
<![CDATA[
.split12:204 %bitcast_ln55_28 = bitcast i64 %weights2_load_28

]]></Node>
<StgValue><ssdm name="bitcast_ln55_28"/></StgValue>
</operation>

<operation id="2875" st_id="219" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:205 %mul6_i1_27 = dmul i64 %bitcast_ln55_28, i64 %activations1_load_28

]]></Node>
<StgValue><ssdm name="mul6_i1_27"/></StgValue>
</operation>

<operation id="2876" st_id="219" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="12">
<![CDATA[
.split12:210 %weights2_load_29 = load i12 %weights2_addr_29

]]></Node>
<StgValue><ssdm name="weights2_load_29"/></StgValue>
</operation>

<operation id="2877" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:214 %or_ln55_29 = or i12 %tmp_10, i12 30

]]></Node>
<StgValue><ssdm name="or_ln55_29"/></StgValue>
</operation>

<operation id="2878" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="64" op_0_bw="12">
<![CDATA[
.split12:215 %zext_ln55_30 = zext i12 %or_ln55_29

]]></Node>
<StgValue><ssdm name="zext_ln55_30"/></StgValue>
</operation>

<operation id="2879" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:216 %weights2_addr_30 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_30

]]></Node>
<StgValue><ssdm name="weights2_addr_30"/></StgValue>
</operation>

<operation id="2880" st_id="219" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="64" op_0_bw="12">
<![CDATA[
.split12:217 %weights2_load_30 = load i12 %weights2_addr_30

]]></Node>
<StgValue><ssdm name="weights2_load_30"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="2881" st_id="220" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:38 %add9_i1_4 = dadd i64 %add9_i1_3, i64 %mul6_i1_4

]]></Node>
<StgValue><ssdm name="add9_i1_4"/></StgValue>
</operation>

<operation id="2882" st_id="220" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:177 %mul6_i1_23 = dmul i64 %bitcast_ln55_24, i64 %activations1_load_24

]]></Node>
<StgValue><ssdm name="mul6_i1_23"/></StgValue>
</operation>

<operation id="2883" st_id="220" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:184 %mul6_i1_24 = dmul i64 %bitcast_ln55_25, i64 %activations1_load_25

]]></Node>
<StgValue><ssdm name="mul6_i1_24"/></StgValue>
</operation>

<operation id="2884" st_id="220" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:191 %mul6_i1_25 = dmul i64 %bitcast_ln55_26, i64 %activations1_load_26

]]></Node>
<StgValue><ssdm name="mul6_i1_25"/></StgValue>
</operation>

<operation id="2885" st_id="220" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:198 %mul6_i1_26 = dmul i64 %bitcast_ln55_27, i64 %activations1_load_27

]]></Node>
<StgValue><ssdm name="mul6_i1_26"/></StgValue>
</operation>

<operation id="2886" st_id="220" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:205 %mul6_i1_27 = dmul i64 %bitcast_ln55_28, i64 %activations1_load_28

]]></Node>
<StgValue><ssdm name="mul6_i1_27"/></StgValue>
</operation>

<operation id="2887" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="64">
<![CDATA[
.split12:211 %bitcast_ln55_29 = bitcast i64 %weights2_load_29

]]></Node>
<StgValue><ssdm name="bitcast_ln55_29"/></StgValue>
</operation>

<operation id="2888" st_id="220" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:212 %mul6_i1_28 = dmul i64 %bitcast_ln55_29, i64 %activations1_load_29

]]></Node>
<StgValue><ssdm name="mul6_i1_28"/></StgValue>
</operation>

<operation id="2889" st_id="220" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="64" op_0_bw="12">
<![CDATA[
.split12:217 %weights2_load_30 = load i12 %weights2_addr_30

]]></Node>
<StgValue><ssdm name="weights2_load_30"/></StgValue>
</operation>

<operation id="2890" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:221 %or_ln55_30 = or i12 %tmp_10, i12 31

]]></Node>
<StgValue><ssdm name="or_ln55_30"/></StgValue>
</operation>

<operation id="2891" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="12">
<![CDATA[
.split12:222 %zext_ln55_31 = zext i12 %or_ln55_30

]]></Node>
<StgValue><ssdm name="zext_ln55_31"/></StgValue>
</operation>

<operation id="2892" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:223 %weights2_addr_31 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_31

]]></Node>
<StgValue><ssdm name="weights2_addr_31"/></StgValue>
</operation>

<operation id="2893" st_id="220" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="12">
<![CDATA[
.split12:224 %weights2_load_31 = load i12 %weights2_addr_31

]]></Node>
<StgValue><ssdm name="weights2_load_31"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="2894" st_id="221" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:38 %add9_i1_4 = dadd i64 %add9_i1_3, i64 %mul6_i1_4

]]></Node>
<StgValue><ssdm name="add9_i1_4"/></StgValue>
</operation>

<operation id="2895" st_id="221" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:184 %mul6_i1_24 = dmul i64 %bitcast_ln55_25, i64 %activations1_load_25

]]></Node>
<StgValue><ssdm name="mul6_i1_24"/></StgValue>
</operation>

<operation id="2896" st_id="221" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:191 %mul6_i1_25 = dmul i64 %bitcast_ln55_26, i64 %activations1_load_26

]]></Node>
<StgValue><ssdm name="mul6_i1_25"/></StgValue>
</operation>

<operation id="2897" st_id="221" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:198 %mul6_i1_26 = dmul i64 %bitcast_ln55_27, i64 %activations1_load_27

]]></Node>
<StgValue><ssdm name="mul6_i1_26"/></StgValue>
</operation>

<operation id="2898" st_id="221" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:205 %mul6_i1_27 = dmul i64 %bitcast_ln55_28, i64 %activations1_load_28

]]></Node>
<StgValue><ssdm name="mul6_i1_27"/></StgValue>
</operation>

<operation id="2899" st_id="221" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:212 %mul6_i1_28 = dmul i64 %bitcast_ln55_29, i64 %activations1_load_29

]]></Node>
<StgValue><ssdm name="mul6_i1_28"/></StgValue>
</operation>

<operation id="2900" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="64">
<![CDATA[
.split12:218 %bitcast_ln55_30 = bitcast i64 %weights2_load_30

]]></Node>
<StgValue><ssdm name="bitcast_ln55_30"/></StgValue>
</operation>

<operation id="2901" st_id="221" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:219 %mul6_i1_29 = dmul i64 %bitcast_ln55_30, i64 %activations1_load_30

]]></Node>
<StgValue><ssdm name="mul6_i1_29"/></StgValue>
</operation>

<operation id="2902" st_id="221" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="12">
<![CDATA[
.split12:224 %weights2_load_31 = load i12 %weights2_addr_31

]]></Node>
<StgValue><ssdm name="weights2_load_31"/></StgValue>
</operation>

<operation id="2903" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:228 %or_ln55_31 = or i12 %tmp_10, i12 32

]]></Node>
<StgValue><ssdm name="or_ln55_31"/></StgValue>
</operation>

<operation id="2904" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="64" op_0_bw="12">
<![CDATA[
.split12:229 %zext_ln55_32 = zext i12 %or_ln55_31

]]></Node>
<StgValue><ssdm name="zext_ln55_32"/></StgValue>
</operation>

<operation id="2905" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:230 %weights2_addr_32 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_32

]]></Node>
<StgValue><ssdm name="weights2_addr_32"/></StgValue>
</operation>

<operation id="2906" st_id="221" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="12">
<![CDATA[
.split12:231 %weights2_load_32 = load i12 %weights2_addr_32

]]></Node>
<StgValue><ssdm name="weights2_load_32"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="2907" st_id="222" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:45 %add9_i1_5 = dadd i64 %add9_i1_4, i64 %mul6_i1_5

]]></Node>
<StgValue><ssdm name="add9_i1_5"/></StgValue>
</operation>

<operation id="2908" st_id="222" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:191 %mul6_i1_25 = dmul i64 %bitcast_ln55_26, i64 %activations1_load_26

]]></Node>
<StgValue><ssdm name="mul6_i1_25"/></StgValue>
</operation>

<operation id="2909" st_id="222" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:198 %mul6_i1_26 = dmul i64 %bitcast_ln55_27, i64 %activations1_load_27

]]></Node>
<StgValue><ssdm name="mul6_i1_26"/></StgValue>
</operation>

<operation id="2910" st_id="222" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:205 %mul6_i1_27 = dmul i64 %bitcast_ln55_28, i64 %activations1_load_28

]]></Node>
<StgValue><ssdm name="mul6_i1_27"/></StgValue>
</operation>

<operation id="2911" st_id="222" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:212 %mul6_i1_28 = dmul i64 %bitcast_ln55_29, i64 %activations1_load_29

]]></Node>
<StgValue><ssdm name="mul6_i1_28"/></StgValue>
</operation>

<operation id="2912" st_id="222" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:219 %mul6_i1_29 = dmul i64 %bitcast_ln55_30, i64 %activations1_load_30

]]></Node>
<StgValue><ssdm name="mul6_i1_29"/></StgValue>
</operation>

<operation id="2913" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="64">
<![CDATA[
.split12:225 %bitcast_ln55_31 = bitcast i64 %weights2_load_31

]]></Node>
<StgValue><ssdm name="bitcast_ln55_31"/></StgValue>
</operation>

<operation id="2914" st_id="222" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:226 %mul6_i1_30 = dmul i64 %bitcast_ln55_31, i64 %activations1_load_31

]]></Node>
<StgValue><ssdm name="mul6_i1_30"/></StgValue>
</operation>

<operation id="2915" st_id="222" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="12">
<![CDATA[
.split12:231 %weights2_load_32 = load i12 %weights2_addr_32

]]></Node>
<StgValue><ssdm name="weights2_load_32"/></StgValue>
</operation>

<operation id="2916" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:235 %or_ln55_32 = or i12 %tmp_10, i12 33

]]></Node>
<StgValue><ssdm name="or_ln55_32"/></StgValue>
</operation>

<operation id="2917" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="12">
<![CDATA[
.split12:236 %zext_ln55_33 = zext i12 %or_ln55_32

]]></Node>
<StgValue><ssdm name="zext_ln55_33"/></StgValue>
</operation>

<operation id="2918" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:237 %weights2_addr_33 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_33

]]></Node>
<StgValue><ssdm name="weights2_addr_33"/></StgValue>
</operation>

<operation id="2919" st_id="222" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="64" op_0_bw="12">
<![CDATA[
.split12:238 %weights2_load_33 = load i12 %weights2_addr_33

]]></Node>
<StgValue><ssdm name="weights2_load_33"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="2920" st_id="223" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:45 %add9_i1_5 = dadd i64 %add9_i1_4, i64 %mul6_i1_5

]]></Node>
<StgValue><ssdm name="add9_i1_5"/></StgValue>
</operation>

<operation id="2921" st_id="223" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:198 %mul6_i1_26 = dmul i64 %bitcast_ln55_27, i64 %activations1_load_27

]]></Node>
<StgValue><ssdm name="mul6_i1_26"/></StgValue>
</operation>

<operation id="2922" st_id="223" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:205 %mul6_i1_27 = dmul i64 %bitcast_ln55_28, i64 %activations1_load_28

]]></Node>
<StgValue><ssdm name="mul6_i1_27"/></StgValue>
</operation>

<operation id="2923" st_id="223" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:212 %mul6_i1_28 = dmul i64 %bitcast_ln55_29, i64 %activations1_load_29

]]></Node>
<StgValue><ssdm name="mul6_i1_28"/></StgValue>
</operation>

<operation id="2924" st_id="223" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:219 %mul6_i1_29 = dmul i64 %bitcast_ln55_30, i64 %activations1_load_30

]]></Node>
<StgValue><ssdm name="mul6_i1_29"/></StgValue>
</operation>

<operation id="2925" st_id="223" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:226 %mul6_i1_30 = dmul i64 %bitcast_ln55_31, i64 %activations1_load_31

]]></Node>
<StgValue><ssdm name="mul6_i1_30"/></StgValue>
</operation>

<operation id="2926" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64">
<![CDATA[
.split12:232 %bitcast_ln55_32 = bitcast i64 %weights2_load_32

]]></Node>
<StgValue><ssdm name="bitcast_ln55_32"/></StgValue>
</operation>

<operation id="2927" st_id="223" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:233 %mul6_i1_31 = dmul i64 %bitcast_ln55_32, i64 %activations1_load_32

]]></Node>
<StgValue><ssdm name="mul6_i1_31"/></StgValue>
</operation>

<operation id="2928" st_id="223" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="64" op_0_bw="12">
<![CDATA[
.split12:238 %weights2_load_33 = load i12 %weights2_addr_33

]]></Node>
<StgValue><ssdm name="weights2_load_33"/></StgValue>
</operation>

<operation id="2929" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:242 %or_ln55_33 = or i12 %tmp_10, i12 34

]]></Node>
<StgValue><ssdm name="or_ln55_33"/></StgValue>
</operation>

<operation id="2930" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="12">
<![CDATA[
.split12:243 %zext_ln55_34 = zext i12 %or_ln55_33

]]></Node>
<StgValue><ssdm name="zext_ln55_34"/></StgValue>
</operation>

<operation id="2931" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:244 %weights2_addr_34 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_34

]]></Node>
<StgValue><ssdm name="weights2_addr_34"/></StgValue>
</operation>

<operation id="2932" st_id="223" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="12">
<![CDATA[
.split12:245 %weights2_load_34 = load i12 %weights2_addr_34

]]></Node>
<StgValue><ssdm name="weights2_load_34"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="2933" st_id="224" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:45 %add9_i1_5 = dadd i64 %add9_i1_4, i64 %mul6_i1_5

]]></Node>
<StgValue><ssdm name="add9_i1_5"/></StgValue>
</operation>

<operation id="2934" st_id="224" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:205 %mul6_i1_27 = dmul i64 %bitcast_ln55_28, i64 %activations1_load_28

]]></Node>
<StgValue><ssdm name="mul6_i1_27"/></StgValue>
</operation>

<operation id="2935" st_id="224" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:212 %mul6_i1_28 = dmul i64 %bitcast_ln55_29, i64 %activations1_load_29

]]></Node>
<StgValue><ssdm name="mul6_i1_28"/></StgValue>
</operation>

<operation id="2936" st_id="224" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:219 %mul6_i1_29 = dmul i64 %bitcast_ln55_30, i64 %activations1_load_30

]]></Node>
<StgValue><ssdm name="mul6_i1_29"/></StgValue>
</operation>

<operation id="2937" st_id="224" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:226 %mul6_i1_30 = dmul i64 %bitcast_ln55_31, i64 %activations1_load_31

]]></Node>
<StgValue><ssdm name="mul6_i1_30"/></StgValue>
</operation>

<operation id="2938" st_id="224" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:233 %mul6_i1_31 = dmul i64 %bitcast_ln55_32, i64 %activations1_load_32

]]></Node>
<StgValue><ssdm name="mul6_i1_31"/></StgValue>
</operation>

<operation id="2939" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="64" op_0_bw="64">
<![CDATA[
.split12:239 %bitcast_ln55_33 = bitcast i64 %weights2_load_33

]]></Node>
<StgValue><ssdm name="bitcast_ln55_33"/></StgValue>
</operation>

<operation id="2940" st_id="224" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:240 %mul6_i1_32 = dmul i64 %bitcast_ln55_33, i64 %activations1_load_33

]]></Node>
<StgValue><ssdm name="mul6_i1_32"/></StgValue>
</operation>

<operation id="2941" st_id="224" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="12">
<![CDATA[
.split12:245 %weights2_load_34 = load i12 %weights2_addr_34

]]></Node>
<StgValue><ssdm name="weights2_load_34"/></StgValue>
</operation>

<operation id="2942" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:249 %or_ln55_34 = or i12 %tmp_10, i12 35

]]></Node>
<StgValue><ssdm name="or_ln55_34"/></StgValue>
</operation>

<operation id="2943" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="64" op_0_bw="12">
<![CDATA[
.split12:250 %zext_ln55_35 = zext i12 %or_ln55_34

]]></Node>
<StgValue><ssdm name="zext_ln55_35"/></StgValue>
</operation>

<operation id="2944" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:251 %weights2_addr_35 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_35

]]></Node>
<StgValue><ssdm name="weights2_addr_35"/></StgValue>
</operation>

<operation id="2945" st_id="224" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="12">
<![CDATA[
.split12:252 %weights2_load_35 = load i12 %weights2_addr_35

]]></Node>
<StgValue><ssdm name="weights2_load_35"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="2946" st_id="225" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:45 %add9_i1_5 = dadd i64 %add9_i1_4, i64 %mul6_i1_5

]]></Node>
<StgValue><ssdm name="add9_i1_5"/></StgValue>
</operation>

<operation id="2947" st_id="225" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:212 %mul6_i1_28 = dmul i64 %bitcast_ln55_29, i64 %activations1_load_29

]]></Node>
<StgValue><ssdm name="mul6_i1_28"/></StgValue>
</operation>

<operation id="2948" st_id="225" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:219 %mul6_i1_29 = dmul i64 %bitcast_ln55_30, i64 %activations1_load_30

]]></Node>
<StgValue><ssdm name="mul6_i1_29"/></StgValue>
</operation>

<operation id="2949" st_id="225" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:226 %mul6_i1_30 = dmul i64 %bitcast_ln55_31, i64 %activations1_load_31

]]></Node>
<StgValue><ssdm name="mul6_i1_30"/></StgValue>
</operation>

<operation id="2950" st_id="225" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:233 %mul6_i1_31 = dmul i64 %bitcast_ln55_32, i64 %activations1_load_32

]]></Node>
<StgValue><ssdm name="mul6_i1_31"/></StgValue>
</operation>

<operation id="2951" st_id="225" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:240 %mul6_i1_32 = dmul i64 %bitcast_ln55_33, i64 %activations1_load_33

]]></Node>
<StgValue><ssdm name="mul6_i1_32"/></StgValue>
</operation>

<operation id="2952" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="64">
<![CDATA[
.split12:246 %bitcast_ln55_34 = bitcast i64 %weights2_load_34

]]></Node>
<StgValue><ssdm name="bitcast_ln55_34"/></StgValue>
</operation>

<operation id="2953" st_id="225" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:247 %mul6_i1_33 = dmul i64 %bitcast_ln55_34, i64 %activations1_load_34

]]></Node>
<StgValue><ssdm name="mul6_i1_33"/></StgValue>
</operation>

<operation id="2954" st_id="225" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="12">
<![CDATA[
.split12:252 %weights2_load_35 = load i12 %weights2_addr_35

]]></Node>
<StgValue><ssdm name="weights2_load_35"/></StgValue>
</operation>

<operation id="2955" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:256 %or_ln55_35 = or i12 %tmp_10, i12 36

]]></Node>
<StgValue><ssdm name="or_ln55_35"/></StgValue>
</operation>

<operation id="2956" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="64" op_0_bw="12">
<![CDATA[
.split12:257 %zext_ln55_36 = zext i12 %or_ln55_35

]]></Node>
<StgValue><ssdm name="zext_ln55_36"/></StgValue>
</operation>

<operation id="2957" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:258 %weights2_addr_36 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_36

]]></Node>
<StgValue><ssdm name="weights2_addr_36"/></StgValue>
</operation>

<operation id="2958" st_id="225" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="64" op_0_bw="12">
<![CDATA[
.split12:259 %weights2_load_36 = load i12 %weights2_addr_36

]]></Node>
<StgValue><ssdm name="weights2_load_36"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="2959" st_id="226" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:45 %add9_i1_5 = dadd i64 %add9_i1_4, i64 %mul6_i1_5

]]></Node>
<StgValue><ssdm name="add9_i1_5"/></StgValue>
</operation>

<operation id="2960" st_id="226" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:219 %mul6_i1_29 = dmul i64 %bitcast_ln55_30, i64 %activations1_load_30

]]></Node>
<StgValue><ssdm name="mul6_i1_29"/></StgValue>
</operation>

<operation id="2961" st_id="226" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:226 %mul6_i1_30 = dmul i64 %bitcast_ln55_31, i64 %activations1_load_31

]]></Node>
<StgValue><ssdm name="mul6_i1_30"/></StgValue>
</operation>

<operation id="2962" st_id="226" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:233 %mul6_i1_31 = dmul i64 %bitcast_ln55_32, i64 %activations1_load_32

]]></Node>
<StgValue><ssdm name="mul6_i1_31"/></StgValue>
</operation>

<operation id="2963" st_id="226" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:240 %mul6_i1_32 = dmul i64 %bitcast_ln55_33, i64 %activations1_load_33

]]></Node>
<StgValue><ssdm name="mul6_i1_32"/></StgValue>
</operation>

<operation id="2964" st_id="226" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:247 %mul6_i1_33 = dmul i64 %bitcast_ln55_34, i64 %activations1_load_34

]]></Node>
<StgValue><ssdm name="mul6_i1_33"/></StgValue>
</operation>

<operation id="2965" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="64">
<![CDATA[
.split12:253 %bitcast_ln55_35 = bitcast i64 %weights2_load_35

]]></Node>
<StgValue><ssdm name="bitcast_ln55_35"/></StgValue>
</operation>

<operation id="2966" st_id="226" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:254 %mul6_i1_34 = dmul i64 %bitcast_ln55_35, i64 %activations1_load_35

]]></Node>
<StgValue><ssdm name="mul6_i1_34"/></StgValue>
</operation>

<operation id="2967" st_id="226" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="64" op_0_bw="12">
<![CDATA[
.split12:259 %weights2_load_36 = load i12 %weights2_addr_36

]]></Node>
<StgValue><ssdm name="weights2_load_36"/></StgValue>
</operation>

<operation id="2968" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:263 %or_ln55_36 = or i12 %tmp_10, i12 37

]]></Node>
<StgValue><ssdm name="or_ln55_36"/></StgValue>
</operation>

<operation id="2969" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="64" op_0_bw="12">
<![CDATA[
.split12:264 %zext_ln55_37 = zext i12 %or_ln55_36

]]></Node>
<StgValue><ssdm name="zext_ln55_37"/></StgValue>
</operation>

<operation id="2970" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:265 %weights2_addr_37 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_37

]]></Node>
<StgValue><ssdm name="weights2_addr_37"/></StgValue>
</operation>

<operation id="2971" st_id="226" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="64" op_0_bw="12">
<![CDATA[
.split12:266 %weights2_load_37 = load i12 %weights2_addr_37

]]></Node>
<StgValue><ssdm name="weights2_load_37"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="2972" st_id="227" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:52 %add9_i1_6 = dadd i64 %add9_i1_5, i64 %mul6_i1_6

]]></Node>
<StgValue><ssdm name="add9_i1_6"/></StgValue>
</operation>

<operation id="2973" st_id="227" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:226 %mul6_i1_30 = dmul i64 %bitcast_ln55_31, i64 %activations1_load_31

]]></Node>
<StgValue><ssdm name="mul6_i1_30"/></StgValue>
</operation>

<operation id="2974" st_id="227" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:233 %mul6_i1_31 = dmul i64 %bitcast_ln55_32, i64 %activations1_load_32

]]></Node>
<StgValue><ssdm name="mul6_i1_31"/></StgValue>
</operation>

<operation id="2975" st_id="227" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:240 %mul6_i1_32 = dmul i64 %bitcast_ln55_33, i64 %activations1_load_33

]]></Node>
<StgValue><ssdm name="mul6_i1_32"/></StgValue>
</operation>

<operation id="2976" st_id="227" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:247 %mul6_i1_33 = dmul i64 %bitcast_ln55_34, i64 %activations1_load_34

]]></Node>
<StgValue><ssdm name="mul6_i1_33"/></StgValue>
</operation>

<operation id="2977" st_id="227" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:254 %mul6_i1_34 = dmul i64 %bitcast_ln55_35, i64 %activations1_load_35

]]></Node>
<StgValue><ssdm name="mul6_i1_34"/></StgValue>
</operation>

<operation id="2978" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="64">
<![CDATA[
.split12:260 %bitcast_ln55_36 = bitcast i64 %weights2_load_36

]]></Node>
<StgValue><ssdm name="bitcast_ln55_36"/></StgValue>
</operation>

<operation id="2979" st_id="227" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:261 %mul6_i1_35 = dmul i64 %bitcast_ln55_36, i64 %activations1_load_36

]]></Node>
<StgValue><ssdm name="mul6_i1_35"/></StgValue>
</operation>

<operation id="2980" st_id="227" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="64" op_0_bw="12">
<![CDATA[
.split12:266 %weights2_load_37 = load i12 %weights2_addr_37

]]></Node>
<StgValue><ssdm name="weights2_load_37"/></StgValue>
</operation>

<operation id="2981" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:270 %or_ln55_37 = or i12 %tmp_10, i12 38

]]></Node>
<StgValue><ssdm name="or_ln55_37"/></StgValue>
</operation>

<operation id="2982" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="64" op_0_bw="12">
<![CDATA[
.split12:271 %zext_ln55_38 = zext i12 %or_ln55_37

]]></Node>
<StgValue><ssdm name="zext_ln55_38"/></StgValue>
</operation>

<operation id="2983" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:272 %weights2_addr_38 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_38

]]></Node>
<StgValue><ssdm name="weights2_addr_38"/></StgValue>
</operation>

<operation id="2984" st_id="227" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="64" op_0_bw="12">
<![CDATA[
.split12:273 %weights2_load_38 = load i12 %weights2_addr_38

]]></Node>
<StgValue><ssdm name="weights2_load_38"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="2985" st_id="228" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:52 %add9_i1_6 = dadd i64 %add9_i1_5, i64 %mul6_i1_6

]]></Node>
<StgValue><ssdm name="add9_i1_6"/></StgValue>
</operation>

<operation id="2986" st_id="228" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:233 %mul6_i1_31 = dmul i64 %bitcast_ln55_32, i64 %activations1_load_32

]]></Node>
<StgValue><ssdm name="mul6_i1_31"/></StgValue>
</operation>

<operation id="2987" st_id="228" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:240 %mul6_i1_32 = dmul i64 %bitcast_ln55_33, i64 %activations1_load_33

]]></Node>
<StgValue><ssdm name="mul6_i1_32"/></StgValue>
</operation>

<operation id="2988" st_id="228" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:247 %mul6_i1_33 = dmul i64 %bitcast_ln55_34, i64 %activations1_load_34

]]></Node>
<StgValue><ssdm name="mul6_i1_33"/></StgValue>
</operation>

<operation id="2989" st_id="228" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:254 %mul6_i1_34 = dmul i64 %bitcast_ln55_35, i64 %activations1_load_35

]]></Node>
<StgValue><ssdm name="mul6_i1_34"/></StgValue>
</operation>

<operation id="2990" st_id="228" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:261 %mul6_i1_35 = dmul i64 %bitcast_ln55_36, i64 %activations1_load_36

]]></Node>
<StgValue><ssdm name="mul6_i1_35"/></StgValue>
</operation>

<operation id="2991" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="64" op_0_bw="64">
<![CDATA[
.split12:267 %bitcast_ln55_37 = bitcast i64 %weights2_load_37

]]></Node>
<StgValue><ssdm name="bitcast_ln55_37"/></StgValue>
</operation>

<operation id="2992" st_id="228" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:268 %mul6_i1_36 = dmul i64 %bitcast_ln55_37, i64 %activations1_load_37

]]></Node>
<StgValue><ssdm name="mul6_i1_36"/></StgValue>
</operation>

<operation id="2993" st_id="228" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="64" op_0_bw="12">
<![CDATA[
.split12:273 %weights2_load_38 = load i12 %weights2_addr_38

]]></Node>
<StgValue><ssdm name="weights2_load_38"/></StgValue>
</operation>

<operation id="2994" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:277 %or_ln55_38 = or i12 %tmp_10, i12 39

]]></Node>
<StgValue><ssdm name="or_ln55_38"/></StgValue>
</operation>

<operation id="2995" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="12">
<![CDATA[
.split12:278 %zext_ln55_39 = zext i12 %or_ln55_38

]]></Node>
<StgValue><ssdm name="zext_ln55_39"/></StgValue>
</operation>

<operation id="2996" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:279 %weights2_addr_39 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_39

]]></Node>
<StgValue><ssdm name="weights2_addr_39"/></StgValue>
</operation>

<operation id="2997" st_id="228" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="12">
<![CDATA[
.split12:280 %weights2_load_39 = load i12 %weights2_addr_39

]]></Node>
<StgValue><ssdm name="weights2_load_39"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="2998" st_id="229" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:52 %add9_i1_6 = dadd i64 %add9_i1_5, i64 %mul6_i1_6

]]></Node>
<StgValue><ssdm name="add9_i1_6"/></StgValue>
</operation>

<operation id="2999" st_id="229" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:240 %mul6_i1_32 = dmul i64 %bitcast_ln55_33, i64 %activations1_load_33

]]></Node>
<StgValue><ssdm name="mul6_i1_32"/></StgValue>
</operation>

<operation id="3000" st_id="229" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:247 %mul6_i1_33 = dmul i64 %bitcast_ln55_34, i64 %activations1_load_34

]]></Node>
<StgValue><ssdm name="mul6_i1_33"/></StgValue>
</operation>

<operation id="3001" st_id="229" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:254 %mul6_i1_34 = dmul i64 %bitcast_ln55_35, i64 %activations1_load_35

]]></Node>
<StgValue><ssdm name="mul6_i1_34"/></StgValue>
</operation>

<operation id="3002" st_id="229" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:261 %mul6_i1_35 = dmul i64 %bitcast_ln55_36, i64 %activations1_load_36

]]></Node>
<StgValue><ssdm name="mul6_i1_35"/></StgValue>
</operation>

<operation id="3003" st_id="229" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:268 %mul6_i1_36 = dmul i64 %bitcast_ln55_37, i64 %activations1_load_37

]]></Node>
<StgValue><ssdm name="mul6_i1_36"/></StgValue>
</operation>

<operation id="3004" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="64" op_0_bw="64">
<![CDATA[
.split12:274 %bitcast_ln55_38 = bitcast i64 %weights2_load_38

]]></Node>
<StgValue><ssdm name="bitcast_ln55_38"/></StgValue>
</operation>

<operation id="3005" st_id="229" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:275 %mul6_i1_37 = dmul i64 %bitcast_ln55_38, i64 %activations1_load_38

]]></Node>
<StgValue><ssdm name="mul6_i1_37"/></StgValue>
</operation>

<operation id="3006" st_id="229" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="12">
<![CDATA[
.split12:280 %weights2_load_39 = load i12 %weights2_addr_39

]]></Node>
<StgValue><ssdm name="weights2_load_39"/></StgValue>
</operation>

<operation id="3007" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:284 %or_ln55_39 = or i12 %tmp_10, i12 40

]]></Node>
<StgValue><ssdm name="or_ln55_39"/></StgValue>
</operation>

<operation id="3008" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="64" op_0_bw="12">
<![CDATA[
.split12:285 %zext_ln55_40 = zext i12 %or_ln55_39

]]></Node>
<StgValue><ssdm name="zext_ln55_40"/></StgValue>
</operation>

<operation id="3009" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:286 %weights2_addr_40 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_40

]]></Node>
<StgValue><ssdm name="weights2_addr_40"/></StgValue>
</operation>

<operation id="3010" st_id="229" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="12">
<![CDATA[
.split12:287 %weights2_load_40 = load i12 %weights2_addr_40

]]></Node>
<StgValue><ssdm name="weights2_load_40"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="3011" st_id="230" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:52 %add9_i1_6 = dadd i64 %add9_i1_5, i64 %mul6_i1_6

]]></Node>
<StgValue><ssdm name="add9_i1_6"/></StgValue>
</operation>

<operation id="3012" st_id="230" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:247 %mul6_i1_33 = dmul i64 %bitcast_ln55_34, i64 %activations1_load_34

]]></Node>
<StgValue><ssdm name="mul6_i1_33"/></StgValue>
</operation>

<operation id="3013" st_id="230" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:254 %mul6_i1_34 = dmul i64 %bitcast_ln55_35, i64 %activations1_load_35

]]></Node>
<StgValue><ssdm name="mul6_i1_34"/></StgValue>
</operation>

<operation id="3014" st_id="230" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:261 %mul6_i1_35 = dmul i64 %bitcast_ln55_36, i64 %activations1_load_36

]]></Node>
<StgValue><ssdm name="mul6_i1_35"/></StgValue>
</operation>

<operation id="3015" st_id="230" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:268 %mul6_i1_36 = dmul i64 %bitcast_ln55_37, i64 %activations1_load_37

]]></Node>
<StgValue><ssdm name="mul6_i1_36"/></StgValue>
</operation>

<operation id="3016" st_id="230" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:275 %mul6_i1_37 = dmul i64 %bitcast_ln55_38, i64 %activations1_load_38

]]></Node>
<StgValue><ssdm name="mul6_i1_37"/></StgValue>
</operation>

<operation id="3017" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64">
<![CDATA[
.split12:281 %bitcast_ln55_39 = bitcast i64 %weights2_load_39

]]></Node>
<StgValue><ssdm name="bitcast_ln55_39"/></StgValue>
</operation>

<operation id="3018" st_id="230" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:282 %mul6_i1_38 = dmul i64 %bitcast_ln55_39, i64 %activations1_load_39

]]></Node>
<StgValue><ssdm name="mul6_i1_38"/></StgValue>
</operation>

<operation id="3019" st_id="230" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="12">
<![CDATA[
.split12:287 %weights2_load_40 = load i12 %weights2_addr_40

]]></Node>
<StgValue><ssdm name="weights2_load_40"/></StgValue>
</operation>

<operation id="3020" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:291 %or_ln55_40 = or i12 %tmp_10, i12 41

]]></Node>
<StgValue><ssdm name="or_ln55_40"/></StgValue>
</operation>

<operation id="3021" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="12">
<![CDATA[
.split12:292 %zext_ln55_41 = zext i12 %or_ln55_40

]]></Node>
<StgValue><ssdm name="zext_ln55_41"/></StgValue>
</operation>

<operation id="3022" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:293 %weights2_addr_41 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_41

]]></Node>
<StgValue><ssdm name="weights2_addr_41"/></StgValue>
</operation>

<operation id="3023" st_id="230" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="12">
<![CDATA[
.split12:294 %weights2_load_41 = load i12 %weights2_addr_41

]]></Node>
<StgValue><ssdm name="weights2_load_41"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="3024" st_id="231" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:52 %add9_i1_6 = dadd i64 %add9_i1_5, i64 %mul6_i1_6

]]></Node>
<StgValue><ssdm name="add9_i1_6"/></StgValue>
</operation>

<operation id="3025" st_id="231" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:254 %mul6_i1_34 = dmul i64 %bitcast_ln55_35, i64 %activations1_load_35

]]></Node>
<StgValue><ssdm name="mul6_i1_34"/></StgValue>
</operation>

<operation id="3026" st_id="231" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:261 %mul6_i1_35 = dmul i64 %bitcast_ln55_36, i64 %activations1_load_36

]]></Node>
<StgValue><ssdm name="mul6_i1_35"/></StgValue>
</operation>

<operation id="3027" st_id="231" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:268 %mul6_i1_36 = dmul i64 %bitcast_ln55_37, i64 %activations1_load_37

]]></Node>
<StgValue><ssdm name="mul6_i1_36"/></StgValue>
</operation>

<operation id="3028" st_id="231" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:275 %mul6_i1_37 = dmul i64 %bitcast_ln55_38, i64 %activations1_load_38

]]></Node>
<StgValue><ssdm name="mul6_i1_37"/></StgValue>
</operation>

<operation id="3029" st_id="231" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:282 %mul6_i1_38 = dmul i64 %bitcast_ln55_39, i64 %activations1_load_39

]]></Node>
<StgValue><ssdm name="mul6_i1_38"/></StgValue>
</operation>

<operation id="3030" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="64">
<![CDATA[
.split12:288 %bitcast_ln55_40 = bitcast i64 %weights2_load_40

]]></Node>
<StgValue><ssdm name="bitcast_ln55_40"/></StgValue>
</operation>

<operation id="3031" st_id="231" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:289 %mul6_i1_39 = dmul i64 %bitcast_ln55_40, i64 %activations1_load_40

]]></Node>
<StgValue><ssdm name="mul6_i1_39"/></StgValue>
</operation>

<operation id="3032" st_id="231" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="12">
<![CDATA[
.split12:294 %weights2_load_41 = load i12 %weights2_addr_41

]]></Node>
<StgValue><ssdm name="weights2_load_41"/></StgValue>
</operation>

<operation id="3033" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:298 %or_ln55_41 = or i12 %tmp_10, i12 42

]]></Node>
<StgValue><ssdm name="or_ln55_41"/></StgValue>
</operation>

<operation id="3034" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="12">
<![CDATA[
.split12:299 %zext_ln55_42 = zext i12 %or_ln55_41

]]></Node>
<StgValue><ssdm name="zext_ln55_42"/></StgValue>
</operation>

<operation id="3035" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:300 %weights2_addr_42 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_42

]]></Node>
<StgValue><ssdm name="weights2_addr_42"/></StgValue>
</operation>

<operation id="3036" st_id="231" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="64" op_0_bw="12">
<![CDATA[
.split12:301 %weights2_load_42 = load i12 %weights2_addr_42

]]></Node>
<StgValue><ssdm name="weights2_load_42"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="3037" st_id="232" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:59 %add9_i1_7 = dadd i64 %add9_i1_6, i64 %mul6_i1_7

]]></Node>
<StgValue><ssdm name="add9_i1_7"/></StgValue>
</operation>

<operation id="3038" st_id="232" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:261 %mul6_i1_35 = dmul i64 %bitcast_ln55_36, i64 %activations1_load_36

]]></Node>
<StgValue><ssdm name="mul6_i1_35"/></StgValue>
</operation>

<operation id="3039" st_id="232" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:268 %mul6_i1_36 = dmul i64 %bitcast_ln55_37, i64 %activations1_load_37

]]></Node>
<StgValue><ssdm name="mul6_i1_36"/></StgValue>
</operation>

<operation id="3040" st_id="232" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:275 %mul6_i1_37 = dmul i64 %bitcast_ln55_38, i64 %activations1_load_38

]]></Node>
<StgValue><ssdm name="mul6_i1_37"/></StgValue>
</operation>

<operation id="3041" st_id="232" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:282 %mul6_i1_38 = dmul i64 %bitcast_ln55_39, i64 %activations1_load_39

]]></Node>
<StgValue><ssdm name="mul6_i1_38"/></StgValue>
</operation>

<operation id="3042" st_id="232" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:289 %mul6_i1_39 = dmul i64 %bitcast_ln55_40, i64 %activations1_load_40

]]></Node>
<StgValue><ssdm name="mul6_i1_39"/></StgValue>
</operation>

<operation id="3043" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="64" op_0_bw="64">
<![CDATA[
.split12:295 %bitcast_ln55_41 = bitcast i64 %weights2_load_41

]]></Node>
<StgValue><ssdm name="bitcast_ln55_41"/></StgValue>
</operation>

<operation id="3044" st_id="232" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:296 %mul6_i1_40 = dmul i64 %bitcast_ln55_41, i64 %activations1_load_41

]]></Node>
<StgValue><ssdm name="mul6_i1_40"/></StgValue>
</operation>

<operation id="3045" st_id="232" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="64" op_0_bw="12">
<![CDATA[
.split12:301 %weights2_load_42 = load i12 %weights2_addr_42

]]></Node>
<StgValue><ssdm name="weights2_load_42"/></StgValue>
</operation>

<operation id="3046" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:305 %or_ln55_42 = or i12 %tmp_10, i12 43

]]></Node>
<StgValue><ssdm name="or_ln55_42"/></StgValue>
</operation>

<operation id="3047" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="64" op_0_bw="12">
<![CDATA[
.split12:306 %zext_ln55_43 = zext i12 %or_ln55_42

]]></Node>
<StgValue><ssdm name="zext_ln55_43"/></StgValue>
</operation>

<operation id="3048" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:307 %weights2_addr_43 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_43

]]></Node>
<StgValue><ssdm name="weights2_addr_43"/></StgValue>
</operation>

<operation id="3049" st_id="232" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="64" op_0_bw="12">
<![CDATA[
.split12:308 %weights2_load_43 = load i12 %weights2_addr_43

]]></Node>
<StgValue><ssdm name="weights2_load_43"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="3050" st_id="233" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:59 %add9_i1_7 = dadd i64 %add9_i1_6, i64 %mul6_i1_7

]]></Node>
<StgValue><ssdm name="add9_i1_7"/></StgValue>
</operation>

<operation id="3051" st_id="233" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:268 %mul6_i1_36 = dmul i64 %bitcast_ln55_37, i64 %activations1_load_37

]]></Node>
<StgValue><ssdm name="mul6_i1_36"/></StgValue>
</operation>

<operation id="3052" st_id="233" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:275 %mul6_i1_37 = dmul i64 %bitcast_ln55_38, i64 %activations1_load_38

]]></Node>
<StgValue><ssdm name="mul6_i1_37"/></StgValue>
</operation>

<operation id="3053" st_id="233" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:282 %mul6_i1_38 = dmul i64 %bitcast_ln55_39, i64 %activations1_load_39

]]></Node>
<StgValue><ssdm name="mul6_i1_38"/></StgValue>
</operation>

<operation id="3054" st_id="233" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:289 %mul6_i1_39 = dmul i64 %bitcast_ln55_40, i64 %activations1_load_40

]]></Node>
<StgValue><ssdm name="mul6_i1_39"/></StgValue>
</operation>

<operation id="3055" st_id="233" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:296 %mul6_i1_40 = dmul i64 %bitcast_ln55_41, i64 %activations1_load_41

]]></Node>
<StgValue><ssdm name="mul6_i1_40"/></StgValue>
</operation>

<operation id="3056" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="64" op_0_bw="64">
<![CDATA[
.split12:302 %bitcast_ln55_42 = bitcast i64 %weights2_load_42

]]></Node>
<StgValue><ssdm name="bitcast_ln55_42"/></StgValue>
</operation>

<operation id="3057" st_id="233" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:303 %mul6_i1_41 = dmul i64 %bitcast_ln55_42, i64 %activations1_load_42

]]></Node>
<StgValue><ssdm name="mul6_i1_41"/></StgValue>
</operation>

<operation id="3058" st_id="233" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="64" op_0_bw="12">
<![CDATA[
.split12:308 %weights2_load_43 = load i12 %weights2_addr_43

]]></Node>
<StgValue><ssdm name="weights2_load_43"/></StgValue>
</operation>

<operation id="3059" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:312 %or_ln55_43 = or i12 %tmp_10, i12 44

]]></Node>
<StgValue><ssdm name="or_ln55_43"/></StgValue>
</operation>

<operation id="3060" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="64" op_0_bw="12">
<![CDATA[
.split12:313 %zext_ln55_44 = zext i12 %or_ln55_43

]]></Node>
<StgValue><ssdm name="zext_ln55_44"/></StgValue>
</operation>

<operation id="3061" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:314 %weights2_addr_44 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_44

]]></Node>
<StgValue><ssdm name="weights2_addr_44"/></StgValue>
</operation>

<operation id="3062" st_id="233" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="12">
<![CDATA[
.split12:315 %weights2_load_44 = load i12 %weights2_addr_44

]]></Node>
<StgValue><ssdm name="weights2_load_44"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="3063" st_id="234" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:59 %add9_i1_7 = dadd i64 %add9_i1_6, i64 %mul6_i1_7

]]></Node>
<StgValue><ssdm name="add9_i1_7"/></StgValue>
</operation>

<operation id="3064" st_id="234" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:275 %mul6_i1_37 = dmul i64 %bitcast_ln55_38, i64 %activations1_load_38

]]></Node>
<StgValue><ssdm name="mul6_i1_37"/></StgValue>
</operation>

<operation id="3065" st_id="234" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:282 %mul6_i1_38 = dmul i64 %bitcast_ln55_39, i64 %activations1_load_39

]]></Node>
<StgValue><ssdm name="mul6_i1_38"/></StgValue>
</operation>

<operation id="3066" st_id="234" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:289 %mul6_i1_39 = dmul i64 %bitcast_ln55_40, i64 %activations1_load_40

]]></Node>
<StgValue><ssdm name="mul6_i1_39"/></StgValue>
</operation>

<operation id="3067" st_id="234" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:296 %mul6_i1_40 = dmul i64 %bitcast_ln55_41, i64 %activations1_load_41

]]></Node>
<StgValue><ssdm name="mul6_i1_40"/></StgValue>
</operation>

<operation id="3068" st_id="234" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:303 %mul6_i1_41 = dmul i64 %bitcast_ln55_42, i64 %activations1_load_42

]]></Node>
<StgValue><ssdm name="mul6_i1_41"/></StgValue>
</operation>

<operation id="3069" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="64" op_0_bw="64">
<![CDATA[
.split12:309 %bitcast_ln55_43 = bitcast i64 %weights2_load_43

]]></Node>
<StgValue><ssdm name="bitcast_ln55_43"/></StgValue>
</operation>

<operation id="3070" st_id="234" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:310 %mul6_i1_42 = dmul i64 %bitcast_ln55_43, i64 %activations1_load_43

]]></Node>
<StgValue><ssdm name="mul6_i1_42"/></StgValue>
</operation>

<operation id="3071" st_id="234" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="12">
<![CDATA[
.split12:315 %weights2_load_44 = load i12 %weights2_addr_44

]]></Node>
<StgValue><ssdm name="weights2_load_44"/></StgValue>
</operation>

<operation id="3072" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:319 %or_ln55_44 = or i12 %tmp_10, i12 45

]]></Node>
<StgValue><ssdm name="or_ln55_44"/></StgValue>
</operation>

<operation id="3073" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="12">
<![CDATA[
.split12:320 %zext_ln55_45 = zext i12 %or_ln55_44

]]></Node>
<StgValue><ssdm name="zext_ln55_45"/></StgValue>
</operation>

<operation id="3074" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:321 %weights2_addr_45 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_45

]]></Node>
<StgValue><ssdm name="weights2_addr_45"/></StgValue>
</operation>

<operation id="3075" st_id="234" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="64" op_0_bw="12">
<![CDATA[
.split12:322 %weights2_load_45 = load i12 %weights2_addr_45

]]></Node>
<StgValue><ssdm name="weights2_load_45"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="3076" st_id="235" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:59 %add9_i1_7 = dadd i64 %add9_i1_6, i64 %mul6_i1_7

]]></Node>
<StgValue><ssdm name="add9_i1_7"/></StgValue>
</operation>

<operation id="3077" st_id="235" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:282 %mul6_i1_38 = dmul i64 %bitcast_ln55_39, i64 %activations1_load_39

]]></Node>
<StgValue><ssdm name="mul6_i1_38"/></StgValue>
</operation>

<operation id="3078" st_id="235" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:289 %mul6_i1_39 = dmul i64 %bitcast_ln55_40, i64 %activations1_load_40

]]></Node>
<StgValue><ssdm name="mul6_i1_39"/></StgValue>
</operation>

<operation id="3079" st_id="235" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:296 %mul6_i1_40 = dmul i64 %bitcast_ln55_41, i64 %activations1_load_41

]]></Node>
<StgValue><ssdm name="mul6_i1_40"/></StgValue>
</operation>

<operation id="3080" st_id="235" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:303 %mul6_i1_41 = dmul i64 %bitcast_ln55_42, i64 %activations1_load_42

]]></Node>
<StgValue><ssdm name="mul6_i1_41"/></StgValue>
</operation>

<operation id="3081" st_id="235" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:310 %mul6_i1_42 = dmul i64 %bitcast_ln55_43, i64 %activations1_load_43

]]></Node>
<StgValue><ssdm name="mul6_i1_42"/></StgValue>
</operation>

<operation id="3082" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="64">
<![CDATA[
.split12:316 %bitcast_ln55_44 = bitcast i64 %weights2_load_44

]]></Node>
<StgValue><ssdm name="bitcast_ln55_44"/></StgValue>
</operation>

<operation id="3083" st_id="235" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:317 %mul6_i1_43 = dmul i64 %bitcast_ln55_44, i64 %activations1_load_44

]]></Node>
<StgValue><ssdm name="mul6_i1_43"/></StgValue>
</operation>

<operation id="3084" st_id="235" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="64" op_0_bw="12">
<![CDATA[
.split12:322 %weights2_load_45 = load i12 %weights2_addr_45

]]></Node>
<StgValue><ssdm name="weights2_load_45"/></StgValue>
</operation>

<operation id="3085" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:326 %or_ln55_45 = or i12 %tmp_10, i12 46

]]></Node>
<StgValue><ssdm name="or_ln55_45"/></StgValue>
</operation>

<operation id="3086" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="12">
<![CDATA[
.split12:327 %zext_ln55_46 = zext i12 %or_ln55_45

]]></Node>
<StgValue><ssdm name="zext_ln55_46"/></StgValue>
</operation>

<operation id="3087" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:328 %weights2_addr_46 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_46

]]></Node>
<StgValue><ssdm name="weights2_addr_46"/></StgValue>
</operation>

<operation id="3088" st_id="235" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="12">
<![CDATA[
.split12:329 %weights2_load_46 = load i12 %weights2_addr_46

]]></Node>
<StgValue><ssdm name="weights2_load_46"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="3089" st_id="236" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:59 %add9_i1_7 = dadd i64 %add9_i1_6, i64 %mul6_i1_7

]]></Node>
<StgValue><ssdm name="add9_i1_7"/></StgValue>
</operation>

<operation id="3090" st_id="236" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:289 %mul6_i1_39 = dmul i64 %bitcast_ln55_40, i64 %activations1_load_40

]]></Node>
<StgValue><ssdm name="mul6_i1_39"/></StgValue>
</operation>

<operation id="3091" st_id="236" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:296 %mul6_i1_40 = dmul i64 %bitcast_ln55_41, i64 %activations1_load_41

]]></Node>
<StgValue><ssdm name="mul6_i1_40"/></StgValue>
</operation>

<operation id="3092" st_id="236" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:303 %mul6_i1_41 = dmul i64 %bitcast_ln55_42, i64 %activations1_load_42

]]></Node>
<StgValue><ssdm name="mul6_i1_41"/></StgValue>
</operation>

<operation id="3093" st_id="236" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:310 %mul6_i1_42 = dmul i64 %bitcast_ln55_43, i64 %activations1_load_43

]]></Node>
<StgValue><ssdm name="mul6_i1_42"/></StgValue>
</operation>

<operation id="3094" st_id="236" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:317 %mul6_i1_43 = dmul i64 %bitcast_ln55_44, i64 %activations1_load_44

]]></Node>
<StgValue><ssdm name="mul6_i1_43"/></StgValue>
</operation>

<operation id="3095" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="64">
<![CDATA[
.split12:323 %bitcast_ln55_45 = bitcast i64 %weights2_load_45

]]></Node>
<StgValue><ssdm name="bitcast_ln55_45"/></StgValue>
</operation>

<operation id="3096" st_id="236" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:324 %mul6_i1_44 = dmul i64 %bitcast_ln55_45, i64 %activations1_load_45

]]></Node>
<StgValue><ssdm name="mul6_i1_44"/></StgValue>
</operation>

<operation id="3097" st_id="236" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="12">
<![CDATA[
.split12:329 %weights2_load_46 = load i12 %weights2_addr_46

]]></Node>
<StgValue><ssdm name="weights2_load_46"/></StgValue>
</operation>

<operation id="3098" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:333 %or_ln55_46 = or i12 %tmp_10, i12 47

]]></Node>
<StgValue><ssdm name="or_ln55_46"/></StgValue>
</operation>

<operation id="3099" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="64" op_0_bw="12">
<![CDATA[
.split12:334 %zext_ln55_47 = zext i12 %or_ln55_46

]]></Node>
<StgValue><ssdm name="zext_ln55_47"/></StgValue>
</operation>

<operation id="3100" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:335 %weights2_addr_47 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_47

]]></Node>
<StgValue><ssdm name="weights2_addr_47"/></StgValue>
</operation>

<operation id="3101" st_id="236" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="12">
<![CDATA[
.split12:336 %weights2_load_47 = load i12 %weights2_addr_47

]]></Node>
<StgValue><ssdm name="weights2_load_47"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="3102" st_id="237" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:66 %add9_i1_8 = dadd i64 %add9_i1_7, i64 %mul6_i1_8

]]></Node>
<StgValue><ssdm name="add9_i1_8"/></StgValue>
</operation>

<operation id="3103" st_id="237" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:296 %mul6_i1_40 = dmul i64 %bitcast_ln55_41, i64 %activations1_load_41

]]></Node>
<StgValue><ssdm name="mul6_i1_40"/></StgValue>
</operation>

<operation id="3104" st_id="237" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:303 %mul6_i1_41 = dmul i64 %bitcast_ln55_42, i64 %activations1_load_42

]]></Node>
<StgValue><ssdm name="mul6_i1_41"/></StgValue>
</operation>

<operation id="3105" st_id="237" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:310 %mul6_i1_42 = dmul i64 %bitcast_ln55_43, i64 %activations1_load_43

]]></Node>
<StgValue><ssdm name="mul6_i1_42"/></StgValue>
</operation>

<operation id="3106" st_id="237" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:317 %mul6_i1_43 = dmul i64 %bitcast_ln55_44, i64 %activations1_load_44

]]></Node>
<StgValue><ssdm name="mul6_i1_43"/></StgValue>
</operation>

<operation id="3107" st_id="237" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:324 %mul6_i1_44 = dmul i64 %bitcast_ln55_45, i64 %activations1_load_45

]]></Node>
<StgValue><ssdm name="mul6_i1_44"/></StgValue>
</operation>

<operation id="3108" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="64" op_0_bw="64">
<![CDATA[
.split12:330 %bitcast_ln55_46 = bitcast i64 %weights2_load_46

]]></Node>
<StgValue><ssdm name="bitcast_ln55_46"/></StgValue>
</operation>

<operation id="3109" st_id="237" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:331 %mul6_i1_45 = dmul i64 %bitcast_ln55_46, i64 %activations1_load_46

]]></Node>
<StgValue><ssdm name="mul6_i1_45"/></StgValue>
</operation>

<operation id="3110" st_id="237" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="12">
<![CDATA[
.split12:336 %weights2_load_47 = load i12 %weights2_addr_47

]]></Node>
<StgValue><ssdm name="weights2_load_47"/></StgValue>
</operation>

<operation id="3111" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:340 %or_ln55_47 = or i12 %tmp_10, i12 48

]]></Node>
<StgValue><ssdm name="or_ln55_47"/></StgValue>
</operation>

<operation id="3112" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="64" op_0_bw="12">
<![CDATA[
.split12:341 %zext_ln55_48 = zext i12 %or_ln55_47

]]></Node>
<StgValue><ssdm name="zext_ln55_48"/></StgValue>
</operation>

<operation id="3113" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:342 %weights2_addr_48 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_48

]]></Node>
<StgValue><ssdm name="weights2_addr_48"/></StgValue>
</operation>

<operation id="3114" st_id="237" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="64" op_0_bw="12">
<![CDATA[
.split12:343 %weights2_load_48 = load i12 %weights2_addr_48

]]></Node>
<StgValue><ssdm name="weights2_load_48"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="3115" st_id="238" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:66 %add9_i1_8 = dadd i64 %add9_i1_7, i64 %mul6_i1_8

]]></Node>
<StgValue><ssdm name="add9_i1_8"/></StgValue>
</operation>

<operation id="3116" st_id="238" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:303 %mul6_i1_41 = dmul i64 %bitcast_ln55_42, i64 %activations1_load_42

]]></Node>
<StgValue><ssdm name="mul6_i1_41"/></StgValue>
</operation>

<operation id="3117" st_id="238" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:310 %mul6_i1_42 = dmul i64 %bitcast_ln55_43, i64 %activations1_load_43

]]></Node>
<StgValue><ssdm name="mul6_i1_42"/></StgValue>
</operation>

<operation id="3118" st_id="238" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:317 %mul6_i1_43 = dmul i64 %bitcast_ln55_44, i64 %activations1_load_44

]]></Node>
<StgValue><ssdm name="mul6_i1_43"/></StgValue>
</operation>

<operation id="3119" st_id="238" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:324 %mul6_i1_44 = dmul i64 %bitcast_ln55_45, i64 %activations1_load_45

]]></Node>
<StgValue><ssdm name="mul6_i1_44"/></StgValue>
</operation>

<operation id="3120" st_id="238" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:331 %mul6_i1_45 = dmul i64 %bitcast_ln55_46, i64 %activations1_load_46

]]></Node>
<StgValue><ssdm name="mul6_i1_45"/></StgValue>
</operation>

<operation id="3121" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="64" op_0_bw="64">
<![CDATA[
.split12:337 %bitcast_ln55_47 = bitcast i64 %weights2_load_47

]]></Node>
<StgValue><ssdm name="bitcast_ln55_47"/></StgValue>
</operation>

<operation id="3122" st_id="238" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:338 %mul6_i1_46 = dmul i64 %bitcast_ln55_47, i64 %activations1_load_47

]]></Node>
<StgValue><ssdm name="mul6_i1_46"/></StgValue>
</operation>

<operation id="3123" st_id="238" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="64" op_0_bw="12">
<![CDATA[
.split12:343 %weights2_load_48 = load i12 %weights2_addr_48

]]></Node>
<StgValue><ssdm name="weights2_load_48"/></StgValue>
</operation>

<operation id="3124" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:347 %or_ln55_48 = or i12 %tmp_10, i12 49

]]></Node>
<StgValue><ssdm name="or_ln55_48"/></StgValue>
</operation>

<operation id="3125" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="64" op_0_bw="12">
<![CDATA[
.split12:348 %zext_ln55_49 = zext i12 %or_ln55_48

]]></Node>
<StgValue><ssdm name="zext_ln55_49"/></StgValue>
</operation>

<operation id="3126" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:349 %weights2_addr_49 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_49

]]></Node>
<StgValue><ssdm name="weights2_addr_49"/></StgValue>
</operation>

<operation id="3127" st_id="238" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="64" op_0_bw="12">
<![CDATA[
.split12:350 %weights2_load_49 = load i12 %weights2_addr_49

]]></Node>
<StgValue><ssdm name="weights2_load_49"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="3128" st_id="239" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:66 %add9_i1_8 = dadd i64 %add9_i1_7, i64 %mul6_i1_8

]]></Node>
<StgValue><ssdm name="add9_i1_8"/></StgValue>
</operation>

<operation id="3129" st_id="239" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:310 %mul6_i1_42 = dmul i64 %bitcast_ln55_43, i64 %activations1_load_43

]]></Node>
<StgValue><ssdm name="mul6_i1_42"/></StgValue>
</operation>

<operation id="3130" st_id="239" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:317 %mul6_i1_43 = dmul i64 %bitcast_ln55_44, i64 %activations1_load_44

]]></Node>
<StgValue><ssdm name="mul6_i1_43"/></StgValue>
</operation>

<operation id="3131" st_id="239" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:324 %mul6_i1_44 = dmul i64 %bitcast_ln55_45, i64 %activations1_load_45

]]></Node>
<StgValue><ssdm name="mul6_i1_44"/></StgValue>
</operation>

<operation id="3132" st_id="239" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:331 %mul6_i1_45 = dmul i64 %bitcast_ln55_46, i64 %activations1_load_46

]]></Node>
<StgValue><ssdm name="mul6_i1_45"/></StgValue>
</operation>

<operation id="3133" st_id="239" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:338 %mul6_i1_46 = dmul i64 %bitcast_ln55_47, i64 %activations1_load_47

]]></Node>
<StgValue><ssdm name="mul6_i1_46"/></StgValue>
</operation>

<operation id="3134" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="64" op_0_bw="64">
<![CDATA[
.split12:344 %bitcast_ln55_48 = bitcast i64 %weights2_load_48

]]></Node>
<StgValue><ssdm name="bitcast_ln55_48"/></StgValue>
</operation>

<operation id="3135" st_id="239" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:345 %mul6_i1_47 = dmul i64 %bitcast_ln55_48, i64 %activations1_load_48

]]></Node>
<StgValue><ssdm name="mul6_i1_47"/></StgValue>
</operation>

<operation id="3136" st_id="239" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="64" op_0_bw="12">
<![CDATA[
.split12:350 %weights2_load_49 = load i12 %weights2_addr_49

]]></Node>
<StgValue><ssdm name="weights2_load_49"/></StgValue>
</operation>

<operation id="3137" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:354 %or_ln55_49 = or i12 %tmp_10, i12 50

]]></Node>
<StgValue><ssdm name="or_ln55_49"/></StgValue>
</operation>

<operation id="3138" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="12">
<![CDATA[
.split12:355 %zext_ln55_50 = zext i12 %or_ln55_49

]]></Node>
<StgValue><ssdm name="zext_ln55_50"/></StgValue>
</operation>

<operation id="3139" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:356 %weights2_addr_50 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_50

]]></Node>
<StgValue><ssdm name="weights2_addr_50"/></StgValue>
</operation>

<operation id="3140" st_id="239" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="12">
<![CDATA[
.split12:357 %weights2_load_50 = load i12 %weights2_addr_50

]]></Node>
<StgValue><ssdm name="weights2_load_50"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="3141" st_id="240" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:66 %add9_i1_8 = dadd i64 %add9_i1_7, i64 %mul6_i1_8

]]></Node>
<StgValue><ssdm name="add9_i1_8"/></StgValue>
</operation>

<operation id="3142" st_id="240" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:317 %mul6_i1_43 = dmul i64 %bitcast_ln55_44, i64 %activations1_load_44

]]></Node>
<StgValue><ssdm name="mul6_i1_43"/></StgValue>
</operation>

<operation id="3143" st_id="240" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:324 %mul6_i1_44 = dmul i64 %bitcast_ln55_45, i64 %activations1_load_45

]]></Node>
<StgValue><ssdm name="mul6_i1_44"/></StgValue>
</operation>

<operation id="3144" st_id="240" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:331 %mul6_i1_45 = dmul i64 %bitcast_ln55_46, i64 %activations1_load_46

]]></Node>
<StgValue><ssdm name="mul6_i1_45"/></StgValue>
</operation>

<operation id="3145" st_id="240" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:338 %mul6_i1_46 = dmul i64 %bitcast_ln55_47, i64 %activations1_load_47

]]></Node>
<StgValue><ssdm name="mul6_i1_46"/></StgValue>
</operation>

<operation id="3146" st_id="240" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:345 %mul6_i1_47 = dmul i64 %bitcast_ln55_48, i64 %activations1_load_48

]]></Node>
<StgValue><ssdm name="mul6_i1_47"/></StgValue>
</operation>

<operation id="3147" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="64">
<![CDATA[
.split12:351 %bitcast_ln55_49 = bitcast i64 %weights2_load_49

]]></Node>
<StgValue><ssdm name="bitcast_ln55_49"/></StgValue>
</operation>

<operation id="3148" st_id="240" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:352 %mul6_i1_48 = dmul i64 %bitcast_ln55_49, i64 %activations1_load_49

]]></Node>
<StgValue><ssdm name="mul6_i1_48"/></StgValue>
</operation>

<operation id="3149" st_id="240" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="12">
<![CDATA[
.split12:357 %weights2_load_50 = load i12 %weights2_addr_50

]]></Node>
<StgValue><ssdm name="weights2_load_50"/></StgValue>
</operation>

<operation id="3150" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:361 %or_ln55_50 = or i12 %tmp_10, i12 51

]]></Node>
<StgValue><ssdm name="or_ln55_50"/></StgValue>
</operation>

<operation id="3151" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="12">
<![CDATA[
.split12:362 %zext_ln55_51 = zext i12 %or_ln55_50

]]></Node>
<StgValue><ssdm name="zext_ln55_51"/></StgValue>
</operation>

<operation id="3152" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:363 %weights2_addr_51 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_51

]]></Node>
<StgValue><ssdm name="weights2_addr_51"/></StgValue>
</operation>

<operation id="3153" st_id="240" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="12">
<![CDATA[
.split12:364 %weights2_load_51 = load i12 %weights2_addr_51

]]></Node>
<StgValue><ssdm name="weights2_load_51"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="3154" st_id="241" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:66 %add9_i1_8 = dadd i64 %add9_i1_7, i64 %mul6_i1_8

]]></Node>
<StgValue><ssdm name="add9_i1_8"/></StgValue>
</operation>

<operation id="3155" st_id="241" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:324 %mul6_i1_44 = dmul i64 %bitcast_ln55_45, i64 %activations1_load_45

]]></Node>
<StgValue><ssdm name="mul6_i1_44"/></StgValue>
</operation>

<operation id="3156" st_id="241" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:331 %mul6_i1_45 = dmul i64 %bitcast_ln55_46, i64 %activations1_load_46

]]></Node>
<StgValue><ssdm name="mul6_i1_45"/></StgValue>
</operation>

<operation id="3157" st_id="241" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:338 %mul6_i1_46 = dmul i64 %bitcast_ln55_47, i64 %activations1_load_47

]]></Node>
<StgValue><ssdm name="mul6_i1_46"/></StgValue>
</operation>

<operation id="3158" st_id="241" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:345 %mul6_i1_47 = dmul i64 %bitcast_ln55_48, i64 %activations1_load_48

]]></Node>
<StgValue><ssdm name="mul6_i1_47"/></StgValue>
</operation>

<operation id="3159" st_id="241" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:352 %mul6_i1_48 = dmul i64 %bitcast_ln55_49, i64 %activations1_load_49

]]></Node>
<StgValue><ssdm name="mul6_i1_48"/></StgValue>
</operation>

<operation id="3160" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="64" op_0_bw="64">
<![CDATA[
.split12:358 %bitcast_ln55_50 = bitcast i64 %weights2_load_50

]]></Node>
<StgValue><ssdm name="bitcast_ln55_50"/></StgValue>
</operation>

<operation id="3161" st_id="241" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:359 %mul6_i1_49 = dmul i64 %bitcast_ln55_50, i64 %activations1_load_50

]]></Node>
<StgValue><ssdm name="mul6_i1_49"/></StgValue>
</operation>

<operation id="3162" st_id="241" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="12">
<![CDATA[
.split12:364 %weights2_load_51 = load i12 %weights2_addr_51

]]></Node>
<StgValue><ssdm name="weights2_load_51"/></StgValue>
</operation>

<operation id="3163" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:368 %or_ln55_51 = or i12 %tmp_10, i12 52

]]></Node>
<StgValue><ssdm name="or_ln55_51"/></StgValue>
</operation>

<operation id="3164" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="64" op_0_bw="12">
<![CDATA[
.split12:369 %zext_ln55_52 = zext i12 %or_ln55_51

]]></Node>
<StgValue><ssdm name="zext_ln55_52"/></StgValue>
</operation>

<operation id="3165" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:370 %weights2_addr_52 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_52

]]></Node>
<StgValue><ssdm name="weights2_addr_52"/></StgValue>
</operation>

<operation id="3166" st_id="241" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="64" op_0_bw="12">
<![CDATA[
.split12:371 %weights2_load_52 = load i12 %weights2_addr_52

]]></Node>
<StgValue><ssdm name="weights2_load_52"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="3167" st_id="242" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:73 %add9_i1_9 = dadd i64 %add9_i1_8, i64 %mul6_i1_9

]]></Node>
<StgValue><ssdm name="add9_i1_9"/></StgValue>
</operation>

<operation id="3168" st_id="242" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:331 %mul6_i1_45 = dmul i64 %bitcast_ln55_46, i64 %activations1_load_46

]]></Node>
<StgValue><ssdm name="mul6_i1_45"/></StgValue>
</operation>

<operation id="3169" st_id="242" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:338 %mul6_i1_46 = dmul i64 %bitcast_ln55_47, i64 %activations1_load_47

]]></Node>
<StgValue><ssdm name="mul6_i1_46"/></StgValue>
</operation>

<operation id="3170" st_id="242" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:345 %mul6_i1_47 = dmul i64 %bitcast_ln55_48, i64 %activations1_load_48

]]></Node>
<StgValue><ssdm name="mul6_i1_47"/></StgValue>
</operation>

<operation id="3171" st_id="242" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:352 %mul6_i1_48 = dmul i64 %bitcast_ln55_49, i64 %activations1_load_49

]]></Node>
<StgValue><ssdm name="mul6_i1_48"/></StgValue>
</operation>

<operation id="3172" st_id="242" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:359 %mul6_i1_49 = dmul i64 %bitcast_ln55_50, i64 %activations1_load_50

]]></Node>
<StgValue><ssdm name="mul6_i1_49"/></StgValue>
</operation>

<operation id="3173" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="64" op_0_bw="64">
<![CDATA[
.split12:365 %bitcast_ln55_51 = bitcast i64 %weights2_load_51

]]></Node>
<StgValue><ssdm name="bitcast_ln55_51"/></StgValue>
</operation>

<operation id="3174" st_id="242" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:366 %mul6_i1_50 = dmul i64 %bitcast_ln55_51, i64 %activations1_load_51

]]></Node>
<StgValue><ssdm name="mul6_i1_50"/></StgValue>
</operation>

<operation id="3175" st_id="242" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="64" op_0_bw="12">
<![CDATA[
.split12:371 %weights2_load_52 = load i12 %weights2_addr_52

]]></Node>
<StgValue><ssdm name="weights2_load_52"/></StgValue>
</operation>

<operation id="3176" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:375 %or_ln55_52 = or i12 %tmp_10, i12 53

]]></Node>
<StgValue><ssdm name="or_ln55_52"/></StgValue>
</operation>

<operation id="3177" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="12">
<![CDATA[
.split12:376 %zext_ln55_53 = zext i12 %or_ln55_52

]]></Node>
<StgValue><ssdm name="zext_ln55_53"/></StgValue>
</operation>

<operation id="3178" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:377 %weights2_addr_53 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_53

]]></Node>
<StgValue><ssdm name="weights2_addr_53"/></StgValue>
</operation>

<operation id="3179" st_id="242" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="64" op_0_bw="12">
<![CDATA[
.split12:378 %weights2_load_53 = load i12 %weights2_addr_53

]]></Node>
<StgValue><ssdm name="weights2_load_53"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="3180" st_id="243" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:73 %add9_i1_9 = dadd i64 %add9_i1_8, i64 %mul6_i1_9

]]></Node>
<StgValue><ssdm name="add9_i1_9"/></StgValue>
</operation>

<operation id="3181" st_id="243" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:338 %mul6_i1_46 = dmul i64 %bitcast_ln55_47, i64 %activations1_load_47

]]></Node>
<StgValue><ssdm name="mul6_i1_46"/></StgValue>
</operation>

<operation id="3182" st_id="243" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:345 %mul6_i1_47 = dmul i64 %bitcast_ln55_48, i64 %activations1_load_48

]]></Node>
<StgValue><ssdm name="mul6_i1_47"/></StgValue>
</operation>

<operation id="3183" st_id="243" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:352 %mul6_i1_48 = dmul i64 %bitcast_ln55_49, i64 %activations1_load_49

]]></Node>
<StgValue><ssdm name="mul6_i1_48"/></StgValue>
</operation>

<operation id="3184" st_id="243" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:359 %mul6_i1_49 = dmul i64 %bitcast_ln55_50, i64 %activations1_load_50

]]></Node>
<StgValue><ssdm name="mul6_i1_49"/></StgValue>
</operation>

<operation id="3185" st_id="243" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:366 %mul6_i1_50 = dmul i64 %bitcast_ln55_51, i64 %activations1_load_51

]]></Node>
<StgValue><ssdm name="mul6_i1_50"/></StgValue>
</operation>

<operation id="3186" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64">
<![CDATA[
.split12:372 %bitcast_ln55_52 = bitcast i64 %weights2_load_52

]]></Node>
<StgValue><ssdm name="bitcast_ln55_52"/></StgValue>
</operation>

<operation id="3187" st_id="243" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:373 %mul6_i1_51 = dmul i64 %bitcast_ln55_52, i64 %activations1_load_52

]]></Node>
<StgValue><ssdm name="mul6_i1_51"/></StgValue>
</operation>

<operation id="3188" st_id="243" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="64" op_0_bw="12">
<![CDATA[
.split12:378 %weights2_load_53 = load i12 %weights2_addr_53

]]></Node>
<StgValue><ssdm name="weights2_load_53"/></StgValue>
</operation>

<operation id="3189" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:382 %or_ln55_53 = or i12 %tmp_10, i12 54

]]></Node>
<StgValue><ssdm name="or_ln55_53"/></StgValue>
</operation>

<operation id="3190" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="64" op_0_bw="12">
<![CDATA[
.split12:383 %zext_ln55_54 = zext i12 %or_ln55_53

]]></Node>
<StgValue><ssdm name="zext_ln55_54"/></StgValue>
</operation>

<operation id="3191" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:384 %weights2_addr_54 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_54

]]></Node>
<StgValue><ssdm name="weights2_addr_54"/></StgValue>
</operation>

<operation id="3192" st_id="243" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="64" op_0_bw="12">
<![CDATA[
.split12:385 %weights2_load_54 = load i12 %weights2_addr_54

]]></Node>
<StgValue><ssdm name="weights2_load_54"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="3193" st_id="244" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:73 %add9_i1_9 = dadd i64 %add9_i1_8, i64 %mul6_i1_9

]]></Node>
<StgValue><ssdm name="add9_i1_9"/></StgValue>
</operation>

<operation id="3194" st_id="244" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:345 %mul6_i1_47 = dmul i64 %bitcast_ln55_48, i64 %activations1_load_48

]]></Node>
<StgValue><ssdm name="mul6_i1_47"/></StgValue>
</operation>

<operation id="3195" st_id="244" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:352 %mul6_i1_48 = dmul i64 %bitcast_ln55_49, i64 %activations1_load_49

]]></Node>
<StgValue><ssdm name="mul6_i1_48"/></StgValue>
</operation>

<operation id="3196" st_id="244" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:359 %mul6_i1_49 = dmul i64 %bitcast_ln55_50, i64 %activations1_load_50

]]></Node>
<StgValue><ssdm name="mul6_i1_49"/></StgValue>
</operation>

<operation id="3197" st_id="244" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:366 %mul6_i1_50 = dmul i64 %bitcast_ln55_51, i64 %activations1_load_51

]]></Node>
<StgValue><ssdm name="mul6_i1_50"/></StgValue>
</operation>

<operation id="3198" st_id="244" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:373 %mul6_i1_51 = dmul i64 %bitcast_ln55_52, i64 %activations1_load_52

]]></Node>
<StgValue><ssdm name="mul6_i1_51"/></StgValue>
</operation>

<operation id="3199" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="64" op_0_bw="64">
<![CDATA[
.split12:379 %bitcast_ln55_53 = bitcast i64 %weights2_load_53

]]></Node>
<StgValue><ssdm name="bitcast_ln55_53"/></StgValue>
</operation>

<operation id="3200" st_id="244" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:380 %mul6_i1_52 = dmul i64 %bitcast_ln55_53, i64 %activations1_load_53

]]></Node>
<StgValue><ssdm name="mul6_i1_52"/></StgValue>
</operation>

<operation id="3201" st_id="244" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="64" op_0_bw="12">
<![CDATA[
.split12:385 %weights2_load_54 = load i12 %weights2_addr_54

]]></Node>
<StgValue><ssdm name="weights2_load_54"/></StgValue>
</operation>

<operation id="3202" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:389 %or_ln55_54 = or i12 %tmp_10, i12 55

]]></Node>
<StgValue><ssdm name="or_ln55_54"/></StgValue>
</operation>

<operation id="3203" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="12">
<![CDATA[
.split12:390 %zext_ln55_55 = zext i12 %or_ln55_54

]]></Node>
<StgValue><ssdm name="zext_ln55_55"/></StgValue>
</operation>

<operation id="3204" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:391 %weights2_addr_55 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_55

]]></Node>
<StgValue><ssdm name="weights2_addr_55"/></StgValue>
</operation>

<operation id="3205" st_id="244" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="12">
<![CDATA[
.split12:392 %weights2_load_55 = load i12 %weights2_addr_55

]]></Node>
<StgValue><ssdm name="weights2_load_55"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="3206" st_id="245" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:73 %add9_i1_9 = dadd i64 %add9_i1_8, i64 %mul6_i1_9

]]></Node>
<StgValue><ssdm name="add9_i1_9"/></StgValue>
</operation>

<operation id="3207" st_id="245" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:352 %mul6_i1_48 = dmul i64 %bitcast_ln55_49, i64 %activations1_load_49

]]></Node>
<StgValue><ssdm name="mul6_i1_48"/></StgValue>
</operation>

<operation id="3208" st_id="245" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:359 %mul6_i1_49 = dmul i64 %bitcast_ln55_50, i64 %activations1_load_50

]]></Node>
<StgValue><ssdm name="mul6_i1_49"/></StgValue>
</operation>

<operation id="3209" st_id="245" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:366 %mul6_i1_50 = dmul i64 %bitcast_ln55_51, i64 %activations1_load_51

]]></Node>
<StgValue><ssdm name="mul6_i1_50"/></StgValue>
</operation>

<operation id="3210" st_id="245" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:373 %mul6_i1_51 = dmul i64 %bitcast_ln55_52, i64 %activations1_load_52

]]></Node>
<StgValue><ssdm name="mul6_i1_51"/></StgValue>
</operation>

<operation id="3211" st_id="245" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:380 %mul6_i1_52 = dmul i64 %bitcast_ln55_53, i64 %activations1_load_53

]]></Node>
<StgValue><ssdm name="mul6_i1_52"/></StgValue>
</operation>

<operation id="3212" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="64" op_0_bw="64">
<![CDATA[
.split12:386 %bitcast_ln55_54 = bitcast i64 %weights2_load_54

]]></Node>
<StgValue><ssdm name="bitcast_ln55_54"/></StgValue>
</operation>

<operation id="3213" st_id="245" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:387 %mul6_i1_53 = dmul i64 %bitcast_ln55_54, i64 %activations1_load_54

]]></Node>
<StgValue><ssdm name="mul6_i1_53"/></StgValue>
</operation>

<operation id="3214" st_id="245" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="12">
<![CDATA[
.split12:392 %weights2_load_55 = load i12 %weights2_addr_55

]]></Node>
<StgValue><ssdm name="weights2_load_55"/></StgValue>
</operation>

<operation id="3215" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:396 %or_ln55_55 = or i12 %tmp_10, i12 56

]]></Node>
<StgValue><ssdm name="or_ln55_55"/></StgValue>
</operation>

<operation id="3216" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="12">
<![CDATA[
.split12:397 %zext_ln55_56 = zext i12 %or_ln55_55

]]></Node>
<StgValue><ssdm name="zext_ln55_56"/></StgValue>
</operation>

<operation id="3217" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:398 %weights2_addr_56 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_56

]]></Node>
<StgValue><ssdm name="weights2_addr_56"/></StgValue>
</operation>

<operation id="3218" st_id="245" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="12">
<![CDATA[
.split12:399 %weights2_load_56 = load i12 %weights2_addr_56

]]></Node>
<StgValue><ssdm name="weights2_load_56"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="3219" st_id="246" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:73 %add9_i1_9 = dadd i64 %add9_i1_8, i64 %mul6_i1_9

]]></Node>
<StgValue><ssdm name="add9_i1_9"/></StgValue>
</operation>

<operation id="3220" st_id="246" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:359 %mul6_i1_49 = dmul i64 %bitcast_ln55_50, i64 %activations1_load_50

]]></Node>
<StgValue><ssdm name="mul6_i1_49"/></StgValue>
</operation>

<operation id="3221" st_id="246" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:366 %mul6_i1_50 = dmul i64 %bitcast_ln55_51, i64 %activations1_load_51

]]></Node>
<StgValue><ssdm name="mul6_i1_50"/></StgValue>
</operation>

<operation id="3222" st_id="246" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:373 %mul6_i1_51 = dmul i64 %bitcast_ln55_52, i64 %activations1_load_52

]]></Node>
<StgValue><ssdm name="mul6_i1_51"/></StgValue>
</operation>

<operation id="3223" st_id="246" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:380 %mul6_i1_52 = dmul i64 %bitcast_ln55_53, i64 %activations1_load_53

]]></Node>
<StgValue><ssdm name="mul6_i1_52"/></StgValue>
</operation>

<operation id="3224" st_id="246" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:387 %mul6_i1_53 = dmul i64 %bitcast_ln55_54, i64 %activations1_load_54

]]></Node>
<StgValue><ssdm name="mul6_i1_53"/></StgValue>
</operation>

<operation id="3225" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="64" op_0_bw="64">
<![CDATA[
.split12:393 %bitcast_ln55_55 = bitcast i64 %weights2_load_55

]]></Node>
<StgValue><ssdm name="bitcast_ln55_55"/></StgValue>
</operation>

<operation id="3226" st_id="246" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:394 %mul6_i1_54 = dmul i64 %bitcast_ln55_55, i64 %activations1_load_55

]]></Node>
<StgValue><ssdm name="mul6_i1_54"/></StgValue>
</operation>

<operation id="3227" st_id="246" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="12">
<![CDATA[
.split12:399 %weights2_load_56 = load i12 %weights2_addr_56

]]></Node>
<StgValue><ssdm name="weights2_load_56"/></StgValue>
</operation>

<operation id="3228" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:403 %or_ln55_56 = or i12 %tmp_10, i12 57

]]></Node>
<StgValue><ssdm name="or_ln55_56"/></StgValue>
</operation>

<operation id="3229" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="64" op_0_bw="12">
<![CDATA[
.split12:404 %zext_ln55_57 = zext i12 %or_ln55_56

]]></Node>
<StgValue><ssdm name="zext_ln55_57"/></StgValue>
</operation>

<operation id="3230" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:405 %weights2_addr_57 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_57

]]></Node>
<StgValue><ssdm name="weights2_addr_57"/></StgValue>
</operation>

<operation id="3231" st_id="246" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="12">
<![CDATA[
.split12:406 %weights2_load_57 = load i12 %weights2_addr_57

]]></Node>
<StgValue><ssdm name="weights2_load_57"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="3232" st_id="247" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:80 %add9_i1_s = dadd i64 %add9_i1_9, i64 %mul6_i1_s

]]></Node>
<StgValue><ssdm name="add9_i1_s"/></StgValue>
</operation>

<operation id="3233" st_id="247" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:366 %mul6_i1_50 = dmul i64 %bitcast_ln55_51, i64 %activations1_load_51

]]></Node>
<StgValue><ssdm name="mul6_i1_50"/></StgValue>
</operation>

<operation id="3234" st_id="247" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:373 %mul6_i1_51 = dmul i64 %bitcast_ln55_52, i64 %activations1_load_52

]]></Node>
<StgValue><ssdm name="mul6_i1_51"/></StgValue>
</operation>

<operation id="3235" st_id="247" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:380 %mul6_i1_52 = dmul i64 %bitcast_ln55_53, i64 %activations1_load_53

]]></Node>
<StgValue><ssdm name="mul6_i1_52"/></StgValue>
</operation>

<operation id="3236" st_id="247" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:387 %mul6_i1_53 = dmul i64 %bitcast_ln55_54, i64 %activations1_load_54

]]></Node>
<StgValue><ssdm name="mul6_i1_53"/></StgValue>
</operation>

<operation id="3237" st_id="247" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:394 %mul6_i1_54 = dmul i64 %bitcast_ln55_55, i64 %activations1_load_55

]]></Node>
<StgValue><ssdm name="mul6_i1_54"/></StgValue>
</operation>

<operation id="3238" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="64">
<![CDATA[
.split12:400 %bitcast_ln55_56 = bitcast i64 %weights2_load_56

]]></Node>
<StgValue><ssdm name="bitcast_ln55_56"/></StgValue>
</operation>

<operation id="3239" st_id="247" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:401 %mul6_i1_55 = dmul i64 %bitcast_ln55_56, i64 %activations1_load_56

]]></Node>
<StgValue><ssdm name="mul6_i1_55"/></StgValue>
</operation>

<operation id="3240" st_id="247" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="12">
<![CDATA[
.split12:406 %weights2_load_57 = load i12 %weights2_addr_57

]]></Node>
<StgValue><ssdm name="weights2_load_57"/></StgValue>
</operation>

<operation id="3241" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:410 %or_ln55_57 = or i12 %tmp_10, i12 58

]]></Node>
<StgValue><ssdm name="or_ln55_57"/></StgValue>
</operation>

<operation id="3242" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="64" op_0_bw="12">
<![CDATA[
.split12:411 %zext_ln55_58 = zext i12 %or_ln55_57

]]></Node>
<StgValue><ssdm name="zext_ln55_58"/></StgValue>
</operation>

<operation id="3243" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:412 %weights2_addr_58 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_58

]]></Node>
<StgValue><ssdm name="weights2_addr_58"/></StgValue>
</operation>

<operation id="3244" st_id="247" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="64" op_0_bw="12">
<![CDATA[
.split12:413 %weights2_load_58 = load i12 %weights2_addr_58

]]></Node>
<StgValue><ssdm name="weights2_load_58"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="3245" st_id="248" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:80 %add9_i1_s = dadd i64 %add9_i1_9, i64 %mul6_i1_s

]]></Node>
<StgValue><ssdm name="add9_i1_s"/></StgValue>
</operation>

<operation id="3246" st_id="248" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:373 %mul6_i1_51 = dmul i64 %bitcast_ln55_52, i64 %activations1_load_52

]]></Node>
<StgValue><ssdm name="mul6_i1_51"/></StgValue>
</operation>

<operation id="3247" st_id="248" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:380 %mul6_i1_52 = dmul i64 %bitcast_ln55_53, i64 %activations1_load_53

]]></Node>
<StgValue><ssdm name="mul6_i1_52"/></StgValue>
</operation>

<operation id="3248" st_id="248" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:387 %mul6_i1_53 = dmul i64 %bitcast_ln55_54, i64 %activations1_load_54

]]></Node>
<StgValue><ssdm name="mul6_i1_53"/></StgValue>
</operation>

<operation id="3249" st_id="248" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:394 %mul6_i1_54 = dmul i64 %bitcast_ln55_55, i64 %activations1_load_55

]]></Node>
<StgValue><ssdm name="mul6_i1_54"/></StgValue>
</operation>

<operation id="3250" st_id="248" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:401 %mul6_i1_55 = dmul i64 %bitcast_ln55_56, i64 %activations1_load_56

]]></Node>
<StgValue><ssdm name="mul6_i1_55"/></StgValue>
</operation>

<operation id="3251" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="64" op_0_bw="64">
<![CDATA[
.split12:407 %bitcast_ln55_57 = bitcast i64 %weights2_load_57

]]></Node>
<StgValue><ssdm name="bitcast_ln55_57"/></StgValue>
</operation>

<operation id="3252" st_id="248" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:408 %mul6_i1_56 = dmul i64 %bitcast_ln55_57, i64 %activations1_load_57

]]></Node>
<StgValue><ssdm name="mul6_i1_56"/></StgValue>
</operation>

<operation id="3253" st_id="248" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="64" op_0_bw="12">
<![CDATA[
.split12:413 %weights2_load_58 = load i12 %weights2_addr_58

]]></Node>
<StgValue><ssdm name="weights2_load_58"/></StgValue>
</operation>

<operation id="3254" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:417 %or_ln55_58 = or i12 %tmp_10, i12 59

]]></Node>
<StgValue><ssdm name="or_ln55_58"/></StgValue>
</operation>

<operation id="3255" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="64" op_0_bw="12">
<![CDATA[
.split12:418 %zext_ln55_59 = zext i12 %or_ln55_58

]]></Node>
<StgValue><ssdm name="zext_ln55_59"/></StgValue>
</operation>

<operation id="3256" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:419 %weights2_addr_59 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_59

]]></Node>
<StgValue><ssdm name="weights2_addr_59"/></StgValue>
</operation>

<operation id="3257" st_id="248" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="12">
<![CDATA[
.split12:420 %weights2_load_59 = load i12 %weights2_addr_59

]]></Node>
<StgValue><ssdm name="weights2_load_59"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="3258" st_id="249" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:80 %add9_i1_s = dadd i64 %add9_i1_9, i64 %mul6_i1_s

]]></Node>
<StgValue><ssdm name="add9_i1_s"/></StgValue>
</operation>

<operation id="3259" st_id="249" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:380 %mul6_i1_52 = dmul i64 %bitcast_ln55_53, i64 %activations1_load_53

]]></Node>
<StgValue><ssdm name="mul6_i1_52"/></StgValue>
</operation>

<operation id="3260" st_id="249" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:387 %mul6_i1_53 = dmul i64 %bitcast_ln55_54, i64 %activations1_load_54

]]></Node>
<StgValue><ssdm name="mul6_i1_53"/></StgValue>
</operation>

<operation id="3261" st_id="249" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:394 %mul6_i1_54 = dmul i64 %bitcast_ln55_55, i64 %activations1_load_55

]]></Node>
<StgValue><ssdm name="mul6_i1_54"/></StgValue>
</operation>

<operation id="3262" st_id="249" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:401 %mul6_i1_55 = dmul i64 %bitcast_ln55_56, i64 %activations1_load_56

]]></Node>
<StgValue><ssdm name="mul6_i1_55"/></StgValue>
</operation>

<operation id="3263" st_id="249" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:408 %mul6_i1_56 = dmul i64 %bitcast_ln55_57, i64 %activations1_load_57

]]></Node>
<StgValue><ssdm name="mul6_i1_56"/></StgValue>
</operation>

<operation id="3264" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="64">
<![CDATA[
.split12:414 %bitcast_ln55_58 = bitcast i64 %weights2_load_58

]]></Node>
<StgValue><ssdm name="bitcast_ln55_58"/></StgValue>
</operation>

<operation id="3265" st_id="249" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:415 %mul6_i1_57 = dmul i64 %bitcast_ln55_58, i64 %activations1_load_58

]]></Node>
<StgValue><ssdm name="mul6_i1_57"/></StgValue>
</operation>

<operation id="3266" st_id="249" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="12">
<![CDATA[
.split12:420 %weights2_load_59 = load i12 %weights2_addr_59

]]></Node>
<StgValue><ssdm name="weights2_load_59"/></StgValue>
</operation>

<operation id="3267" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:424 %or_ln55_59 = or i12 %tmp_10, i12 60

]]></Node>
<StgValue><ssdm name="or_ln55_59"/></StgValue>
</operation>

<operation id="3268" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="64" op_0_bw="12">
<![CDATA[
.split12:425 %zext_ln55_60 = zext i12 %or_ln55_59

]]></Node>
<StgValue><ssdm name="zext_ln55_60"/></StgValue>
</operation>

<operation id="3269" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:426 %weights2_addr_60 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_60

]]></Node>
<StgValue><ssdm name="weights2_addr_60"/></StgValue>
</operation>

<operation id="3270" st_id="249" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="64" op_0_bw="12">
<![CDATA[
.split12:427 %weights2_load_60 = load i12 %weights2_addr_60

]]></Node>
<StgValue><ssdm name="weights2_load_60"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="3271" st_id="250" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:80 %add9_i1_s = dadd i64 %add9_i1_9, i64 %mul6_i1_s

]]></Node>
<StgValue><ssdm name="add9_i1_s"/></StgValue>
</operation>

<operation id="3272" st_id="250" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:387 %mul6_i1_53 = dmul i64 %bitcast_ln55_54, i64 %activations1_load_54

]]></Node>
<StgValue><ssdm name="mul6_i1_53"/></StgValue>
</operation>

<operation id="3273" st_id="250" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:394 %mul6_i1_54 = dmul i64 %bitcast_ln55_55, i64 %activations1_load_55

]]></Node>
<StgValue><ssdm name="mul6_i1_54"/></StgValue>
</operation>

<operation id="3274" st_id="250" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:401 %mul6_i1_55 = dmul i64 %bitcast_ln55_56, i64 %activations1_load_56

]]></Node>
<StgValue><ssdm name="mul6_i1_55"/></StgValue>
</operation>

<operation id="3275" st_id="250" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:408 %mul6_i1_56 = dmul i64 %bitcast_ln55_57, i64 %activations1_load_57

]]></Node>
<StgValue><ssdm name="mul6_i1_56"/></StgValue>
</operation>

<operation id="3276" st_id="250" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:415 %mul6_i1_57 = dmul i64 %bitcast_ln55_58, i64 %activations1_load_58

]]></Node>
<StgValue><ssdm name="mul6_i1_57"/></StgValue>
</operation>

<operation id="3277" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="64" op_0_bw="64">
<![CDATA[
.split12:421 %bitcast_ln55_59 = bitcast i64 %weights2_load_59

]]></Node>
<StgValue><ssdm name="bitcast_ln55_59"/></StgValue>
</operation>

<operation id="3278" st_id="250" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:422 %mul6_i1_58 = dmul i64 %bitcast_ln55_59, i64 %activations1_load_59

]]></Node>
<StgValue><ssdm name="mul6_i1_58"/></StgValue>
</operation>

<operation id="3279" st_id="250" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="64" op_0_bw="12">
<![CDATA[
.split12:427 %weights2_load_60 = load i12 %weights2_addr_60

]]></Node>
<StgValue><ssdm name="weights2_load_60"/></StgValue>
</operation>

<operation id="3280" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:431 %or_ln55_60 = or i12 %tmp_10, i12 61

]]></Node>
<StgValue><ssdm name="or_ln55_60"/></StgValue>
</operation>

<operation id="3281" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="12">
<![CDATA[
.split12:432 %zext_ln55_61 = zext i12 %or_ln55_60

]]></Node>
<StgValue><ssdm name="zext_ln55_61"/></StgValue>
</operation>

<operation id="3282" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:433 %weights2_addr_61 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_61

]]></Node>
<StgValue><ssdm name="weights2_addr_61"/></StgValue>
</operation>

<operation id="3283" st_id="250" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="12">
<![CDATA[
.split12:434 %weights2_load_61 = load i12 %weights2_addr_61

]]></Node>
<StgValue><ssdm name="weights2_load_61"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="3284" st_id="251" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:80 %add9_i1_s = dadd i64 %add9_i1_9, i64 %mul6_i1_s

]]></Node>
<StgValue><ssdm name="add9_i1_s"/></StgValue>
</operation>

<operation id="3285" st_id="251" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:394 %mul6_i1_54 = dmul i64 %bitcast_ln55_55, i64 %activations1_load_55

]]></Node>
<StgValue><ssdm name="mul6_i1_54"/></StgValue>
</operation>

<operation id="3286" st_id="251" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:401 %mul6_i1_55 = dmul i64 %bitcast_ln55_56, i64 %activations1_load_56

]]></Node>
<StgValue><ssdm name="mul6_i1_55"/></StgValue>
</operation>

<operation id="3287" st_id="251" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:408 %mul6_i1_56 = dmul i64 %bitcast_ln55_57, i64 %activations1_load_57

]]></Node>
<StgValue><ssdm name="mul6_i1_56"/></StgValue>
</operation>

<operation id="3288" st_id="251" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:415 %mul6_i1_57 = dmul i64 %bitcast_ln55_58, i64 %activations1_load_58

]]></Node>
<StgValue><ssdm name="mul6_i1_57"/></StgValue>
</operation>

<operation id="3289" st_id="251" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:422 %mul6_i1_58 = dmul i64 %bitcast_ln55_59, i64 %activations1_load_59

]]></Node>
<StgValue><ssdm name="mul6_i1_58"/></StgValue>
</operation>

<operation id="3290" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="64">
<![CDATA[
.split12:428 %bitcast_ln55_60 = bitcast i64 %weights2_load_60

]]></Node>
<StgValue><ssdm name="bitcast_ln55_60"/></StgValue>
</operation>

<operation id="3291" st_id="251" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:429 %mul6_i1_59 = dmul i64 %bitcast_ln55_60, i64 %activations1_load_60

]]></Node>
<StgValue><ssdm name="mul6_i1_59"/></StgValue>
</operation>

<operation id="3292" st_id="251" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="12">
<![CDATA[
.split12:434 %weights2_load_61 = load i12 %weights2_addr_61

]]></Node>
<StgValue><ssdm name="weights2_load_61"/></StgValue>
</operation>

<operation id="3293" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:438 %or_ln55_61 = or i12 %tmp_10, i12 62

]]></Node>
<StgValue><ssdm name="or_ln55_61"/></StgValue>
</operation>

<operation id="3294" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="64" op_0_bw="12">
<![CDATA[
.split12:439 %zext_ln55_62 = zext i12 %or_ln55_61

]]></Node>
<StgValue><ssdm name="zext_ln55_62"/></StgValue>
</operation>

<operation id="3295" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:440 %weights2_addr_62 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_62

]]></Node>
<StgValue><ssdm name="weights2_addr_62"/></StgValue>
</operation>

<operation id="3296" st_id="251" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="64" op_0_bw="12">
<![CDATA[
.split12:441 %weights2_load_62 = load i12 %weights2_addr_62

]]></Node>
<StgValue><ssdm name="weights2_load_62"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="3297" st_id="252" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:87 %add9_i1_10 = dadd i64 %add9_i1_s, i64 %mul6_i1_10

]]></Node>
<StgValue><ssdm name="add9_i1_10"/></StgValue>
</operation>

<operation id="3298" st_id="252" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:401 %mul6_i1_55 = dmul i64 %bitcast_ln55_56, i64 %activations1_load_56

]]></Node>
<StgValue><ssdm name="mul6_i1_55"/></StgValue>
</operation>

<operation id="3299" st_id="252" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:408 %mul6_i1_56 = dmul i64 %bitcast_ln55_57, i64 %activations1_load_57

]]></Node>
<StgValue><ssdm name="mul6_i1_56"/></StgValue>
</operation>

<operation id="3300" st_id="252" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:415 %mul6_i1_57 = dmul i64 %bitcast_ln55_58, i64 %activations1_load_58

]]></Node>
<StgValue><ssdm name="mul6_i1_57"/></StgValue>
</operation>

<operation id="3301" st_id="252" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:422 %mul6_i1_58 = dmul i64 %bitcast_ln55_59, i64 %activations1_load_59

]]></Node>
<StgValue><ssdm name="mul6_i1_58"/></StgValue>
</operation>

<operation id="3302" st_id="252" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:429 %mul6_i1_59 = dmul i64 %bitcast_ln55_60, i64 %activations1_load_60

]]></Node>
<StgValue><ssdm name="mul6_i1_59"/></StgValue>
</operation>

<operation id="3303" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="64" op_0_bw="64">
<![CDATA[
.split12:435 %bitcast_ln55_61 = bitcast i64 %weights2_load_61

]]></Node>
<StgValue><ssdm name="bitcast_ln55_61"/></StgValue>
</operation>

<operation id="3304" st_id="252" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:436 %mul6_i1_60 = dmul i64 %bitcast_ln55_61, i64 %activations1_load_61

]]></Node>
<StgValue><ssdm name="mul6_i1_60"/></StgValue>
</operation>

<operation id="3305" st_id="252" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="64" op_0_bw="12">
<![CDATA[
.split12:441 %weights2_load_62 = load i12 %weights2_addr_62

]]></Node>
<StgValue><ssdm name="weights2_load_62"/></StgValue>
</operation>

<operation id="3306" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:445 %or_ln55_62 = or i12 %tmp_10, i12 63

]]></Node>
<StgValue><ssdm name="or_ln55_62"/></StgValue>
</operation>

<operation id="3307" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="12">
<![CDATA[
.split12:446 %zext_ln55_63 = zext i12 %or_ln55_62

]]></Node>
<StgValue><ssdm name="zext_ln55_63"/></StgValue>
</operation>

<operation id="3308" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:447 %weights2_addr_63 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_63

]]></Node>
<StgValue><ssdm name="weights2_addr_63"/></StgValue>
</operation>

<operation id="3309" st_id="252" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="64" op_0_bw="12">
<![CDATA[
.split12:448 %weights2_load_63 = load i12 %weights2_addr_63

]]></Node>
<StgValue><ssdm name="weights2_load_63"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="3310" st_id="253" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:87 %add9_i1_10 = dadd i64 %add9_i1_s, i64 %mul6_i1_10

]]></Node>
<StgValue><ssdm name="add9_i1_10"/></StgValue>
</operation>

<operation id="3311" st_id="253" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:408 %mul6_i1_56 = dmul i64 %bitcast_ln55_57, i64 %activations1_load_57

]]></Node>
<StgValue><ssdm name="mul6_i1_56"/></StgValue>
</operation>

<operation id="3312" st_id="253" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:415 %mul6_i1_57 = dmul i64 %bitcast_ln55_58, i64 %activations1_load_58

]]></Node>
<StgValue><ssdm name="mul6_i1_57"/></StgValue>
</operation>

<operation id="3313" st_id="253" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:422 %mul6_i1_58 = dmul i64 %bitcast_ln55_59, i64 %activations1_load_59

]]></Node>
<StgValue><ssdm name="mul6_i1_58"/></StgValue>
</operation>

<operation id="3314" st_id="253" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:429 %mul6_i1_59 = dmul i64 %bitcast_ln55_60, i64 %activations1_load_60

]]></Node>
<StgValue><ssdm name="mul6_i1_59"/></StgValue>
</operation>

<operation id="3315" st_id="253" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:436 %mul6_i1_60 = dmul i64 %bitcast_ln55_61, i64 %activations1_load_61

]]></Node>
<StgValue><ssdm name="mul6_i1_60"/></StgValue>
</operation>

<operation id="3316" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="64" op_0_bw="64">
<![CDATA[
.split12:442 %bitcast_ln55_62 = bitcast i64 %weights2_load_62

]]></Node>
<StgValue><ssdm name="bitcast_ln55_62"/></StgValue>
</operation>

<operation id="3317" st_id="253" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:443 %mul6_i1_61 = dmul i64 %bitcast_ln55_62, i64 %activations1_load_62

]]></Node>
<StgValue><ssdm name="mul6_i1_61"/></StgValue>
</operation>

<operation id="3318" st_id="253" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="64" op_0_bw="12">
<![CDATA[
.split12:448 %weights2_load_63 = load i12 %weights2_addr_63

]]></Node>
<StgValue><ssdm name="weights2_load_63"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="3319" st_id="254" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:87 %add9_i1_10 = dadd i64 %add9_i1_s, i64 %mul6_i1_10

]]></Node>
<StgValue><ssdm name="add9_i1_10"/></StgValue>
</operation>

<operation id="3320" st_id="254" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:415 %mul6_i1_57 = dmul i64 %bitcast_ln55_58, i64 %activations1_load_58

]]></Node>
<StgValue><ssdm name="mul6_i1_57"/></StgValue>
</operation>

<operation id="3321" st_id="254" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:422 %mul6_i1_58 = dmul i64 %bitcast_ln55_59, i64 %activations1_load_59

]]></Node>
<StgValue><ssdm name="mul6_i1_58"/></StgValue>
</operation>

<operation id="3322" st_id="254" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:429 %mul6_i1_59 = dmul i64 %bitcast_ln55_60, i64 %activations1_load_60

]]></Node>
<StgValue><ssdm name="mul6_i1_59"/></StgValue>
</operation>

<operation id="3323" st_id="254" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:436 %mul6_i1_60 = dmul i64 %bitcast_ln55_61, i64 %activations1_load_61

]]></Node>
<StgValue><ssdm name="mul6_i1_60"/></StgValue>
</operation>

<operation id="3324" st_id="254" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:443 %mul6_i1_61 = dmul i64 %bitcast_ln55_62, i64 %activations1_load_62

]]></Node>
<StgValue><ssdm name="mul6_i1_61"/></StgValue>
</operation>

<operation id="3325" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="64" op_0_bw="64">
<![CDATA[
.split12:449 %bitcast_ln55_63 = bitcast i64 %weights2_load_63

]]></Node>
<StgValue><ssdm name="bitcast_ln55_63"/></StgValue>
</operation>

<operation id="3326" st_id="254" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:450 %mul6_i1_62 = dmul i64 %bitcast_ln55_63, i64 %activations1_load_63

]]></Node>
<StgValue><ssdm name="mul6_i1_62"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="3327" st_id="255" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:87 %add9_i1_10 = dadd i64 %add9_i1_s, i64 %mul6_i1_10

]]></Node>
<StgValue><ssdm name="add9_i1_10"/></StgValue>
</operation>

<operation id="3328" st_id="255" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:422 %mul6_i1_58 = dmul i64 %bitcast_ln55_59, i64 %activations1_load_59

]]></Node>
<StgValue><ssdm name="mul6_i1_58"/></StgValue>
</operation>

<operation id="3329" st_id="255" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:429 %mul6_i1_59 = dmul i64 %bitcast_ln55_60, i64 %activations1_load_60

]]></Node>
<StgValue><ssdm name="mul6_i1_59"/></StgValue>
</operation>

<operation id="3330" st_id="255" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:436 %mul6_i1_60 = dmul i64 %bitcast_ln55_61, i64 %activations1_load_61

]]></Node>
<StgValue><ssdm name="mul6_i1_60"/></StgValue>
</operation>

<operation id="3331" st_id="255" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:443 %mul6_i1_61 = dmul i64 %bitcast_ln55_62, i64 %activations1_load_62

]]></Node>
<StgValue><ssdm name="mul6_i1_61"/></StgValue>
</operation>

<operation id="3332" st_id="255" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:450 %mul6_i1_62 = dmul i64 %bitcast_ln55_63, i64 %activations1_load_63

]]></Node>
<StgValue><ssdm name="mul6_i1_62"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="3333" st_id="256" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:87 %add9_i1_10 = dadd i64 %add9_i1_s, i64 %mul6_i1_10

]]></Node>
<StgValue><ssdm name="add9_i1_10"/></StgValue>
</operation>

<operation id="3334" st_id="256" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:429 %mul6_i1_59 = dmul i64 %bitcast_ln55_60, i64 %activations1_load_60

]]></Node>
<StgValue><ssdm name="mul6_i1_59"/></StgValue>
</operation>

<operation id="3335" st_id="256" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:436 %mul6_i1_60 = dmul i64 %bitcast_ln55_61, i64 %activations1_load_61

]]></Node>
<StgValue><ssdm name="mul6_i1_60"/></StgValue>
</operation>

<operation id="3336" st_id="256" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:443 %mul6_i1_61 = dmul i64 %bitcast_ln55_62, i64 %activations1_load_62

]]></Node>
<StgValue><ssdm name="mul6_i1_61"/></StgValue>
</operation>

<operation id="3337" st_id="256" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:450 %mul6_i1_62 = dmul i64 %bitcast_ln55_63, i64 %activations1_load_63

]]></Node>
<StgValue><ssdm name="mul6_i1_62"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="3338" st_id="257" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:94 %add9_i1_11 = dadd i64 %add9_i1_10, i64 %mul6_i1_11

]]></Node>
<StgValue><ssdm name="add9_i1_11"/></StgValue>
</operation>

<operation id="3339" st_id="257" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:436 %mul6_i1_60 = dmul i64 %bitcast_ln55_61, i64 %activations1_load_61

]]></Node>
<StgValue><ssdm name="mul6_i1_60"/></StgValue>
</operation>

<operation id="3340" st_id="257" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:443 %mul6_i1_61 = dmul i64 %bitcast_ln55_62, i64 %activations1_load_62

]]></Node>
<StgValue><ssdm name="mul6_i1_61"/></StgValue>
</operation>

<operation id="3341" st_id="257" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:450 %mul6_i1_62 = dmul i64 %bitcast_ln55_63, i64 %activations1_load_63

]]></Node>
<StgValue><ssdm name="mul6_i1_62"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="3342" st_id="258" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:94 %add9_i1_11 = dadd i64 %add9_i1_10, i64 %mul6_i1_11

]]></Node>
<StgValue><ssdm name="add9_i1_11"/></StgValue>
</operation>

<operation id="3343" st_id="258" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:443 %mul6_i1_61 = dmul i64 %bitcast_ln55_62, i64 %activations1_load_62

]]></Node>
<StgValue><ssdm name="mul6_i1_61"/></StgValue>
</operation>

<operation id="3344" st_id="258" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:450 %mul6_i1_62 = dmul i64 %bitcast_ln55_63, i64 %activations1_load_63

]]></Node>
<StgValue><ssdm name="mul6_i1_62"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="3345" st_id="259" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:94 %add9_i1_11 = dadd i64 %add9_i1_10, i64 %mul6_i1_11

]]></Node>
<StgValue><ssdm name="add9_i1_11"/></StgValue>
</operation>

<operation id="3346" st_id="259" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:450 %mul6_i1_62 = dmul i64 %bitcast_ln55_63, i64 %activations1_load_63

]]></Node>
<StgValue><ssdm name="mul6_i1_62"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="3347" st_id="260" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:94 %add9_i1_11 = dadd i64 %add9_i1_10, i64 %mul6_i1_11

]]></Node>
<StgValue><ssdm name="add9_i1_11"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="3348" st_id="261" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:94 %add9_i1_11 = dadd i64 %add9_i1_10, i64 %mul6_i1_11

]]></Node>
<StgValue><ssdm name="add9_i1_11"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="3349" st_id="262" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:101 %add9_i1_12 = dadd i64 %add9_i1_11, i64 %mul6_i1_12

]]></Node>
<StgValue><ssdm name="add9_i1_12"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="3350" st_id="263" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:101 %add9_i1_12 = dadd i64 %add9_i1_11, i64 %mul6_i1_12

]]></Node>
<StgValue><ssdm name="add9_i1_12"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="3351" st_id="264" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:101 %add9_i1_12 = dadd i64 %add9_i1_11, i64 %mul6_i1_12

]]></Node>
<StgValue><ssdm name="add9_i1_12"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="3352" st_id="265" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:101 %add9_i1_12 = dadd i64 %add9_i1_11, i64 %mul6_i1_12

]]></Node>
<StgValue><ssdm name="add9_i1_12"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="3353" st_id="266" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:101 %add9_i1_12 = dadd i64 %add9_i1_11, i64 %mul6_i1_12

]]></Node>
<StgValue><ssdm name="add9_i1_12"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="3354" st_id="267" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:108 %add9_i1_13 = dadd i64 %add9_i1_12, i64 %mul6_i1_13

]]></Node>
<StgValue><ssdm name="add9_i1_13"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="3355" st_id="268" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:108 %add9_i1_13 = dadd i64 %add9_i1_12, i64 %mul6_i1_13

]]></Node>
<StgValue><ssdm name="add9_i1_13"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="3356" st_id="269" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:108 %add9_i1_13 = dadd i64 %add9_i1_12, i64 %mul6_i1_13

]]></Node>
<StgValue><ssdm name="add9_i1_13"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="3357" st_id="270" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:108 %add9_i1_13 = dadd i64 %add9_i1_12, i64 %mul6_i1_13

]]></Node>
<StgValue><ssdm name="add9_i1_13"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="3358" st_id="271" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:108 %add9_i1_13 = dadd i64 %add9_i1_12, i64 %mul6_i1_13

]]></Node>
<StgValue><ssdm name="add9_i1_13"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="3359" st_id="272" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:115 %add9_i1_14 = dadd i64 %add9_i1_13, i64 %mul6_i1_14

]]></Node>
<StgValue><ssdm name="add9_i1_14"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="3360" st_id="273" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:115 %add9_i1_14 = dadd i64 %add9_i1_13, i64 %mul6_i1_14

]]></Node>
<StgValue><ssdm name="add9_i1_14"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="3361" st_id="274" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:115 %add9_i1_14 = dadd i64 %add9_i1_13, i64 %mul6_i1_14

]]></Node>
<StgValue><ssdm name="add9_i1_14"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="3362" st_id="275" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:115 %add9_i1_14 = dadd i64 %add9_i1_13, i64 %mul6_i1_14

]]></Node>
<StgValue><ssdm name="add9_i1_14"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="3363" st_id="276" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:115 %add9_i1_14 = dadd i64 %add9_i1_13, i64 %mul6_i1_14

]]></Node>
<StgValue><ssdm name="add9_i1_14"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="3364" st_id="277" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:122 %add9_i1_15 = dadd i64 %add9_i1_14, i64 %mul6_i1_15

]]></Node>
<StgValue><ssdm name="add9_i1_15"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="3365" st_id="278" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:122 %add9_i1_15 = dadd i64 %add9_i1_14, i64 %mul6_i1_15

]]></Node>
<StgValue><ssdm name="add9_i1_15"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="3366" st_id="279" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:122 %add9_i1_15 = dadd i64 %add9_i1_14, i64 %mul6_i1_15

]]></Node>
<StgValue><ssdm name="add9_i1_15"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="3367" st_id="280" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:122 %add9_i1_15 = dadd i64 %add9_i1_14, i64 %mul6_i1_15

]]></Node>
<StgValue><ssdm name="add9_i1_15"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="3368" st_id="281" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:122 %add9_i1_15 = dadd i64 %add9_i1_14, i64 %mul6_i1_15

]]></Node>
<StgValue><ssdm name="add9_i1_15"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="3369" st_id="282" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:129 %add9_i1_16 = dadd i64 %add9_i1_15, i64 %mul6_i1_16

]]></Node>
<StgValue><ssdm name="add9_i1_16"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="3370" st_id="283" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:129 %add9_i1_16 = dadd i64 %add9_i1_15, i64 %mul6_i1_16

]]></Node>
<StgValue><ssdm name="add9_i1_16"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="3371" st_id="284" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:129 %add9_i1_16 = dadd i64 %add9_i1_15, i64 %mul6_i1_16

]]></Node>
<StgValue><ssdm name="add9_i1_16"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="3372" st_id="285" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:129 %add9_i1_16 = dadd i64 %add9_i1_15, i64 %mul6_i1_16

]]></Node>
<StgValue><ssdm name="add9_i1_16"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="3373" st_id="286" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:129 %add9_i1_16 = dadd i64 %add9_i1_15, i64 %mul6_i1_16

]]></Node>
<StgValue><ssdm name="add9_i1_16"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="3374" st_id="287" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:136 %add9_i1_17 = dadd i64 %add9_i1_16, i64 %mul6_i1_17

]]></Node>
<StgValue><ssdm name="add9_i1_17"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="3375" st_id="288" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:136 %add9_i1_17 = dadd i64 %add9_i1_16, i64 %mul6_i1_17

]]></Node>
<StgValue><ssdm name="add9_i1_17"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="3376" st_id="289" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:136 %add9_i1_17 = dadd i64 %add9_i1_16, i64 %mul6_i1_17

]]></Node>
<StgValue><ssdm name="add9_i1_17"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="3377" st_id="290" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:136 %add9_i1_17 = dadd i64 %add9_i1_16, i64 %mul6_i1_17

]]></Node>
<StgValue><ssdm name="add9_i1_17"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="3378" st_id="291" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:136 %add9_i1_17 = dadd i64 %add9_i1_16, i64 %mul6_i1_17

]]></Node>
<StgValue><ssdm name="add9_i1_17"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="3379" st_id="292" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:143 %add9_i1_18 = dadd i64 %add9_i1_17, i64 %mul6_i1_18

]]></Node>
<StgValue><ssdm name="add9_i1_18"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="3380" st_id="293" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:143 %add9_i1_18 = dadd i64 %add9_i1_17, i64 %mul6_i1_18

]]></Node>
<StgValue><ssdm name="add9_i1_18"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="3381" st_id="294" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:143 %add9_i1_18 = dadd i64 %add9_i1_17, i64 %mul6_i1_18

]]></Node>
<StgValue><ssdm name="add9_i1_18"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="3382" st_id="295" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:143 %add9_i1_18 = dadd i64 %add9_i1_17, i64 %mul6_i1_18

]]></Node>
<StgValue><ssdm name="add9_i1_18"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="3383" st_id="296" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:143 %add9_i1_18 = dadd i64 %add9_i1_17, i64 %mul6_i1_18

]]></Node>
<StgValue><ssdm name="add9_i1_18"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="3384" st_id="297" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:150 %add9_i1_19 = dadd i64 %add9_i1_18, i64 %mul6_i1_19

]]></Node>
<StgValue><ssdm name="add9_i1_19"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="3385" st_id="298" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:150 %add9_i1_19 = dadd i64 %add9_i1_18, i64 %mul6_i1_19

]]></Node>
<StgValue><ssdm name="add9_i1_19"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="3386" st_id="299" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:150 %add9_i1_19 = dadd i64 %add9_i1_18, i64 %mul6_i1_19

]]></Node>
<StgValue><ssdm name="add9_i1_19"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="3387" st_id="300" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:150 %add9_i1_19 = dadd i64 %add9_i1_18, i64 %mul6_i1_19

]]></Node>
<StgValue><ssdm name="add9_i1_19"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="3388" st_id="301" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:150 %add9_i1_19 = dadd i64 %add9_i1_18, i64 %mul6_i1_19

]]></Node>
<StgValue><ssdm name="add9_i1_19"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="3389" st_id="302" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:157 %add9_i1_20 = dadd i64 %add9_i1_19, i64 %mul6_i1_20

]]></Node>
<StgValue><ssdm name="add9_i1_20"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="3390" st_id="303" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:157 %add9_i1_20 = dadd i64 %add9_i1_19, i64 %mul6_i1_20

]]></Node>
<StgValue><ssdm name="add9_i1_20"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="3391" st_id="304" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:157 %add9_i1_20 = dadd i64 %add9_i1_19, i64 %mul6_i1_20

]]></Node>
<StgValue><ssdm name="add9_i1_20"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="3392" st_id="305" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:157 %add9_i1_20 = dadd i64 %add9_i1_19, i64 %mul6_i1_20

]]></Node>
<StgValue><ssdm name="add9_i1_20"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="3393" st_id="306" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:157 %add9_i1_20 = dadd i64 %add9_i1_19, i64 %mul6_i1_20

]]></Node>
<StgValue><ssdm name="add9_i1_20"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="3394" st_id="307" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:164 %add9_i1_21 = dadd i64 %add9_i1_20, i64 %mul6_i1_21

]]></Node>
<StgValue><ssdm name="add9_i1_21"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="3395" st_id="308" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:164 %add9_i1_21 = dadd i64 %add9_i1_20, i64 %mul6_i1_21

]]></Node>
<StgValue><ssdm name="add9_i1_21"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="3396" st_id="309" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:164 %add9_i1_21 = dadd i64 %add9_i1_20, i64 %mul6_i1_21

]]></Node>
<StgValue><ssdm name="add9_i1_21"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="3397" st_id="310" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:164 %add9_i1_21 = dadd i64 %add9_i1_20, i64 %mul6_i1_21

]]></Node>
<StgValue><ssdm name="add9_i1_21"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="3398" st_id="311" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:164 %add9_i1_21 = dadd i64 %add9_i1_20, i64 %mul6_i1_21

]]></Node>
<StgValue><ssdm name="add9_i1_21"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="3399" st_id="312" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:171 %add9_i1_22 = dadd i64 %add9_i1_21, i64 %mul6_i1_22

]]></Node>
<StgValue><ssdm name="add9_i1_22"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="3400" st_id="313" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:171 %add9_i1_22 = dadd i64 %add9_i1_21, i64 %mul6_i1_22

]]></Node>
<StgValue><ssdm name="add9_i1_22"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="3401" st_id="314" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:171 %add9_i1_22 = dadd i64 %add9_i1_21, i64 %mul6_i1_22

]]></Node>
<StgValue><ssdm name="add9_i1_22"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="3402" st_id="315" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:171 %add9_i1_22 = dadd i64 %add9_i1_21, i64 %mul6_i1_22

]]></Node>
<StgValue><ssdm name="add9_i1_22"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="3403" st_id="316" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:171 %add9_i1_22 = dadd i64 %add9_i1_21, i64 %mul6_i1_22

]]></Node>
<StgValue><ssdm name="add9_i1_22"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="3404" st_id="317" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:178 %add9_i1_23 = dadd i64 %add9_i1_22, i64 %mul6_i1_23

]]></Node>
<StgValue><ssdm name="add9_i1_23"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="3405" st_id="318" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:178 %add9_i1_23 = dadd i64 %add9_i1_22, i64 %mul6_i1_23

]]></Node>
<StgValue><ssdm name="add9_i1_23"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="3406" st_id="319" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:178 %add9_i1_23 = dadd i64 %add9_i1_22, i64 %mul6_i1_23

]]></Node>
<StgValue><ssdm name="add9_i1_23"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="3407" st_id="320" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:178 %add9_i1_23 = dadd i64 %add9_i1_22, i64 %mul6_i1_23

]]></Node>
<StgValue><ssdm name="add9_i1_23"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="3408" st_id="321" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:178 %add9_i1_23 = dadd i64 %add9_i1_22, i64 %mul6_i1_23

]]></Node>
<StgValue><ssdm name="add9_i1_23"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="3409" st_id="322" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:185 %add9_i1_24 = dadd i64 %add9_i1_23, i64 %mul6_i1_24

]]></Node>
<StgValue><ssdm name="add9_i1_24"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="3410" st_id="323" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:185 %add9_i1_24 = dadd i64 %add9_i1_23, i64 %mul6_i1_24

]]></Node>
<StgValue><ssdm name="add9_i1_24"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="3411" st_id="324" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:185 %add9_i1_24 = dadd i64 %add9_i1_23, i64 %mul6_i1_24

]]></Node>
<StgValue><ssdm name="add9_i1_24"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="3412" st_id="325" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:185 %add9_i1_24 = dadd i64 %add9_i1_23, i64 %mul6_i1_24

]]></Node>
<StgValue><ssdm name="add9_i1_24"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="3413" st_id="326" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:185 %add9_i1_24 = dadd i64 %add9_i1_23, i64 %mul6_i1_24

]]></Node>
<StgValue><ssdm name="add9_i1_24"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="3414" st_id="327" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:192 %add9_i1_25 = dadd i64 %add9_i1_24, i64 %mul6_i1_25

]]></Node>
<StgValue><ssdm name="add9_i1_25"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="3415" st_id="328" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:192 %add9_i1_25 = dadd i64 %add9_i1_24, i64 %mul6_i1_25

]]></Node>
<StgValue><ssdm name="add9_i1_25"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="3416" st_id="329" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:192 %add9_i1_25 = dadd i64 %add9_i1_24, i64 %mul6_i1_25

]]></Node>
<StgValue><ssdm name="add9_i1_25"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="3417" st_id="330" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:192 %add9_i1_25 = dadd i64 %add9_i1_24, i64 %mul6_i1_25

]]></Node>
<StgValue><ssdm name="add9_i1_25"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="3418" st_id="331" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:192 %add9_i1_25 = dadd i64 %add9_i1_24, i64 %mul6_i1_25

]]></Node>
<StgValue><ssdm name="add9_i1_25"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="3419" st_id="332" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:199 %add9_i1_26 = dadd i64 %add9_i1_25, i64 %mul6_i1_26

]]></Node>
<StgValue><ssdm name="add9_i1_26"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="3420" st_id="333" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:199 %add9_i1_26 = dadd i64 %add9_i1_25, i64 %mul6_i1_26

]]></Node>
<StgValue><ssdm name="add9_i1_26"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="3421" st_id="334" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:199 %add9_i1_26 = dadd i64 %add9_i1_25, i64 %mul6_i1_26

]]></Node>
<StgValue><ssdm name="add9_i1_26"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="3422" st_id="335" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:199 %add9_i1_26 = dadd i64 %add9_i1_25, i64 %mul6_i1_26

]]></Node>
<StgValue><ssdm name="add9_i1_26"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="3423" st_id="336" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:199 %add9_i1_26 = dadd i64 %add9_i1_25, i64 %mul6_i1_26

]]></Node>
<StgValue><ssdm name="add9_i1_26"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="3424" st_id="337" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:206 %add9_i1_27 = dadd i64 %add9_i1_26, i64 %mul6_i1_27

]]></Node>
<StgValue><ssdm name="add9_i1_27"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="3425" st_id="338" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:206 %add9_i1_27 = dadd i64 %add9_i1_26, i64 %mul6_i1_27

]]></Node>
<StgValue><ssdm name="add9_i1_27"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="3426" st_id="339" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:206 %add9_i1_27 = dadd i64 %add9_i1_26, i64 %mul6_i1_27

]]></Node>
<StgValue><ssdm name="add9_i1_27"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="3427" st_id="340" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:206 %add9_i1_27 = dadd i64 %add9_i1_26, i64 %mul6_i1_27

]]></Node>
<StgValue><ssdm name="add9_i1_27"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="3428" st_id="341" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:206 %add9_i1_27 = dadd i64 %add9_i1_26, i64 %mul6_i1_27

]]></Node>
<StgValue><ssdm name="add9_i1_27"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="3429" st_id="342" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:213 %add9_i1_28 = dadd i64 %add9_i1_27, i64 %mul6_i1_28

]]></Node>
<StgValue><ssdm name="add9_i1_28"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="3430" st_id="343" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:213 %add9_i1_28 = dadd i64 %add9_i1_27, i64 %mul6_i1_28

]]></Node>
<StgValue><ssdm name="add9_i1_28"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="3431" st_id="344" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:213 %add9_i1_28 = dadd i64 %add9_i1_27, i64 %mul6_i1_28

]]></Node>
<StgValue><ssdm name="add9_i1_28"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="3432" st_id="345" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:213 %add9_i1_28 = dadd i64 %add9_i1_27, i64 %mul6_i1_28

]]></Node>
<StgValue><ssdm name="add9_i1_28"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="3433" st_id="346" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:213 %add9_i1_28 = dadd i64 %add9_i1_27, i64 %mul6_i1_28

]]></Node>
<StgValue><ssdm name="add9_i1_28"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="3434" st_id="347" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:220 %add9_i1_29 = dadd i64 %add9_i1_28, i64 %mul6_i1_29

]]></Node>
<StgValue><ssdm name="add9_i1_29"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="3435" st_id="348" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:220 %add9_i1_29 = dadd i64 %add9_i1_28, i64 %mul6_i1_29

]]></Node>
<StgValue><ssdm name="add9_i1_29"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="3436" st_id="349" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:220 %add9_i1_29 = dadd i64 %add9_i1_28, i64 %mul6_i1_29

]]></Node>
<StgValue><ssdm name="add9_i1_29"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="3437" st_id="350" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:220 %add9_i1_29 = dadd i64 %add9_i1_28, i64 %mul6_i1_29

]]></Node>
<StgValue><ssdm name="add9_i1_29"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="3438" st_id="351" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:220 %add9_i1_29 = dadd i64 %add9_i1_28, i64 %mul6_i1_29

]]></Node>
<StgValue><ssdm name="add9_i1_29"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="3439" st_id="352" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:227 %add9_i1_30 = dadd i64 %add9_i1_29, i64 %mul6_i1_30

]]></Node>
<StgValue><ssdm name="add9_i1_30"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="3440" st_id="353" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:227 %add9_i1_30 = dadd i64 %add9_i1_29, i64 %mul6_i1_30

]]></Node>
<StgValue><ssdm name="add9_i1_30"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="3441" st_id="354" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:227 %add9_i1_30 = dadd i64 %add9_i1_29, i64 %mul6_i1_30

]]></Node>
<StgValue><ssdm name="add9_i1_30"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="3442" st_id="355" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:227 %add9_i1_30 = dadd i64 %add9_i1_29, i64 %mul6_i1_30

]]></Node>
<StgValue><ssdm name="add9_i1_30"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="3443" st_id="356" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:227 %add9_i1_30 = dadd i64 %add9_i1_29, i64 %mul6_i1_30

]]></Node>
<StgValue><ssdm name="add9_i1_30"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="3444" st_id="357" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:234 %add9_i1_31 = dadd i64 %add9_i1_30, i64 %mul6_i1_31

]]></Node>
<StgValue><ssdm name="add9_i1_31"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="3445" st_id="358" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:234 %add9_i1_31 = dadd i64 %add9_i1_30, i64 %mul6_i1_31

]]></Node>
<StgValue><ssdm name="add9_i1_31"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="3446" st_id="359" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:234 %add9_i1_31 = dadd i64 %add9_i1_30, i64 %mul6_i1_31

]]></Node>
<StgValue><ssdm name="add9_i1_31"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="3447" st_id="360" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:234 %add9_i1_31 = dadd i64 %add9_i1_30, i64 %mul6_i1_31

]]></Node>
<StgValue><ssdm name="add9_i1_31"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="3448" st_id="361" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:234 %add9_i1_31 = dadd i64 %add9_i1_30, i64 %mul6_i1_31

]]></Node>
<StgValue><ssdm name="add9_i1_31"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="3449" st_id="362" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:241 %add9_i1_32 = dadd i64 %add9_i1_31, i64 %mul6_i1_32

]]></Node>
<StgValue><ssdm name="add9_i1_32"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="3450" st_id="363" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:241 %add9_i1_32 = dadd i64 %add9_i1_31, i64 %mul6_i1_32

]]></Node>
<StgValue><ssdm name="add9_i1_32"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="3451" st_id="364" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:241 %add9_i1_32 = dadd i64 %add9_i1_31, i64 %mul6_i1_32

]]></Node>
<StgValue><ssdm name="add9_i1_32"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="3452" st_id="365" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:241 %add9_i1_32 = dadd i64 %add9_i1_31, i64 %mul6_i1_32

]]></Node>
<StgValue><ssdm name="add9_i1_32"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="3453" st_id="366" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:241 %add9_i1_32 = dadd i64 %add9_i1_31, i64 %mul6_i1_32

]]></Node>
<StgValue><ssdm name="add9_i1_32"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="3454" st_id="367" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:248 %add9_i1_33 = dadd i64 %add9_i1_32, i64 %mul6_i1_33

]]></Node>
<StgValue><ssdm name="add9_i1_33"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="3455" st_id="368" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:248 %add9_i1_33 = dadd i64 %add9_i1_32, i64 %mul6_i1_33

]]></Node>
<StgValue><ssdm name="add9_i1_33"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="3456" st_id="369" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:248 %add9_i1_33 = dadd i64 %add9_i1_32, i64 %mul6_i1_33

]]></Node>
<StgValue><ssdm name="add9_i1_33"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="3457" st_id="370" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:248 %add9_i1_33 = dadd i64 %add9_i1_32, i64 %mul6_i1_33

]]></Node>
<StgValue><ssdm name="add9_i1_33"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="3458" st_id="371" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:248 %add9_i1_33 = dadd i64 %add9_i1_32, i64 %mul6_i1_33

]]></Node>
<StgValue><ssdm name="add9_i1_33"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="3459" st_id="372" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:255 %add9_i1_34 = dadd i64 %add9_i1_33, i64 %mul6_i1_34

]]></Node>
<StgValue><ssdm name="add9_i1_34"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="3460" st_id="373" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:255 %add9_i1_34 = dadd i64 %add9_i1_33, i64 %mul6_i1_34

]]></Node>
<StgValue><ssdm name="add9_i1_34"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="3461" st_id="374" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:255 %add9_i1_34 = dadd i64 %add9_i1_33, i64 %mul6_i1_34

]]></Node>
<StgValue><ssdm name="add9_i1_34"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="3462" st_id="375" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:255 %add9_i1_34 = dadd i64 %add9_i1_33, i64 %mul6_i1_34

]]></Node>
<StgValue><ssdm name="add9_i1_34"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="3463" st_id="376" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:255 %add9_i1_34 = dadd i64 %add9_i1_33, i64 %mul6_i1_34

]]></Node>
<StgValue><ssdm name="add9_i1_34"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="3464" st_id="377" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:262 %add9_i1_35 = dadd i64 %add9_i1_34, i64 %mul6_i1_35

]]></Node>
<StgValue><ssdm name="add9_i1_35"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="3465" st_id="378" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:262 %add9_i1_35 = dadd i64 %add9_i1_34, i64 %mul6_i1_35

]]></Node>
<StgValue><ssdm name="add9_i1_35"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="3466" st_id="379" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:262 %add9_i1_35 = dadd i64 %add9_i1_34, i64 %mul6_i1_35

]]></Node>
<StgValue><ssdm name="add9_i1_35"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="3467" st_id="380" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:262 %add9_i1_35 = dadd i64 %add9_i1_34, i64 %mul6_i1_35

]]></Node>
<StgValue><ssdm name="add9_i1_35"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="3468" st_id="381" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:262 %add9_i1_35 = dadd i64 %add9_i1_34, i64 %mul6_i1_35

]]></Node>
<StgValue><ssdm name="add9_i1_35"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="3469" st_id="382" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:269 %add9_i1_36 = dadd i64 %add9_i1_35, i64 %mul6_i1_36

]]></Node>
<StgValue><ssdm name="add9_i1_36"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="3470" st_id="383" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:269 %add9_i1_36 = dadd i64 %add9_i1_35, i64 %mul6_i1_36

]]></Node>
<StgValue><ssdm name="add9_i1_36"/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="3471" st_id="384" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:269 %add9_i1_36 = dadd i64 %add9_i1_35, i64 %mul6_i1_36

]]></Node>
<StgValue><ssdm name="add9_i1_36"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="3472" st_id="385" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:269 %add9_i1_36 = dadd i64 %add9_i1_35, i64 %mul6_i1_36

]]></Node>
<StgValue><ssdm name="add9_i1_36"/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="3473" st_id="386" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:269 %add9_i1_36 = dadd i64 %add9_i1_35, i64 %mul6_i1_36

]]></Node>
<StgValue><ssdm name="add9_i1_36"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="3474" st_id="387" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:276 %add9_i1_37 = dadd i64 %add9_i1_36, i64 %mul6_i1_37

]]></Node>
<StgValue><ssdm name="add9_i1_37"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="3475" st_id="388" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:276 %add9_i1_37 = dadd i64 %add9_i1_36, i64 %mul6_i1_37

]]></Node>
<StgValue><ssdm name="add9_i1_37"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="3476" st_id="389" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:276 %add9_i1_37 = dadd i64 %add9_i1_36, i64 %mul6_i1_37

]]></Node>
<StgValue><ssdm name="add9_i1_37"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="3477" st_id="390" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:276 %add9_i1_37 = dadd i64 %add9_i1_36, i64 %mul6_i1_37

]]></Node>
<StgValue><ssdm name="add9_i1_37"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="3478" st_id="391" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:276 %add9_i1_37 = dadd i64 %add9_i1_36, i64 %mul6_i1_37

]]></Node>
<StgValue><ssdm name="add9_i1_37"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="3479" st_id="392" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:283 %add9_i1_38 = dadd i64 %add9_i1_37, i64 %mul6_i1_38

]]></Node>
<StgValue><ssdm name="add9_i1_38"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="3480" st_id="393" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:283 %add9_i1_38 = dadd i64 %add9_i1_37, i64 %mul6_i1_38

]]></Node>
<StgValue><ssdm name="add9_i1_38"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="3481" st_id="394" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:283 %add9_i1_38 = dadd i64 %add9_i1_37, i64 %mul6_i1_38

]]></Node>
<StgValue><ssdm name="add9_i1_38"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="3482" st_id="395" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:283 %add9_i1_38 = dadd i64 %add9_i1_37, i64 %mul6_i1_38

]]></Node>
<StgValue><ssdm name="add9_i1_38"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="3483" st_id="396" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:283 %add9_i1_38 = dadd i64 %add9_i1_37, i64 %mul6_i1_38

]]></Node>
<StgValue><ssdm name="add9_i1_38"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="3484" st_id="397" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:290 %add9_i1_39 = dadd i64 %add9_i1_38, i64 %mul6_i1_39

]]></Node>
<StgValue><ssdm name="add9_i1_39"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="3485" st_id="398" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:290 %add9_i1_39 = dadd i64 %add9_i1_38, i64 %mul6_i1_39

]]></Node>
<StgValue><ssdm name="add9_i1_39"/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="3486" st_id="399" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:290 %add9_i1_39 = dadd i64 %add9_i1_38, i64 %mul6_i1_39

]]></Node>
<StgValue><ssdm name="add9_i1_39"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="3487" st_id="400" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:290 %add9_i1_39 = dadd i64 %add9_i1_38, i64 %mul6_i1_39

]]></Node>
<StgValue><ssdm name="add9_i1_39"/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="3488" st_id="401" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:290 %add9_i1_39 = dadd i64 %add9_i1_38, i64 %mul6_i1_39

]]></Node>
<StgValue><ssdm name="add9_i1_39"/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="3489" st_id="402" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:297 %add9_i1_40 = dadd i64 %add9_i1_39, i64 %mul6_i1_40

]]></Node>
<StgValue><ssdm name="add9_i1_40"/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="3490" st_id="403" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:297 %add9_i1_40 = dadd i64 %add9_i1_39, i64 %mul6_i1_40

]]></Node>
<StgValue><ssdm name="add9_i1_40"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="3491" st_id="404" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:297 %add9_i1_40 = dadd i64 %add9_i1_39, i64 %mul6_i1_40

]]></Node>
<StgValue><ssdm name="add9_i1_40"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="3492" st_id="405" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:297 %add9_i1_40 = dadd i64 %add9_i1_39, i64 %mul6_i1_40

]]></Node>
<StgValue><ssdm name="add9_i1_40"/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="3493" st_id="406" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:297 %add9_i1_40 = dadd i64 %add9_i1_39, i64 %mul6_i1_40

]]></Node>
<StgValue><ssdm name="add9_i1_40"/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="3494" st_id="407" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:304 %add9_i1_41 = dadd i64 %add9_i1_40, i64 %mul6_i1_41

]]></Node>
<StgValue><ssdm name="add9_i1_41"/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="3495" st_id="408" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:304 %add9_i1_41 = dadd i64 %add9_i1_40, i64 %mul6_i1_41

]]></Node>
<StgValue><ssdm name="add9_i1_41"/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="3496" st_id="409" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:304 %add9_i1_41 = dadd i64 %add9_i1_40, i64 %mul6_i1_41

]]></Node>
<StgValue><ssdm name="add9_i1_41"/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="3497" st_id="410" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:304 %add9_i1_41 = dadd i64 %add9_i1_40, i64 %mul6_i1_41

]]></Node>
<StgValue><ssdm name="add9_i1_41"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="3498" st_id="411" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:304 %add9_i1_41 = dadd i64 %add9_i1_40, i64 %mul6_i1_41

]]></Node>
<StgValue><ssdm name="add9_i1_41"/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="3499" st_id="412" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:311 %add9_i1_42 = dadd i64 %add9_i1_41, i64 %mul6_i1_42

]]></Node>
<StgValue><ssdm name="add9_i1_42"/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="3500" st_id="413" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:311 %add9_i1_42 = dadd i64 %add9_i1_41, i64 %mul6_i1_42

]]></Node>
<StgValue><ssdm name="add9_i1_42"/></StgValue>
</operation>
</state>

<state id="414" st_id="414">

<operation id="3501" st_id="414" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:311 %add9_i1_42 = dadd i64 %add9_i1_41, i64 %mul6_i1_42

]]></Node>
<StgValue><ssdm name="add9_i1_42"/></StgValue>
</operation>
</state>

<state id="415" st_id="415">

<operation id="3502" st_id="415" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:311 %add9_i1_42 = dadd i64 %add9_i1_41, i64 %mul6_i1_42

]]></Node>
<StgValue><ssdm name="add9_i1_42"/></StgValue>
</operation>
</state>

<state id="416" st_id="416">

<operation id="3503" st_id="416" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:311 %add9_i1_42 = dadd i64 %add9_i1_41, i64 %mul6_i1_42

]]></Node>
<StgValue><ssdm name="add9_i1_42"/></StgValue>
</operation>
</state>

<state id="417" st_id="417">

<operation id="3504" st_id="417" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:318 %add9_i1_43 = dadd i64 %add9_i1_42, i64 %mul6_i1_43

]]></Node>
<StgValue><ssdm name="add9_i1_43"/></StgValue>
</operation>
</state>

<state id="418" st_id="418">

<operation id="3505" st_id="418" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:318 %add9_i1_43 = dadd i64 %add9_i1_42, i64 %mul6_i1_43

]]></Node>
<StgValue><ssdm name="add9_i1_43"/></StgValue>
</operation>
</state>

<state id="419" st_id="419">

<operation id="3506" st_id="419" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:318 %add9_i1_43 = dadd i64 %add9_i1_42, i64 %mul6_i1_43

]]></Node>
<StgValue><ssdm name="add9_i1_43"/></StgValue>
</operation>
</state>

<state id="420" st_id="420">

<operation id="3507" st_id="420" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:318 %add9_i1_43 = dadd i64 %add9_i1_42, i64 %mul6_i1_43

]]></Node>
<StgValue><ssdm name="add9_i1_43"/></StgValue>
</operation>
</state>

<state id="421" st_id="421">

<operation id="3508" st_id="421" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:318 %add9_i1_43 = dadd i64 %add9_i1_42, i64 %mul6_i1_43

]]></Node>
<StgValue><ssdm name="add9_i1_43"/></StgValue>
</operation>
</state>

<state id="422" st_id="422">

<operation id="3509" st_id="422" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:325 %add9_i1_44 = dadd i64 %add9_i1_43, i64 %mul6_i1_44

]]></Node>
<StgValue><ssdm name="add9_i1_44"/></StgValue>
</operation>
</state>

<state id="423" st_id="423">

<operation id="3510" st_id="423" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:325 %add9_i1_44 = dadd i64 %add9_i1_43, i64 %mul6_i1_44

]]></Node>
<StgValue><ssdm name="add9_i1_44"/></StgValue>
</operation>
</state>

<state id="424" st_id="424">

<operation id="3511" st_id="424" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:325 %add9_i1_44 = dadd i64 %add9_i1_43, i64 %mul6_i1_44

]]></Node>
<StgValue><ssdm name="add9_i1_44"/></StgValue>
</operation>
</state>

<state id="425" st_id="425">

<operation id="3512" st_id="425" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:325 %add9_i1_44 = dadd i64 %add9_i1_43, i64 %mul6_i1_44

]]></Node>
<StgValue><ssdm name="add9_i1_44"/></StgValue>
</operation>
</state>

<state id="426" st_id="426">

<operation id="3513" st_id="426" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:325 %add9_i1_44 = dadd i64 %add9_i1_43, i64 %mul6_i1_44

]]></Node>
<StgValue><ssdm name="add9_i1_44"/></StgValue>
</operation>
</state>

<state id="427" st_id="427">

<operation id="3514" st_id="427" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:332 %add9_i1_45 = dadd i64 %add9_i1_44, i64 %mul6_i1_45

]]></Node>
<StgValue><ssdm name="add9_i1_45"/></StgValue>
</operation>
</state>

<state id="428" st_id="428">

<operation id="3515" st_id="428" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:332 %add9_i1_45 = dadd i64 %add9_i1_44, i64 %mul6_i1_45

]]></Node>
<StgValue><ssdm name="add9_i1_45"/></StgValue>
</operation>
</state>

<state id="429" st_id="429">

<operation id="3516" st_id="429" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:332 %add9_i1_45 = dadd i64 %add9_i1_44, i64 %mul6_i1_45

]]></Node>
<StgValue><ssdm name="add9_i1_45"/></StgValue>
</operation>
</state>

<state id="430" st_id="430">

<operation id="3517" st_id="430" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:332 %add9_i1_45 = dadd i64 %add9_i1_44, i64 %mul6_i1_45

]]></Node>
<StgValue><ssdm name="add9_i1_45"/></StgValue>
</operation>
</state>

<state id="431" st_id="431">

<operation id="3518" st_id="431" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:332 %add9_i1_45 = dadd i64 %add9_i1_44, i64 %mul6_i1_45

]]></Node>
<StgValue><ssdm name="add9_i1_45"/></StgValue>
</operation>
</state>

<state id="432" st_id="432">

<operation id="3519" st_id="432" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:339 %add9_i1_46 = dadd i64 %add9_i1_45, i64 %mul6_i1_46

]]></Node>
<StgValue><ssdm name="add9_i1_46"/></StgValue>
</operation>
</state>

<state id="433" st_id="433">

<operation id="3520" st_id="433" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:339 %add9_i1_46 = dadd i64 %add9_i1_45, i64 %mul6_i1_46

]]></Node>
<StgValue><ssdm name="add9_i1_46"/></StgValue>
</operation>
</state>

<state id="434" st_id="434">

<operation id="3521" st_id="434" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:339 %add9_i1_46 = dadd i64 %add9_i1_45, i64 %mul6_i1_46

]]></Node>
<StgValue><ssdm name="add9_i1_46"/></StgValue>
</operation>
</state>

<state id="435" st_id="435">

<operation id="3522" st_id="435" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:339 %add9_i1_46 = dadd i64 %add9_i1_45, i64 %mul6_i1_46

]]></Node>
<StgValue><ssdm name="add9_i1_46"/></StgValue>
</operation>
</state>

<state id="436" st_id="436">

<operation id="3523" st_id="436" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:339 %add9_i1_46 = dadd i64 %add9_i1_45, i64 %mul6_i1_46

]]></Node>
<StgValue><ssdm name="add9_i1_46"/></StgValue>
</operation>
</state>

<state id="437" st_id="437">

<operation id="3524" st_id="437" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:346 %add9_i1_47 = dadd i64 %add9_i1_46, i64 %mul6_i1_47

]]></Node>
<StgValue><ssdm name="add9_i1_47"/></StgValue>
</operation>
</state>

<state id="438" st_id="438">

<operation id="3525" st_id="438" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:346 %add9_i1_47 = dadd i64 %add9_i1_46, i64 %mul6_i1_47

]]></Node>
<StgValue><ssdm name="add9_i1_47"/></StgValue>
</operation>
</state>

<state id="439" st_id="439">

<operation id="3526" st_id="439" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:346 %add9_i1_47 = dadd i64 %add9_i1_46, i64 %mul6_i1_47

]]></Node>
<StgValue><ssdm name="add9_i1_47"/></StgValue>
</operation>
</state>

<state id="440" st_id="440">

<operation id="3527" st_id="440" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:346 %add9_i1_47 = dadd i64 %add9_i1_46, i64 %mul6_i1_47

]]></Node>
<StgValue><ssdm name="add9_i1_47"/></StgValue>
</operation>
</state>

<state id="441" st_id="441">

<operation id="3528" st_id="441" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:346 %add9_i1_47 = dadd i64 %add9_i1_46, i64 %mul6_i1_47

]]></Node>
<StgValue><ssdm name="add9_i1_47"/></StgValue>
</operation>
</state>

<state id="442" st_id="442">

<operation id="3529" st_id="442" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:353 %add9_i1_48 = dadd i64 %add9_i1_47, i64 %mul6_i1_48

]]></Node>
<StgValue><ssdm name="add9_i1_48"/></StgValue>
</operation>
</state>

<state id="443" st_id="443">

<operation id="3530" st_id="443" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:353 %add9_i1_48 = dadd i64 %add9_i1_47, i64 %mul6_i1_48

]]></Node>
<StgValue><ssdm name="add9_i1_48"/></StgValue>
</operation>
</state>

<state id="444" st_id="444">

<operation id="3531" st_id="444" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:353 %add9_i1_48 = dadd i64 %add9_i1_47, i64 %mul6_i1_48

]]></Node>
<StgValue><ssdm name="add9_i1_48"/></StgValue>
</operation>
</state>

<state id="445" st_id="445">

<operation id="3532" st_id="445" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:353 %add9_i1_48 = dadd i64 %add9_i1_47, i64 %mul6_i1_48

]]></Node>
<StgValue><ssdm name="add9_i1_48"/></StgValue>
</operation>
</state>

<state id="446" st_id="446">

<operation id="3533" st_id="446" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:353 %add9_i1_48 = dadd i64 %add9_i1_47, i64 %mul6_i1_48

]]></Node>
<StgValue><ssdm name="add9_i1_48"/></StgValue>
</operation>
</state>

<state id="447" st_id="447">

<operation id="3534" st_id="447" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:360 %add9_i1_49 = dadd i64 %add9_i1_48, i64 %mul6_i1_49

]]></Node>
<StgValue><ssdm name="add9_i1_49"/></StgValue>
</operation>
</state>

<state id="448" st_id="448">

<operation id="3535" st_id="448" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:360 %add9_i1_49 = dadd i64 %add9_i1_48, i64 %mul6_i1_49

]]></Node>
<StgValue><ssdm name="add9_i1_49"/></StgValue>
</operation>
</state>

<state id="449" st_id="449">

<operation id="3536" st_id="449" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:360 %add9_i1_49 = dadd i64 %add9_i1_48, i64 %mul6_i1_49

]]></Node>
<StgValue><ssdm name="add9_i1_49"/></StgValue>
</operation>
</state>

<state id="450" st_id="450">

<operation id="3537" st_id="450" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:360 %add9_i1_49 = dadd i64 %add9_i1_48, i64 %mul6_i1_49

]]></Node>
<StgValue><ssdm name="add9_i1_49"/></StgValue>
</operation>
</state>

<state id="451" st_id="451">

<operation id="3538" st_id="451" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:360 %add9_i1_49 = dadd i64 %add9_i1_48, i64 %mul6_i1_49

]]></Node>
<StgValue><ssdm name="add9_i1_49"/></StgValue>
</operation>
</state>

<state id="452" st_id="452">

<operation id="3539" st_id="452" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:367 %add9_i1_50 = dadd i64 %add9_i1_49, i64 %mul6_i1_50

]]></Node>
<StgValue><ssdm name="add9_i1_50"/></StgValue>
</operation>
</state>

<state id="453" st_id="453">

<operation id="3540" st_id="453" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:367 %add9_i1_50 = dadd i64 %add9_i1_49, i64 %mul6_i1_50

]]></Node>
<StgValue><ssdm name="add9_i1_50"/></StgValue>
</operation>
</state>

<state id="454" st_id="454">

<operation id="3541" st_id="454" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:367 %add9_i1_50 = dadd i64 %add9_i1_49, i64 %mul6_i1_50

]]></Node>
<StgValue><ssdm name="add9_i1_50"/></StgValue>
</operation>
</state>

<state id="455" st_id="455">

<operation id="3542" st_id="455" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:367 %add9_i1_50 = dadd i64 %add9_i1_49, i64 %mul6_i1_50

]]></Node>
<StgValue><ssdm name="add9_i1_50"/></StgValue>
</operation>
</state>

<state id="456" st_id="456">

<operation id="3543" st_id="456" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:367 %add9_i1_50 = dadd i64 %add9_i1_49, i64 %mul6_i1_50

]]></Node>
<StgValue><ssdm name="add9_i1_50"/></StgValue>
</operation>
</state>

<state id="457" st_id="457">

<operation id="3544" st_id="457" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:374 %add9_i1_51 = dadd i64 %add9_i1_50, i64 %mul6_i1_51

]]></Node>
<StgValue><ssdm name="add9_i1_51"/></StgValue>
</operation>
</state>

<state id="458" st_id="458">

<operation id="3545" st_id="458" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:374 %add9_i1_51 = dadd i64 %add9_i1_50, i64 %mul6_i1_51

]]></Node>
<StgValue><ssdm name="add9_i1_51"/></StgValue>
</operation>
</state>

<state id="459" st_id="459">

<operation id="3546" st_id="459" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:374 %add9_i1_51 = dadd i64 %add9_i1_50, i64 %mul6_i1_51

]]></Node>
<StgValue><ssdm name="add9_i1_51"/></StgValue>
</operation>
</state>

<state id="460" st_id="460">

<operation id="3547" st_id="460" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:374 %add9_i1_51 = dadd i64 %add9_i1_50, i64 %mul6_i1_51

]]></Node>
<StgValue><ssdm name="add9_i1_51"/></StgValue>
</operation>
</state>

<state id="461" st_id="461">

<operation id="3548" st_id="461" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:374 %add9_i1_51 = dadd i64 %add9_i1_50, i64 %mul6_i1_51

]]></Node>
<StgValue><ssdm name="add9_i1_51"/></StgValue>
</operation>
</state>

<state id="462" st_id="462">

<operation id="3549" st_id="462" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:381 %add9_i1_52 = dadd i64 %add9_i1_51, i64 %mul6_i1_52

]]></Node>
<StgValue><ssdm name="add9_i1_52"/></StgValue>
</operation>
</state>

<state id="463" st_id="463">

<operation id="3550" st_id="463" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:381 %add9_i1_52 = dadd i64 %add9_i1_51, i64 %mul6_i1_52

]]></Node>
<StgValue><ssdm name="add9_i1_52"/></StgValue>
</operation>
</state>

<state id="464" st_id="464">

<operation id="3551" st_id="464" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:381 %add9_i1_52 = dadd i64 %add9_i1_51, i64 %mul6_i1_52

]]></Node>
<StgValue><ssdm name="add9_i1_52"/></StgValue>
</operation>
</state>

<state id="465" st_id="465">

<operation id="3552" st_id="465" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:381 %add9_i1_52 = dadd i64 %add9_i1_51, i64 %mul6_i1_52

]]></Node>
<StgValue><ssdm name="add9_i1_52"/></StgValue>
</operation>
</state>

<state id="466" st_id="466">

<operation id="3553" st_id="466" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:381 %add9_i1_52 = dadd i64 %add9_i1_51, i64 %mul6_i1_52

]]></Node>
<StgValue><ssdm name="add9_i1_52"/></StgValue>
</operation>
</state>

<state id="467" st_id="467">

<operation id="3554" st_id="467" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:388 %add9_i1_53 = dadd i64 %add9_i1_52, i64 %mul6_i1_53

]]></Node>
<StgValue><ssdm name="add9_i1_53"/></StgValue>
</operation>
</state>

<state id="468" st_id="468">

<operation id="3555" st_id="468" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:388 %add9_i1_53 = dadd i64 %add9_i1_52, i64 %mul6_i1_53

]]></Node>
<StgValue><ssdm name="add9_i1_53"/></StgValue>
</operation>
</state>

<state id="469" st_id="469">

<operation id="3556" st_id="469" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:388 %add9_i1_53 = dadd i64 %add9_i1_52, i64 %mul6_i1_53

]]></Node>
<StgValue><ssdm name="add9_i1_53"/></StgValue>
</operation>
</state>

<state id="470" st_id="470">

<operation id="3557" st_id="470" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:388 %add9_i1_53 = dadd i64 %add9_i1_52, i64 %mul6_i1_53

]]></Node>
<StgValue><ssdm name="add9_i1_53"/></StgValue>
</operation>
</state>

<state id="471" st_id="471">

<operation id="3558" st_id="471" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:388 %add9_i1_53 = dadd i64 %add9_i1_52, i64 %mul6_i1_53

]]></Node>
<StgValue><ssdm name="add9_i1_53"/></StgValue>
</operation>
</state>

<state id="472" st_id="472">

<operation id="3559" st_id="472" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:395 %add9_i1_54 = dadd i64 %add9_i1_53, i64 %mul6_i1_54

]]></Node>
<StgValue><ssdm name="add9_i1_54"/></StgValue>
</operation>
</state>

<state id="473" st_id="473">

<operation id="3560" st_id="473" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:395 %add9_i1_54 = dadd i64 %add9_i1_53, i64 %mul6_i1_54

]]></Node>
<StgValue><ssdm name="add9_i1_54"/></StgValue>
</operation>
</state>

<state id="474" st_id="474">

<operation id="3561" st_id="474" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:395 %add9_i1_54 = dadd i64 %add9_i1_53, i64 %mul6_i1_54

]]></Node>
<StgValue><ssdm name="add9_i1_54"/></StgValue>
</operation>
</state>

<state id="475" st_id="475">

<operation id="3562" st_id="475" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:395 %add9_i1_54 = dadd i64 %add9_i1_53, i64 %mul6_i1_54

]]></Node>
<StgValue><ssdm name="add9_i1_54"/></StgValue>
</operation>
</state>

<state id="476" st_id="476">

<operation id="3563" st_id="476" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:395 %add9_i1_54 = dadd i64 %add9_i1_53, i64 %mul6_i1_54

]]></Node>
<StgValue><ssdm name="add9_i1_54"/></StgValue>
</operation>
</state>

<state id="477" st_id="477">

<operation id="3564" st_id="477" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:402 %add9_i1_55 = dadd i64 %add9_i1_54, i64 %mul6_i1_55

]]></Node>
<StgValue><ssdm name="add9_i1_55"/></StgValue>
</operation>
</state>

<state id="478" st_id="478">

<operation id="3565" st_id="478" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:402 %add9_i1_55 = dadd i64 %add9_i1_54, i64 %mul6_i1_55

]]></Node>
<StgValue><ssdm name="add9_i1_55"/></StgValue>
</operation>
</state>

<state id="479" st_id="479">

<operation id="3566" st_id="479" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:402 %add9_i1_55 = dadd i64 %add9_i1_54, i64 %mul6_i1_55

]]></Node>
<StgValue><ssdm name="add9_i1_55"/></StgValue>
</operation>
</state>

<state id="480" st_id="480">

<operation id="3567" st_id="480" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:402 %add9_i1_55 = dadd i64 %add9_i1_54, i64 %mul6_i1_55

]]></Node>
<StgValue><ssdm name="add9_i1_55"/></StgValue>
</operation>
</state>

<state id="481" st_id="481">

<operation id="3568" st_id="481" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:402 %add9_i1_55 = dadd i64 %add9_i1_54, i64 %mul6_i1_55

]]></Node>
<StgValue><ssdm name="add9_i1_55"/></StgValue>
</operation>
</state>

<state id="482" st_id="482">

<operation id="3569" st_id="482" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:409 %add9_i1_56 = dadd i64 %add9_i1_55, i64 %mul6_i1_56

]]></Node>
<StgValue><ssdm name="add9_i1_56"/></StgValue>
</operation>
</state>

<state id="483" st_id="483">

<operation id="3570" st_id="483" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:409 %add9_i1_56 = dadd i64 %add9_i1_55, i64 %mul6_i1_56

]]></Node>
<StgValue><ssdm name="add9_i1_56"/></StgValue>
</operation>
</state>

<state id="484" st_id="484">

<operation id="3571" st_id="484" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:409 %add9_i1_56 = dadd i64 %add9_i1_55, i64 %mul6_i1_56

]]></Node>
<StgValue><ssdm name="add9_i1_56"/></StgValue>
</operation>
</state>

<state id="485" st_id="485">

<operation id="3572" st_id="485" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:409 %add9_i1_56 = dadd i64 %add9_i1_55, i64 %mul6_i1_56

]]></Node>
<StgValue><ssdm name="add9_i1_56"/></StgValue>
</operation>
</state>

<state id="486" st_id="486">

<operation id="3573" st_id="486" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:409 %add9_i1_56 = dadd i64 %add9_i1_55, i64 %mul6_i1_56

]]></Node>
<StgValue><ssdm name="add9_i1_56"/></StgValue>
</operation>
</state>

<state id="487" st_id="487">

<operation id="3574" st_id="487" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:416 %add9_i1_57 = dadd i64 %add9_i1_56, i64 %mul6_i1_57

]]></Node>
<StgValue><ssdm name="add9_i1_57"/></StgValue>
</operation>
</state>

<state id="488" st_id="488">

<operation id="3575" st_id="488" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:416 %add9_i1_57 = dadd i64 %add9_i1_56, i64 %mul6_i1_57

]]></Node>
<StgValue><ssdm name="add9_i1_57"/></StgValue>
</operation>
</state>

<state id="489" st_id="489">

<operation id="3576" st_id="489" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:416 %add9_i1_57 = dadd i64 %add9_i1_56, i64 %mul6_i1_57

]]></Node>
<StgValue><ssdm name="add9_i1_57"/></StgValue>
</operation>
</state>

<state id="490" st_id="490">

<operation id="3577" st_id="490" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:416 %add9_i1_57 = dadd i64 %add9_i1_56, i64 %mul6_i1_57

]]></Node>
<StgValue><ssdm name="add9_i1_57"/></StgValue>
</operation>
</state>

<state id="491" st_id="491">

<operation id="3578" st_id="491" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:416 %add9_i1_57 = dadd i64 %add9_i1_56, i64 %mul6_i1_57

]]></Node>
<StgValue><ssdm name="add9_i1_57"/></StgValue>
</operation>
</state>

<state id="492" st_id="492">

<operation id="3579" st_id="492" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:423 %add9_i1_58 = dadd i64 %add9_i1_57, i64 %mul6_i1_58

]]></Node>
<StgValue><ssdm name="add9_i1_58"/></StgValue>
</operation>
</state>

<state id="493" st_id="493">

<operation id="3580" st_id="493" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:423 %add9_i1_58 = dadd i64 %add9_i1_57, i64 %mul6_i1_58

]]></Node>
<StgValue><ssdm name="add9_i1_58"/></StgValue>
</operation>
</state>

<state id="494" st_id="494">

<operation id="3581" st_id="494" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:423 %add9_i1_58 = dadd i64 %add9_i1_57, i64 %mul6_i1_58

]]></Node>
<StgValue><ssdm name="add9_i1_58"/></StgValue>
</operation>
</state>

<state id="495" st_id="495">

<operation id="3582" st_id="495" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:423 %add9_i1_58 = dadd i64 %add9_i1_57, i64 %mul6_i1_58

]]></Node>
<StgValue><ssdm name="add9_i1_58"/></StgValue>
</operation>
</state>

<state id="496" st_id="496">

<operation id="3583" st_id="496" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:423 %add9_i1_58 = dadd i64 %add9_i1_57, i64 %mul6_i1_58

]]></Node>
<StgValue><ssdm name="add9_i1_58"/></StgValue>
</operation>
</state>

<state id="497" st_id="497">

<operation id="3584" st_id="497" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:430 %add9_i1_59 = dadd i64 %add9_i1_58, i64 %mul6_i1_59

]]></Node>
<StgValue><ssdm name="add9_i1_59"/></StgValue>
</operation>
</state>

<state id="498" st_id="498">

<operation id="3585" st_id="498" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:430 %add9_i1_59 = dadd i64 %add9_i1_58, i64 %mul6_i1_59

]]></Node>
<StgValue><ssdm name="add9_i1_59"/></StgValue>
</operation>
</state>

<state id="499" st_id="499">

<operation id="3586" st_id="499" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:430 %add9_i1_59 = dadd i64 %add9_i1_58, i64 %mul6_i1_59

]]></Node>
<StgValue><ssdm name="add9_i1_59"/></StgValue>
</operation>
</state>

<state id="500" st_id="500">

<operation id="3587" st_id="500" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:430 %add9_i1_59 = dadd i64 %add9_i1_58, i64 %mul6_i1_59

]]></Node>
<StgValue><ssdm name="add9_i1_59"/></StgValue>
</operation>
</state>

<state id="501" st_id="501">

<operation id="3588" st_id="501" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:430 %add9_i1_59 = dadd i64 %add9_i1_58, i64 %mul6_i1_59

]]></Node>
<StgValue><ssdm name="add9_i1_59"/></StgValue>
</operation>
</state>

<state id="502" st_id="502">

<operation id="3589" st_id="502" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:437 %add9_i1_60 = dadd i64 %add9_i1_59, i64 %mul6_i1_60

]]></Node>
<StgValue><ssdm name="add9_i1_60"/></StgValue>
</operation>
</state>

<state id="503" st_id="503">

<operation id="3590" st_id="503" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:437 %add9_i1_60 = dadd i64 %add9_i1_59, i64 %mul6_i1_60

]]></Node>
<StgValue><ssdm name="add9_i1_60"/></StgValue>
</operation>
</state>

<state id="504" st_id="504">

<operation id="3591" st_id="504" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:437 %add9_i1_60 = dadd i64 %add9_i1_59, i64 %mul6_i1_60

]]></Node>
<StgValue><ssdm name="add9_i1_60"/></StgValue>
</operation>
</state>

<state id="505" st_id="505">

<operation id="3592" st_id="505" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:437 %add9_i1_60 = dadd i64 %add9_i1_59, i64 %mul6_i1_60

]]></Node>
<StgValue><ssdm name="add9_i1_60"/></StgValue>
</operation>
</state>

<state id="506" st_id="506">

<operation id="3593" st_id="506" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:437 %add9_i1_60 = dadd i64 %add9_i1_59, i64 %mul6_i1_60

]]></Node>
<StgValue><ssdm name="add9_i1_60"/></StgValue>
</operation>
</state>

<state id="507" st_id="507">

<operation id="3594" st_id="507" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:444 %add9_i1_61 = dadd i64 %add9_i1_60, i64 %mul6_i1_61

]]></Node>
<StgValue><ssdm name="add9_i1_61"/></StgValue>
</operation>
</state>

<state id="508" st_id="508">

<operation id="3595" st_id="508" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:444 %add9_i1_61 = dadd i64 %add9_i1_60, i64 %mul6_i1_61

]]></Node>
<StgValue><ssdm name="add9_i1_61"/></StgValue>
</operation>
</state>

<state id="509" st_id="509">

<operation id="3596" st_id="509" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:444 %add9_i1_61 = dadd i64 %add9_i1_60, i64 %mul6_i1_61

]]></Node>
<StgValue><ssdm name="add9_i1_61"/></StgValue>
</operation>
</state>

<state id="510" st_id="510">

<operation id="3597" st_id="510" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:444 %add9_i1_61 = dadd i64 %add9_i1_60, i64 %mul6_i1_61

]]></Node>
<StgValue><ssdm name="add9_i1_61"/></StgValue>
</operation>
</state>

<state id="511" st_id="511">

<operation id="3598" st_id="511" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:444 %add9_i1_61 = dadd i64 %add9_i1_60, i64 %mul6_i1_61

]]></Node>
<StgValue><ssdm name="add9_i1_61"/></StgValue>
</operation>
</state>

<state id="512" st_id="512">

<operation id="3599" st_id="512" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:451 %add9_i1_62 = dadd i64 %add9_i1_61, i64 %mul6_i1_62

]]></Node>
<StgValue><ssdm name="add9_i1_62"/></StgValue>
</operation>
</state>

<state id="513" st_id="513">

<operation id="3600" st_id="513" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:451 %add9_i1_62 = dadd i64 %add9_i1_61, i64 %mul6_i1_62

]]></Node>
<StgValue><ssdm name="add9_i1_62"/></StgValue>
</operation>
</state>

<state id="514" st_id="514">

<operation id="3601" st_id="514" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:451 %add9_i1_62 = dadd i64 %add9_i1_61, i64 %mul6_i1_62

]]></Node>
<StgValue><ssdm name="add9_i1_62"/></StgValue>
</operation>
</state>

<state id="515" st_id="515">

<operation id="3602" st_id="515" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:451 %add9_i1_62 = dadd i64 %add9_i1_61, i64 %mul6_i1_62

]]></Node>
<StgValue><ssdm name="add9_i1_62"/></StgValue>
</operation>
</state>

<state id="516" st_id="516">

<operation id="3603" st_id="516" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split12:451 %add9_i1_62 = dadd i64 %add9_i1_61, i64 %mul6_i1_62

]]></Node>
<StgValue><ssdm name="add9_i1_62"/></StgValue>
</operation>
</state>

<state id="517" st_id="517">

<operation id="3604" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="7">
<![CDATA[
.split12:0 %i_14_cast36 = zext i7 %i_14

]]></Node>
<StgValue><ssdm name="i_14_cast36"/></StgValue>
</operation>

<operation id="3605" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split12:1 %specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln51"/></StgValue>
</operation>

<operation id="3606" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:2 %activations2_addr_1 = getelementptr i64 %activations2, i64 0, i64 %i_14_cast36

]]></Node>
<StgValue><ssdm name="activations2_addr_1"/></StgValue>
</operation>

<operation id="3607" st_id="517" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
.split12:452 %store_ln55 = store i64 %add9_i1_62, i6 %activations2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="3608" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="0">
<![CDATA[
.split12:453 %br_ln0 = br void %RELU.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="518" st_id="518">

<operation id="3609" st_id="518" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="519" st_id="519">

<operation id="3610" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader2:0 %i_15 = phi i7 %add_ln28_1, void %.split14, i7 0, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="3611" st_id="519" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:1 %add_ln28_1 = add i7 %i_15, i7 1

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="3612" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3613" st_id="519" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:3 %icmp_ln28_1 = icmp_eq  i7 %i_15, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln28_1"/></StgValue>
</operation>

<operation id="3614" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:4 %empty_77 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="3615" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:5 %br_ln28 = br i1 %icmp_ln28_1, void %.split14, void %matrix_vector_product_with_bias_second_layer.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="3616" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="7">
<![CDATA[
.split14:0 %i_15_cast = zext i7 %i_15

]]></Node>
<StgValue><ssdm name="i_15_cast"/></StgValue>
</operation>

<operation id="3617" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:2 %activations2_addr_2 = getelementptr i64 %activations2, i64 0, i64 %i_15_cast

]]></Node>
<StgValue><ssdm name="activations2_addr_2"/></StgValue>
</operation>

<operation id="3618" st_id="519" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="6">
<![CDATA[
.split14:3 %activations2_load = load i6 %activations2_addr_2

]]></Node>
<StgValue><ssdm name="activations2_load"/></StgValue>
</operation>

<operation id="3619" st_id="519" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:4 %biases2_addr = getelementptr i64 %biases2, i64 0, i64 %i_15_cast

]]></Node>
<StgValue><ssdm name="biases2_addr"/></StgValue>
</operation>

<operation id="3620" st_id="519" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="6">
<![CDATA[
.split14:5 %biases2_load = load i6 %biases2_addr

]]></Node>
<StgValue><ssdm name="biases2_load"/></StgValue>
</operation>
</state>

<state id="520" st_id="520">

<operation id="3621" st_id="520" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="6">
<![CDATA[
.split14:3 %activations2_load = load i6 %activations2_addr_2

]]></Node>
<StgValue><ssdm name="activations2_load"/></StgValue>
</operation>

<operation id="3622" st_id="520" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="6">
<![CDATA[
.split14:5 %biases2_load = load i6 %biases2_addr

]]></Node>
<StgValue><ssdm name="biases2_load"/></StgValue>
</operation>
</state>

<state id="521" st_id="521">

<operation id="3623" st_id="521" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="64" op_0_bw="64">
<![CDATA[
.split14:6 %bitcast_ln29_1 = bitcast i64 %biases2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln29_1"/></StgValue>
</operation>

<operation id="3624" st_id="521" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:7 %add_i_i1 = dadd i64 %activations2_load, i64 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="add_i_i1"/></StgValue>
</operation>
</state>

<state id="522" st_id="522">

<operation id="3625" st_id="522" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:7 %add_i_i1 = dadd i64 %activations2_load, i64 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="add_i_i1"/></StgValue>
</operation>
</state>

<state id="523" st_id="523">

<operation id="3626" st_id="523" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:7 %add_i_i1 = dadd i64 %activations2_load, i64 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="add_i_i1"/></StgValue>
</operation>
</state>

<state id="524" st_id="524">

<operation id="3627" st_id="524" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:7 %add_i_i1 = dadd i64 %activations2_load, i64 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="add_i_i1"/></StgValue>
</operation>
</state>

<state id="525" st_id="525">

<operation id="3628" st_id="525" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split14:7 %add_i_i1 = dadd i64 %activations2_load, i64 %bitcast_ln29_1

]]></Node>
<StgValue><ssdm name="add_i_i1"/></StgValue>
</operation>
</state>

<state id="526" st_id="526">

<operation id="3629" st_id="526" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:1 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="3630" st_id="526" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="64" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split14:8 %store_ln29 = store i64 %add_i_i1, i6 %activations2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="3631" st_id="526" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="0">
<![CDATA[
.split14:9 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="527" st_id="527">

<operation id="3632" st_id="527" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="0">
<![CDATA[
matrix_vector_product_with_bias_second_layer.exit.preheader:0 %br_ln0 = br void %matrix_vector_product_with_bias_second_layer.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="528" st_id="528">

<operation id="3633" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
matrix_vector_product_with_bias_second_layer.exit:0 %i_16 = phi i7 %add_ln18_1, void %.split16, i7 0, void %matrix_vector_product_with_bias_second_layer.exit.preheader

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="3634" st_id="528" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
matrix_vector_product_with_bias_second_layer.exit:1 %add_ln18_1 = add i7 %i_16, i7 1

]]></Node>
<StgValue><ssdm name="add_ln18_1"/></StgValue>
</operation>

<operation id="3635" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
matrix_vector_product_with_bias_second_layer.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3636" st_id="528" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
matrix_vector_product_with_bias_second_layer.exit:3 %icmp_ln18_1 = icmp_eq  i7 %i_16, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln18_1"/></StgValue>
</operation>

<operation id="3637" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
matrix_vector_product_with_bias_second_layer.exit:4 %empty_78 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="3638" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
matrix_vector_product_with_bias_second_layer.exit:5 %br_ln18 = br i1 %icmp_ln18_1, void %.split16, void %RELU.exit43.preheader

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="3639" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="64" op_0_bw="7">
<![CDATA[
.split16:0 %i_16_cast = zext i7 %i_16

]]></Node>
<StgValue><ssdm name="i_16_cast"/></StgValue>
</operation>

<operation id="3640" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:2 %activations2_addr_3 = getelementptr i64 %activations2, i64 0, i64 %i_16_cast

]]></Node>
<StgValue><ssdm name="activations2_addr_3"/></StgValue>
</operation>

<operation id="3641" st_id="528" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="64" op_0_bw="6">
<![CDATA[
.split16:3 %activations2_load_1 = load i6 %activations2_addr_3

]]></Node>
<StgValue><ssdm name="activations2_load_1"/></StgValue>
</operation>
</state>

<state id="529" st_id="529">

<operation id="3642" st_id="529" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="64" op_0_bw="6">
<![CDATA[
.split16:3 %activations2_load_1 = load i6 %activations2_addr_3

]]></Node>
<StgValue><ssdm name="activations2_load_1"/></StgValue>
</operation>

<operation id="3643" st_id="529" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="64" op_0_bw="64">
<![CDATA[
.split16:8 %bitcast_ln20_2 = bitcast i64 %activations2_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln20_2"/></StgValue>
</operation>

<operation id="3644" st_id="529" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:9 %xor_ln20_1 = xor i64 %bitcast_ln20_2, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln20_1"/></StgValue>
</operation>
</state>

<state id="530" st_id="530">

<operation id="3645" st_id="530" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:4 %sub_i1 = dsub i64 1, i64 %activations2_load_1

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>

<operation id="3646" st_id="530" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="64" op_0_bw="64">
<![CDATA[
.split16:10 %bitcast_ln20_3 = bitcast i64 %xor_ln20_1

]]></Node>
<StgValue><ssdm name="bitcast_ln20_3"/></StgValue>
</operation>

<operation id="3647" st_id="530" stage="15" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:11 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="531" st_id="531">

<operation id="3648" st_id="531" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:4 %sub_i1 = dsub i64 1, i64 %activations2_load_1

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>

<operation id="3649" st_id="531" stage="14" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:11 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="532" st_id="532">

<operation id="3650" st_id="532" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:4 %sub_i1 = dsub i64 1, i64 %activations2_load_1

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>

<operation id="3651" st_id="532" stage="13" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:11 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="533" st_id="533">

<operation id="3652" st_id="533" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:4 %sub_i1 = dsub i64 1, i64 %activations2_load_1

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>

<operation id="3653" st_id="533" stage="12" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:11 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="534" st_id="534">

<operation id="3654" st_id="534" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:4 %sub_i1 = dsub i64 1, i64 %activations2_load_1

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>

<operation id="3655" st_id="534" stage="11" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:11 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="535" st_id="535">

<operation id="3656" st_id="535" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:5 %mul_i = dmul i64 %activations2_load_1, i64 %sub_i1

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="3657" st_id="535" stage="10" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:11 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="536" st_id="536">

<operation id="3658" st_id="536" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:5 %mul_i = dmul i64 %activations2_load_1, i64 %sub_i1

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="3659" st_id="536" stage="9" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:11 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="537" st_id="537">

<operation id="3660" st_id="537" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:5 %mul_i = dmul i64 %activations2_load_1, i64 %sub_i1

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="3661" st_id="537" stage="8" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:11 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="538" st_id="538">

<operation id="3662" st_id="538" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:5 %mul_i = dmul i64 %activations2_load_1, i64 %sub_i1

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="3663" st_id="538" stage="7" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:11 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="539" st_id="539">

<operation id="3664" st_id="539" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:5 %mul_i = dmul i64 %activations2_load_1, i64 %sub_i1

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="3665" st_id="539" stage="6" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:11 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="540" st_id="540">

<operation id="3666" st_id="540" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:5 %mul_i = dmul i64 %activations2_load_1, i64 %sub_i1

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="3667" st_id="540" stage="5" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:11 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="541" st_id="541">

<operation id="3668" st_id="541" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:6 %dactivations2_addr = getelementptr i64 %dactivations2, i64 0, i64 %i_16_cast

]]></Node>
<StgValue><ssdm name="dactivations2_addr"/></StgValue>
</operation>

<operation id="3669" st_id="541" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
.split16:7 %store_ln19 = store i64 %mul_i, i6 %dactivations2_addr

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="3670" st_id="541" stage="4" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:11 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="542" st_id="542">

<operation id="3671" st_id="542" stage="3" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:11 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="543" st_id="543">

<operation id="3672" st_id="543" stage="2" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:11 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="544" st_id="544">

<operation id="3673" st_id="544" stage="1" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:11 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="545" st_id="545">

<operation id="3674" st_id="545" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:12 %add_i = dadd i64 %tmp_1, i64 1

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="546" st_id="546">

<operation id="3675" st_id="546" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:12 %add_i = dadd i64 %tmp_1, i64 1

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="547" st_id="547">

<operation id="3676" st_id="547" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:12 %add_i = dadd i64 %tmp_1, i64 1

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="548" st_id="548">

<operation id="3677" st_id="548" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:12 %add_i = dadd i64 %tmp_1, i64 1

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="549" st_id="549">

<operation id="3678" st_id="549" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:12 %add_i = dadd i64 %tmp_1, i64 1

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="550" st_id="550">

<operation id="3679" st_id="550" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="551" st_id="551">

<operation id="3680" st_id="551" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="552" st_id="552">

<operation id="3681" st_id="552" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="553" st_id="553">

<operation id="3682" st_id="553" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="554" st_id="554">

<operation id="3683" st_id="554" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="555" st_id="555">

<operation id="3684" st_id="555" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="556" st_id="556">

<operation id="3685" st_id="556" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="557" st_id="557">

<operation id="3686" st_id="557" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="558" st_id="558">

<operation id="3687" st_id="558" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="559" st_id="559">

<operation id="3688" st_id="559" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="560" st_id="560">

<operation id="3689" st_id="560" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="561" st_id="561">

<operation id="3690" st_id="561" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="562" st_id="562">

<operation id="3691" st_id="562" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="563" st_id="563">

<operation id="3692" st_id="563" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="564" st_id="564">

<operation id="3693" st_id="564" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="565" st_id="565">

<operation id="3694" st_id="565" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="566" st_id="566">

<operation id="3695" st_id="566" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="567" st_id="567">

<operation id="3696" st_id="567" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="568" st_id="568">

<operation id="3697" st_id="568" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="569" st_id="569">

<operation id="3698" st_id="569" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="570" st_id="570">

<operation id="3699" st_id="570" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="571" st_id="571">

<operation id="3700" st_id="571" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="572" st_id="572">

<operation id="3701" st_id="572" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="573" st_id="573">

<operation id="3702" st_id="573" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="574" st_id="574">

<operation id="3703" st_id="574" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="575" st_id="575">

<operation id="3704" st_id="575" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="576" st_id="576">

<operation id="3705" st_id="576" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="577" st_id="577">

<operation id="3706" st_id="577" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="578" st_id="578">

<operation id="3707" st_id="578" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="579" st_id="579">

<operation id="3708" st_id="579" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="580" st_id="580">

<operation id="3709" st_id="580" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split16:13 %div_i1 = ddiv i64 1, i64 %add_i

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="581" st_id="581">

<operation id="3710" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:1 %specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="3711" st_id="581" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="64" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split16:14 %store_ln20 = store i64 %div_i1, i6 %activations2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="3712" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="0">
<![CDATA[
.split16:15 %br_ln0 = br void %matrix_vector_product_with_bias_second_layer.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="582" st_id="582">

<operation id="3713" st_id="582" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:0 %activations2_load_2 = load i6 %activations2_addr_4

]]></Node>
<StgValue><ssdm name="activations2_load_2"/></StgValue>
</operation>

<operation id="3714" st_id="582" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:1 %activations2_load_4 = load i6 %activations2_addr_6

]]></Node>
<StgValue><ssdm name="activations2_load_4"/></StgValue>
</operation>
</state>

<state id="583" st_id="583">

<operation id="3715" st_id="583" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:0 %activations2_load_2 = load i6 %activations2_addr_4

]]></Node>
<StgValue><ssdm name="activations2_load_2"/></StgValue>
</operation>

<operation id="3716" st_id="583" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:1 %activations2_load_4 = load i6 %activations2_addr_6

]]></Node>
<StgValue><ssdm name="activations2_load_4"/></StgValue>
</operation>

<operation id="3717" st_id="583" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:2 %activations2_load_5 = load i6 %activations2_addr_7

]]></Node>
<StgValue><ssdm name="activations2_load_5"/></StgValue>
</operation>

<operation id="3718" st_id="583" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:3 %activations2_load_6 = load i6 %activations2_addr_8

]]></Node>
<StgValue><ssdm name="activations2_load_6"/></StgValue>
</operation>
</state>

<state id="584" st_id="584">

<operation id="3719" st_id="584" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:2 %activations2_load_5 = load i6 %activations2_addr_7

]]></Node>
<StgValue><ssdm name="activations2_load_5"/></StgValue>
</operation>

<operation id="3720" st_id="584" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:3 %activations2_load_6 = load i6 %activations2_addr_8

]]></Node>
<StgValue><ssdm name="activations2_load_6"/></StgValue>
</operation>

<operation id="3721" st_id="584" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:4 %activations2_load_7 = load i6 %activations2_addr_9

]]></Node>
<StgValue><ssdm name="activations2_load_7"/></StgValue>
</operation>

<operation id="3722" st_id="584" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:5 %activations2_load_8 = load i6 %activations2_addr_10

]]></Node>
<StgValue><ssdm name="activations2_load_8"/></StgValue>
</operation>
</state>

<state id="585" st_id="585">

<operation id="3723" st_id="585" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:4 %activations2_load_7 = load i6 %activations2_addr_9

]]></Node>
<StgValue><ssdm name="activations2_load_7"/></StgValue>
</operation>

<operation id="3724" st_id="585" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:5 %activations2_load_8 = load i6 %activations2_addr_10

]]></Node>
<StgValue><ssdm name="activations2_load_8"/></StgValue>
</operation>

<operation id="3725" st_id="585" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:6 %activations2_load_9 = load i6 %activations2_addr_11

]]></Node>
<StgValue><ssdm name="activations2_load_9"/></StgValue>
</operation>

<operation id="3726" st_id="585" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:7 %activations2_load_10 = load i6 %activations2_addr_12

]]></Node>
<StgValue><ssdm name="activations2_load_10"/></StgValue>
</operation>
</state>

<state id="586" st_id="586">

<operation id="3727" st_id="586" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:6 %activations2_load_9 = load i6 %activations2_addr_11

]]></Node>
<StgValue><ssdm name="activations2_load_9"/></StgValue>
</operation>

<operation id="3728" st_id="586" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:7 %activations2_load_10 = load i6 %activations2_addr_12

]]></Node>
<StgValue><ssdm name="activations2_load_10"/></StgValue>
</operation>

<operation id="3729" st_id="586" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:8 %activations2_load_11 = load i6 %activations2_addr_13

]]></Node>
<StgValue><ssdm name="activations2_load_11"/></StgValue>
</operation>

<operation id="3730" st_id="586" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:9 %activations2_load_12 = load i6 %activations2_addr_14

]]></Node>
<StgValue><ssdm name="activations2_load_12"/></StgValue>
</operation>
</state>

<state id="587" st_id="587">

<operation id="3731" st_id="587" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:8 %activations2_load_11 = load i6 %activations2_addr_13

]]></Node>
<StgValue><ssdm name="activations2_load_11"/></StgValue>
</operation>

<operation id="3732" st_id="587" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:9 %activations2_load_12 = load i6 %activations2_addr_14

]]></Node>
<StgValue><ssdm name="activations2_load_12"/></StgValue>
</operation>

<operation id="3733" st_id="587" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:10 %activations2_load_13 = load i6 %activations2_addr_15

]]></Node>
<StgValue><ssdm name="activations2_load_13"/></StgValue>
</operation>

<operation id="3734" st_id="587" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:11 %activations2_load_14 = load i6 %activations2_addr_16

]]></Node>
<StgValue><ssdm name="activations2_load_14"/></StgValue>
</operation>
</state>

<state id="588" st_id="588">

<operation id="3735" st_id="588" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:10 %activations2_load_13 = load i6 %activations2_addr_15

]]></Node>
<StgValue><ssdm name="activations2_load_13"/></StgValue>
</operation>

<operation id="3736" st_id="588" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:11 %activations2_load_14 = load i6 %activations2_addr_16

]]></Node>
<StgValue><ssdm name="activations2_load_14"/></StgValue>
</operation>

<operation id="3737" st_id="588" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:12 %activations2_load_15 = load i6 %activations2_addr_17

]]></Node>
<StgValue><ssdm name="activations2_load_15"/></StgValue>
</operation>

<operation id="3738" st_id="588" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:13 %activations2_load_16 = load i6 %activations2_addr_18

]]></Node>
<StgValue><ssdm name="activations2_load_16"/></StgValue>
</operation>
</state>

<state id="589" st_id="589">

<operation id="3739" st_id="589" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:12 %activations2_load_15 = load i6 %activations2_addr_17

]]></Node>
<StgValue><ssdm name="activations2_load_15"/></StgValue>
</operation>

<operation id="3740" st_id="589" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:13 %activations2_load_16 = load i6 %activations2_addr_18

]]></Node>
<StgValue><ssdm name="activations2_load_16"/></StgValue>
</operation>

<operation id="3741" st_id="589" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:14 %activations2_load_17 = load i6 %activations2_addr_19

]]></Node>
<StgValue><ssdm name="activations2_load_17"/></StgValue>
</operation>

<operation id="3742" st_id="589" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:15 %activations2_load_18 = load i6 %activations2_addr_20

]]></Node>
<StgValue><ssdm name="activations2_load_18"/></StgValue>
</operation>
</state>

<state id="590" st_id="590">

<operation id="3743" st_id="590" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:14 %activations2_load_17 = load i6 %activations2_addr_19

]]></Node>
<StgValue><ssdm name="activations2_load_17"/></StgValue>
</operation>

<operation id="3744" st_id="590" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:15 %activations2_load_18 = load i6 %activations2_addr_20

]]></Node>
<StgValue><ssdm name="activations2_load_18"/></StgValue>
</operation>

<operation id="3745" st_id="590" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:16 %activations2_load_19 = load i6 %activations2_addr_21

]]></Node>
<StgValue><ssdm name="activations2_load_19"/></StgValue>
</operation>

<operation id="3746" st_id="590" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:17 %activations2_load_20 = load i6 %activations2_addr_22

]]></Node>
<StgValue><ssdm name="activations2_load_20"/></StgValue>
</operation>
</state>

<state id="591" st_id="591">

<operation id="3747" st_id="591" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:16 %activations2_load_19 = load i6 %activations2_addr_21

]]></Node>
<StgValue><ssdm name="activations2_load_19"/></StgValue>
</operation>

<operation id="3748" st_id="591" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:17 %activations2_load_20 = load i6 %activations2_addr_22

]]></Node>
<StgValue><ssdm name="activations2_load_20"/></StgValue>
</operation>

<operation id="3749" st_id="591" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:18 %activations2_load_21 = load i6 %activations2_addr_23

]]></Node>
<StgValue><ssdm name="activations2_load_21"/></StgValue>
</operation>

<operation id="3750" st_id="591" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:19 %activations2_load_22 = load i6 %activations2_addr_24

]]></Node>
<StgValue><ssdm name="activations2_load_22"/></StgValue>
</operation>
</state>

<state id="592" st_id="592">

<operation id="3751" st_id="592" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:18 %activations2_load_21 = load i6 %activations2_addr_23

]]></Node>
<StgValue><ssdm name="activations2_load_21"/></StgValue>
</operation>

<operation id="3752" st_id="592" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:19 %activations2_load_22 = load i6 %activations2_addr_24

]]></Node>
<StgValue><ssdm name="activations2_load_22"/></StgValue>
</operation>

<operation id="3753" st_id="592" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:20 %activations2_load_23 = load i6 %activations2_addr_25

]]></Node>
<StgValue><ssdm name="activations2_load_23"/></StgValue>
</operation>

<operation id="3754" st_id="592" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:21 %activations2_load_24 = load i6 %activations2_addr_26

]]></Node>
<StgValue><ssdm name="activations2_load_24"/></StgValue>
</operation>
</state>

<state id="593" st_id="593">

<operation id="3755" st_id="593" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:20 %activations2_load_23 = load i6 %activations2_addr_25

]]></Node>
<StgValue><ssdm name="activations2_load_23"/></StgValue>
</operation>

<operation id="3756" st_id="593" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:21 %activations2_load_24 = load i6 %activations2_addr_26

]]></Node>
<StgValue><ssdm name="activations2_load_24"/></StgValue>
</operation>

<operation id="3757" st_id="593" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:22 %activations2_load_25 = load i6 %activations2_addr_27

]]></Node>
<StgValue><ssdm name="activations2_load_25"/></StgValue>
</operation>

<operation id="3758" st_id="593" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:23 %activations2_load_26 = load i6 %activations2_addr_28

]]></Node>
<StgValue><ssdm name="activations2_load_26"/></StgValue>
</operation>
</state>

<state id="594" st_id="594">

<operation id="3759" st_id="594" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:22 %activations2_load_25 = load i6 %activations2_addr_27

]]></Node>
<StgValue><ssdm name="activations2_load_25"/></StgValue>
</operation>

<operation id="3760" st_id="594" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:23 %activations2_load_26 = load i6 %activations2_addr_28

]]></Node>
<StgValue><ssdm name="activations2_load_26"/></StgValue>
</operation>

<operation id="3761" st_id="594" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:24 %activations2_load_27 = load i6 %activations2_addr_29

]]></Node>
<StgValue><ssdm name="activations2_load_27"/></StgValue>
</operation>

<operation id="3762" st_id="594" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:25 %activations2_load_28 = load i6 %activations2_addr_30

]]></Node>
<StgValue><ssdm name="activations2_load_28"/></StgValue>
</operation>
</state>

<state id="595" st_id="595">

<operation id="3763" st_id="595" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:24 %activations2_load_27 = load i6 %activations2_addr_29

]]></Node>
<StgValue><ssdm name="activations2_load_27"/></StgValue>
</operation>

<operation id="3764" st_id="595" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:25 %activations2_load_28 = load i6 %activations2_addr_30

]]></Node>
<StgValue><ssdm name="activations2_load_28"/></StgValue>
</operation>

<operation id="3765" st_id="595" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:26 %activations2_load_29 = load i6 %activations2_addr_31

]]></Node>
<StgValue><ssdm name="activations2_load_29"/></StgValue>
</operation>

<operation id="3766" st_id="595" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:27 %activations2_load_30 = load i6 %activations2_addr_32

]]></Node>
<StgValue><ssdm name="activations2_load_30"/></StgValue>
</operation>
</state>

<state id="596" st_id="596">

<operation id="3767" st_id="596" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:26 %activations2_load_29 = load i6 %activations2_addr_31

]]></Node>
<StgValue><ssdm name="activations2_load_29"/></StgValue>
</operation>

<operation id="3768" st_id="596" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:27 %activations2_load_30 = load i6 %activations2_addr_32

]]></Node>
<StgValue><ssdm name="activations2_load_30"/></StgValue>
</operation>

<operation id="3769" st_id="596" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:28 %activations2_load_31 = load i6 %activations2_addr_33

]]></Node>
<StgValue><ssdm name="activations2_load_31"/></StgValue>
</operation>

<operation id="3770" st_id="596" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:29 %activations2_load_32 = load i6 %activations2_addr_34

]]></Node>
<StgValue><ssdm name="activations2_load_32"/></StgValue>
</operation>
</state>

<state id="597" st_id="597">

<operation id="3771" st_id="597" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:28 %activations2_load_31 = load i6 %activations2_addr_33

]]></Node>
<StgValue><ssdm name="activations2_load_31"/></StgValue>
</operation>

<operation id="3772" st_id="597" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:29 %activations2_load_32 = load i6 %activations2_addr_34

]]></Node>
<StgValue><ssdm name="activations2_load_32"/></StgValue>
</operation>

<operation id="3773" st_id="597" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:30 %activations2_load_33 = load i6 %activations2_addr_35

]]></Node>
<StgValue><ssdm name="activations2_load_33"/></StgValue>
</operation>

<operation id="3774" st_id="597" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:31 %activations2_load_34 = load i6 %activations2_addr_36

]]></Node>
<StgValue><ssdm name="activations2_load_34"/></StgValue>
</operation>
</state>

<state id="598" st_id="598">

<operation id="3775" st_id="598" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:30 %activations2_load_33 = load i6 %activations2_addr_35

]]></Node>
<StgValue><ssdm name="activations2_load_33"/></StgValue>
</operation>

<operation id="3776" st_id="598" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:31 %activations2_load_34 = load i6 %activations2_addr_36

]]></Node>
<StgValue><ssdm name="activations2_load_34"/></StgValue>
</operation>

<operation id="3777" st_id="598" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:32 %activations2_load_35 = load i6 %activations2_addr_37

]]></Node>
<StgValue><ssdm name="activations2_load_35"/></StgValue>
</operation>

<operation id="3778" st_id="598" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:33 %activations2_load_36 = load i6 %activations2_addr_38

]]></Node>
<StgValue><ssdm name="activations2_load_36"/></StgValue>
</operation>
</state>

<state id="599" st_id="599">

<operation id="3779" st_id="599" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:32 %activations2_load_35 = load i6 %activations2_addr_37

]]></Node>
<StgValue><ssdm name="activations2_load_35"/></StgValue>
</operation>

<operation id="3780" st_id="599" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:33 %activations2_load_36 = load i6 %activations2_addr_38

]]></Node>
<StgValue><ssdm name="activations2_load_36"/></StgValue>
</operation>

<operation id="3781" st_id="599" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:34 %activations2_load_37 = load i6 %activations2_addr_39

]]></Node>
<StgValue><ssdm name="activations2_load_37"/></StgValue>
</operation>

<operation id="3782" st_id="599" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:35 %activations2_load_38 = load i6 %activations2_addr_40

]]></Node>
<StgValue><ssdm name="activations2_load_38"/></StgValue>
</operation>
</state>

<state id="600" st_id="600">

<operation id="3783" st_id="600" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:34 %activations2_load_37 = load i6 %activations2_addr_39

]]></Node>
<StgValue><ssdm name="activations2_load_37"/></StgValue>
</operation>

<operation id="3784" st_id="600" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:35 %activations2_load_38 = load i6 %activations2_addr_40

]]></Node>
<StgValue><ssdm name="activations2_load_38"/></StgValue>
</operation>

<operation id="3785" st_id="600" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:36 %activations2_load_39 = load i6 %activations2_addr_41

]]></Node>
<StgValue><ssdm name="activations2_load_39"/></StgValue>
</operation>

<operation id="3786" st_id="600" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:37 %activations2_load_40 = load i6 %activations2_addr_42

]]></Node>
<StgValue><ssdm name="activations2_load_40"/></StgValue>
</operation>
</state>

<state id="601" st_id="601">

<operation id="3787" st_id="601" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:36 %activations2_load_39 = load i6 %activations2_addr_41

]]></Node>
<StgValue><ssdm name="activations2_load_39"/></StgValue>
</operation>

<operation id="3788" st_id="601" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:37 %activations2_load_40 = load i6 %activations2_addr_42

]]></Node>
<StgValue><ssdm name="activations2_load_40"/></StgValue>
</operation>

<operation id="3789" st_id="601" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:38 %activations2_load_41 = load i6 %activations2_addr_43

]]></Node>
<StgValue><ssdm name="activations2_load_41"/></StgValue>
</operation>

<operation id="3790" st_id="601" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:39 %activations2_load_42 = load i6 %activations2_addr_44

]]></Node>
<StgValue><ssdm name="activations2_load_42"/></StgValue>
</operation>
</state>

<state id="602" st_id="602">

<operation id="3791" st_id="602" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:38 %activations2_load_41 = load i6 %activations2_addr_43

]]></Node>
<StgValue><ssdm name="activations2_load_41"/></StgValue>
</operation>

<operation id="3792" st_id="602" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:39 %activations2_load_42 = load i6 %activations2_addr_44

]]></Node>
<StgValue><ssdm name="activations2_load_42"/></StgValue>
</operation>

<operation id="3793" st_id="602" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:40 %activations2_load_43 = load i6 %activations2_addr_45

]]></Node>
<StgValue><ssdm name="activations2_load_43"/></StgValue>
</operation>

<operation id="3794" st_id="602" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:41 %activations2_load_44 = load i6 %activations2_addr_46

]]></Node>
<StgValue><ssdm name="activations2_load_44"/></StgValue>
</operation>
</state>

<state id="603" st_id="603">

<operation id="3795" st_id="603" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:40 %activations2_load_43 = load i6 %activations2_addr_45

]]></Node>
<StgValue><ssdm name="activations2_load_43"/></StgValue>
</operation>

<operation id="3796" st_id="603" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:41 %activations2_load_44 = load i6 %activations2_addr_46

]]></Node>
<StgValue><ssdm name="activations2_load_44"/></StgValue>
</operation>

<operation id="3797" st_id="603" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:42 %activations2_load_45 = load i6 %activations2_addr_47

]]></Node>
<StgValue><ssdm name="activations2_load_45"/></StgValue>
</operation>

<operation id="3798" st_id="603" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:43 %activations2_load_46 = load i6 %activations2_addr_48

]]></Node>
<StgValue><ssdm name="activations2_load_46"/></StgValue>
</operation>
</state>

<state id="604" st_id="604">

<operation id="3799" st_id="604" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:42 %activations2_load_45 = load i6 %activations2_addr_47

]]></Node>
<StgValue><ssdm name="activations2_load_45"/></StgValue>
</operation>

<operation id="3800" st_id="604" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:43 %activations2_load_46 = load i6 %activations2_addr_48

]]></Node>
<StgValue><ssdm name="activations2_load_46"/></StgValue>
</operation>

<operation id="3801" st_id="604" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:44 %activations2_load_47 = load i6 %activations2_addr_49

]]></Node>
<StgValue><ssdm name="activations2_load_47"/></StgValue>
</operation>

<operation id="3802" st_id="604" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:45 %activations2_load_48 = load i6 %activations2_addr_50

]]></Node>
<StgValue><ssdm name="activations2_load_48"/></StgValue>
</operation>
</state>

<state id="605" st_id="605">

<operation id="3803" st_id="605" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:44 %activations2_load_47 = load i6 %activations2_addr_49

]]></Node>
<StgValue><ssdm name="activations2_load_47"/></StgValue>
</operation>

<operation id="3804" st_id="605" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:45 %activations2_load_48 = load i6 %activations2_addr_50

]]></Node>
<StgValue><ssdm name="activations2_load_48"/></StgValue>
</operation>

<operation id="3805" st_id="605" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:46 %activations2_load_49 = load i6 %activations2_addr_51

]]></Node>
<StgValue><ssdm name="activations2_load_49"/></StgValue>
</operation>

<operation id="3806" st_id="605" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:47 %activations2_load_50 = load i6 %activations2_addr_52

]]></Node>
<StgValue><ssdm name="activations2_load_50"/></StgValue>
</operation>
</state>

<state id="606" st_id="606">

<operation id="3807" st_id="606" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:46 %activations2_load_49 = load i6 %activations2_addr_51

]]></Node>
<StgValue><ssdm name="activations2_load_49"/></StgValue>
</operation>

<operation id="3808" st_id="606" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:47 %activations2_load_50 = load i6 %activations2_addr_52

]]></Node>
<StgValue><ssdm name="activations2_load_50"/></StgValue>
</operation>

<operation id="3809" st_id="606" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:48 %activations2_load_51 = load i6 %activations2_addr_53

]]></Node>
<StgValue><ssdm name="activations2_load_51"/></StgValue>
</operation>

<operation id="3810" st_id="606" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:49 %activations2_load_52 = load i6 %activations2_addr_54

]]></Node>
<StgValue><ssdm name="activations2_load_52"/></StgValue>
</operation>
</state>

<state id="607" st_id="607">

<operation id="3811" st_id="607" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:48 %activations2_load_51 = load i6 %activations2_addr_53

]]></Node>
<StgValue><ssdm name="activations2_load_51"/></StgValue>
</operation>

<operation id="3812" st_id="607" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:49 %activations2_load_52 = load i6 %activations2_addr_54

]]></Node>
<StgValue><ssdm name="activations2_load_52"/></StgValue>
</operation>

<operation id="3813" st_id="607" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:50 %activations2_load_53 = load i6 %activations2_addr_55

]]></Node>
<StgValue><ssdm name="activations2_load_53"/></StgValue>
</operation>

<operation id="3814" st_id="607" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:51 %activations2_load_54 = load i6 %activations2_addr_56

]]></Node>
<StgValue><ssdm name="activations2_load_54"/></StgValue>
</operation>
</state>

<state id="608" st_id="608">

<operation id="3815" st_id="608" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:50 %activations2_load_53 = load i6 %activations2_addr_55

]]></Node>
<StgValue><ssdm name="activations2_load_53"/></StgValue>
</operation>

<operation id="3816" st_id="608" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:51 %activations2_load_54 = load i6 %activations2_addr_56

]]></Node>
<StgValue><ssdm name="activations2_load_54"/></StgValue>
</operation>

<operation id="3817" st_id="608" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:52 %activations2_load_55 = load i6 %activations2_addr_57

]]></Node>
<StgValue><ssdm name="activations2_load_55"/></StgValue>
</operation>

<operation id="3818" st_id="608" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:53 %activations2_load_56 = load i6 %activations2_addr_58

]]></Node>
<StgValue><ssdm name="activations2_load_56"/></StgValue>
</operation>
</state>

<state id="609" st_id="609">

<operation id="3819" st_id="609" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:52 %activations2_load_55 = load i6 %activations2_addr_57

]]></Node>
<StgValue><ssdm name="activations2_load_55"/></StgValue>
</operation>

<operation id="3820" st_id="609" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:53 %activations2_load_56 = load i6 %activations2_addr_58

]]></Node>
<StgValue><ssdm name="activations2_load_56"/></StgValue>
</operation>

<operation id="3821" st_id="609" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:54 %activations2_load_57 = load i6 %activations2_addr_59

]]></Node>
<StgValue><ssdm name="activations2_load_57"/></StgValue>
</operation>

<operation id="3822" st_id="609" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:55 %activations2_load_58 = load i6 %activations2_addr_60

]]></Node>
<StgValue><ssdm name="activations2_load_58"/></StgValue>
</operation>
</state>

<state id="610" st_id="610">

<operation id="3823" st_id="610" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:54 %activations2_load_57 = load i6 %activations2_addr_59

]]></Node>
<StgValue><ssdm name="activations2_load_57"/></StgValue>
</operation>

<operation id="3824" st_id="610" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:55 %activations2_load_58 = load i6 %activations2_addr_60

]]></Node>
<StgValue><ssdm name="activations2_load_58"/></StgValue>
</operation>

<operation id="3825" st_id="610" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:56 %activations2_load_59 = load i6 %activations2_addr_61

]]></Node>
<StgValue><ssdm name="activations2_load_59"/></StgValue>
</operation>

<operation id="3826" st_id="610" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:57 %activations2_load_60 = load i6 %activations2_addr_62

]]></Node>
<StgValue><ssdm name="activations2_load_60"/></StgValue>
</operation>
</state>

<state id="611" st_id="611">

<operation id="3827" st_id="611" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:56 %activations2_load_59 = load i6 %activations2_addr_61

]]></Node>
<StgValue><ssdm name="activations2_load_59"/></StgValue>
</operation>

<operation id="3828" st_id="611" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:57 %activations2_load_60 = load i6 %activations2_addr_62

]]></Node>
<StgValue><ssdm name="activations2_load_60"/></StgValue>
</operation>

<operation id="3829" st_id="611" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:58 %activations2_load_61 = load i6 %activations2_addr_63

]]></Node>
<StgValue><ssdm name="activations2_load_61"/></StgValue>
</operation>

<operation id="3830" st_id="611" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:59 %activations2_load_62 = load i6 %activations2_addr_64

]]></Node>
<StgValue><ssdm name="activations2_load_62"/></StgValue>
</operation>
</state>

<state id="612" st_id="612">

<operation id="3831" st_id="612" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:58 %activations2_load_61 = load i6 %activations2_addr_63

]]></Node>
<StgValue><ssdm name="activations2_load_61"/></StgValue>
</operation>

<operation id="3832" st_id="612" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:59 %activations2_load_62 = load i6 %activations2_addr_64

]]></Node>
<StgValue><ssdm name="activations2_load_62"/></StgValue>
</operation>

<operation id="3833" st_id="612" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:60 %activations2_load_63 = load i6 %activations2_addr_65

]]></Node>
<StgValue><ssdm name="activations2_load_63"/></StgValue>
</operation>

<operation id="3834" st_id="612" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:61 %activations2_load_64 = load i6 %activations2_addr_66

]]></Node>
<StgValue><ssdm name="activations2_load_64"/></StgValue>
</operation>
</state>

<state id="613" st_id="613">

<operation id="3835" st_id="613" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:60 %activations2_load_63 = load i6 %activations2_addr_65

]]></Node>
<StgValue><ssdm name="activations2_load_63"/></StgValue>
</operation>

<operation id="3836" st_id="613" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:61 %activations2_load_64 = load i6 %activations2_addr_66

]]></Node>
<StgValue><ssdm name="activations2_load_64"/></StgValue>
</operation>

<operation id="3837" st_id="613" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:62 %activations2_load_65 = load i6 %activations2_addr_67

]]></Node>
<StgValue><ssdm name="activations2_load_65"/></StgValue>
</operation>

<operation id="3838" st_id="613" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:63 %activations2_load_66 = load i6 %activations2_addr_68

]]></Node>
<StgValue><ssdm name="activations2_load_66"/></StgValue>
</operation>
</state>

<state id="614" st_id="614">

<operation id="3839" st_id="614" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:62 %activations2_load_65 = load i6 %activations2_addr_67

]]></Node>
<StgValue><ssdm name="activations2_load_65"/></StgValue>
</operation>

<operation id="3840" st_id="614" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="64" op_0_bw="6">
<![CDATA[
RELU.exit43.preheader:63 %activations2_load_66 = load i6 %activations2_addr_68

]]></Node>
<StgValue><ssdm name="activations2_load_66"/></StgValue>
</operation>

<operation id="3841" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="0">
<![CDATA[
RELU.exit43.preheader:64 %br_ln0 = br void %RELU.exit43

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="615" st_id="615">

<operation id="3842" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
RELU.exit43:3 %j_7 = phi i2 0, void %RELU.exit43.preheader, i2 %add_ln66, void %.split20347

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="3843" st_id="615" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
RELU.exit43:6 %icmp_ln66 = icmp_eq  i2 %j_7, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="3844" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
RELU.exit43:8 %br_ln66 = br i1 %icmp_ln66, void %.split20, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="3845" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split20:1 %tmp_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %j_7, i6 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="3846" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="64" op_0_bw="8">
<![CDATA[
.split20:2 %zext_ln69 = zext i8 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="3847" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:3 %weights3_addr = getelementptr i64 %weights3, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="weights3_addr"/></StgValue>
</operation>

<operation id="3848" st_id="615" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="64" op_0_bw="8">
<![CDATA[
.split20:4 %weights3_load = load i8 %weights3_addr

]]></Node>
<StgValue><ssdm name="weights3_load"/></StgValue>
</operation>
</state>

<state id="616" st_id="616">

<operation id="3849" st_id="616" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="64" op_0_bw="8">
<![CDATA[
.split20:4 %weights3_load = load i8 %weights3_addr

]]></Node>
<StgValue><ssdm name="weights3_load"/></StgValue>
</operation>

<operation id="3850" st_id="616" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:8 %or_ln69 = or i8 %tmp_11, i8 1

]]></Node>
<StgValue><ssdm name="or_ln69"/></StgValue>
</operation>

<operation id="3851" st_id="616" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="64" op_0_bw="8">
<![CDATA[
.split20:9 %zext_ln69_1 = zext i8 %or_ln69

]]></Node>
<StgValue><ssdm name="zext_ln69_1"/></StgValue>
</operation>

<operation id="3852" st_id="616" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:10 %weights3_addr_1 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="weights3_addr_1"/></StgValue>
</operation>

<operation id="3853" st_id="616" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="64" op_0_bw="8">
<![CDATA[
.split20:11 %weights3_load_1 = load i8 %weights3_addr_1

]]></Node>
<StgValue><ssdm name="weights3_load_1"/></StgValue>
</operation>
</state>

<state id="617" st_id="617">

<operation id="3854" st_id="617" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="64" op_0_bw="64">
<![CDATA[
.split20:5 %bitcast_ln69 = bitcast i64 %weights3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln69"/></StgValue>
</operation>

<operation id="3855" st_id="617" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:6 %mul6_i2 = dmul i64 %bitcast_ln69, i64 %activations2_load_2

]]></Node>
<StgValue><ssdm name="mul6_i2"/></StgValue>
</operation>

<operation id="3856" st_id="617" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="64" op_0_bw="8">
<![CDATA[
.split20:11 %weights3_load_1 = load i8 %weights3_addr_1

]]></Node>
<StgValue><ssdm name="weights3_load_1"/></StgValue>
</operation>

<operation id="3857" st_id="617" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:15 %or_ln69_1 = or i8 %tmp_11, i8 2

]]></Node>
<StgValue><ssdm name="or_ln69_1"/></StgValue>
</operation>

<operation id="3858" st_id="617" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="8">
<![CDATA[
.split20:16 %zext_ln69_2 = zext i8 %or_ln69_1

]]></Node>
<StgValue><ssdm name="zext_ln69_2"/></StgValue>
</operation>

<operation id="3859" st_id="617" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:17 %weights3_addr_2 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_2

]]></Node>
<StgValue><ssdm name="weights3_addr_2"/></StgValue>
</operation>

<operation id="3860" st_id="617" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="64" op_0_bw="8">
<![CDATA[
.split20:18 %weights3_load_2 = load i8 %weights3_addr_2

]]></Node>
<StgValue><ssdm name="weights3_load_2"/></StgValue>
</operation>
</state>

<state id="618" st_id="618">

<operation id="3861" st_id="618" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:6 %mul6_i2 = dmul i64 %bitcast_ln69, i64 %activations2_load_2

]]></Node>
<StgValue><ssdm name="mul6_i2"/></StgValue>
</operation>

<operation id="3862" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="64" op_0_bw="64">
<![CDATA[
.split20:12 %bitcast_ln69_1 = bitcast i64 %weights3_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln69_1"/></StgValue>
</operation>

<operation id="3863" st_id="618" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:13 %mul6_i2_1 = dmul i64 %bitcast_ln69_1, i64 %activations2_load_4

]]></Node>
<StgValue><ssdm name="mul6_i2_1"/></StgValue>
</operation>

<operation id="3864" st_id="618" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="64" op_0_bw="8">
<![CDATA[
.split20:18 %weights3_load_2 = load i8 %weights3_addr_2

]]></Node>
<StgValue><ssdm name="weights3_load_2"/></StgValue>
</operation>

<operation id="3865" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:22 %or_ln69_2 = or i8 %tmp_11, i8 3

]]></Node>
<StgValue><ssdm name="or_ln69_2"/></StgValue>
</operation>

<operation id="3866" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="64" op_0_bw="8">
<![CDATA[
.split20:23 %zext_ln69_3 = zext i8 %or_ln69_2

]]></Node>
<StgValue><ssdm name="zext_ln69_3"/></StgValue>
</operation>

<operation id="3867" st_id="618" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:24 %weights3_addr_3 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_3

]]></Node>
<StgValue><ssdm name="weights3_addr_3"/></StgValue>
</operation>

<operation id="3868" st_id="618" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="8">
<![CDATA[
.split20:25 %weights3_load_3 = load i8 %weights3_addr_3

]]></Node>
<StgValue><ssdm name="weights3_load_3"/></StgValue>
</operation>
</state>

<state id="619" st_id="619">

<operation id="3869" st_id="619" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:6 %mul6_i2 = dmul i64 %bitcast_ln69, i64 %activations2_load_2

]]></Node>
<StgValue><ssdm name="mul6_i2"/></StgValue>
</operation>

<operation id="3870" st_id="619" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:13 %mul6_i2_1 = dmul i64 %bitcast_ln69_1, i64 %activations2_load_4

]]></Node>
<StgValue><ssdm name="mul6_i2_1"/></StgValue>
</operation>

<operation id="3871" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="64" op_0_bw="64">
<![CDATA[
.split20:19 %bitcast_ln69_2 = bitcast i64 %weights3_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln69_2"/></StgValue>
</operation>

<operation id="3872" st_id="619" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:20 %mul6_i2_2 = dmul i64 %bitcast_ln69_2, i64 %activations2_load_5

]]></Node>
<StgValue><ssdm name="mul6_i2_2"/></StgValue>
</operation>

<operation id="3873" st_id="619" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="8">
<![CDATA[
.split20:25 %weights3_load_3 = load i8 %weights3_addr_3

]]></Node>
<StgValue><ssdm name="weights3_load_3"/></StgValue>
</operation>

<operation id="3874" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:29 %or_ln69_3 = or i8 %tmp_11, i8 4

]]></Node>
<StgValue><ssdm name="or_ln69_3"/></StgValue>
</operation>

<operation id="3875" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="8">
<![CDATA[
.split20:30 %zext_ln69_4 = zext i8 %or_ln69_3

]]></Node>
<StgValue><ssdm name="zext_ln69_4"/></StgValue>
</operation>

<operation id="3876" st_id="619" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:31 %weights3_addr_4 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_4

]]></Node>
<StgValue><ssdm name="weights3_addr_4"/></StgValue>
</operation>

<operation id="3877" st_id="619" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="8">
<![CDATA[
.split20:32 %weights3_load_4 = load i8 %weights3_addr_4

]]></Node>
<StgValue><ssdm name="weights3_load_4"/></StgValue>
</operation>
</state>

<state id="620" st_id="620">

<operation id="3878" st_id="620" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:6 %mul6_i2 = dmul i64 %bitcast_ln69, i64 %activations2_load_2

]]></Node>
<StgValue><ssdm name="mul6_i2"/></StgValue>
</operation>

<operation id="3879" st_id="620" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:13 %mul6_i2_1 = dmul i64 %bitcast_ln69_1, i64 %activations2_load_4

]]></Node>
<StgValue><ssdm name="mul6_i2_1"/></StgValue>
</operation>

<operation id="3880" st_id="620" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:20 %mul6_i2_2 = dmul i64 %bitcast_ln69_2, i64 %activations2_load_5

]]></Node>
<StgValue><ssdm name="mul6_i2_2"/></StgValue>
</operation>

<operation id="3881" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="64" op_0_bw="64">
<![CDATA[
.split20:26 %bitcast_ln69_3 = bitcast i64 %weights3_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln69_3"/></StgValue>
</operation>

<operation id="3882" st_id="620" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:27 %mul6_i2_3 = dmul i64 %bitcast_ln69_3, i64 %activations2_load_6

]]></Node>
<StgValue><ssdm name="mul6_i2_3"/></StgValue>
</operation>

<operation id="3883" st_id="620" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="8">
<![CDATA[
.split20:32 %weights3_load_4 = load i8 %weights3_addr_4

]]></Node>
<StgValue><ssdm name="weights3_load_4"/></StgValue>
</operation>

<operation id="3884" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:36 %or_ln69_4 = or i8 %tmp_11, i8 5

]]></Node>
<StgValue><ssdm name="or_ln69_4"/></StgValue>
</operation>

<operation id="3885" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="8">
<![CDATA[
.split20:37 %zext_ln69_5 = zext i8 %or_ln69_4

]]></Node>
<StgValue><ssdm name="zext_ln69_5"/></StgValue>
</operation>

<operation id="3886" st_id="620" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:38 %weights3_addr_5 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_5

]]></Node>
<StgValue><ssdm name="weights3_addr_5"/></StgValue>
</operation>

<operation id="3887" st_id="620" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="8">
<![CDATA[
.split20:39 %weights3_load_5 = load i8 %weights3_addr_5

]]></Node>
<StgValue><ssdm name="weights3_load_5"/></StgValue>
</operation>
</state>

<state id="621" st_id="621">

<operation id="3888" st_id="621" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:6 %mul6_i2 = dmul i64 %bitcast_ln69, i64 %activations2_load_2

]]></Node>
<StgValue><ssdm name="mul6_i2"/></StgValue>
</operation>

<operation id="3889" st_id="621" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:13 %mul6_i2_1 = dmul i64 %bitcast_ln69_1, i64 %activations2_load_4

]]></Node>
<StgValue><ssdm name="mul6_i2_1"/></StgValue>
</operation>

<operation id="3890" st_id="621" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:20 %mul6_i2_2 = dmul i64 %bitcast_ln69_2, i64 %activations2_load_5

]]></Node>
<StgValue><ssdm name="mul6_i2_2"/></StgValue>
</operation>

<operation id="3891" st_id="621" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:27 %mul6_i2_3 = dmul i64 %bitcast_ln69_3, i64 %activations2_load_6

]]></Node>
<StgValue><ssdm name="mul6_i2_3"/></StgValue>
</operation>

<operation id="3892" st_id="621" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64">
<![CDATA[
.split20:33 %bitcast_ln69_4 = bitcast i64 %weights3_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln69_4"/></StgValue>
</operation>

<operation id="3893" st_id="621" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:34 %mul6_i2_4 = dmul i64 %bitcast_ln69_4, i64 %activations2_load_7

]]></Node>
<StgValue><ssdm name="mul6_i2_4"/></StgValue>
</operation>

<operation id="3894" st_id="621" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="8">
<![CDATA[
.split20:39 %weights3_load_5 = load i8 %weights3_addr_5

]]></Node>
<StgValue><ssdm name="weights3_load_5"/></StgValue>
</operation>

<operation id="3895" st_id="621" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:43 %or_ln69_5 = or i8 %tmp_11, i8 6

]]></Node>
<StgValue><ssdm name="or_ln69_5"/></StgValue>
</operation>

<operation id="3896" st_id="621" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="64" op_0_bw="8">
<![CDATA[
.split20:44 %zext_ln69_6 = zext i8 %or_ln69_5

]]></Node>
<StgValue><ssdm name="zext_ln69_6"/></StgValue>
</operation>

<operation id="3897" st_id="621" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:45 %weights3_addr_6 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_6

]]></Node>
<StgValue><ssdm name="weights3_addr_6"/></StgValue>
</operation>

<operation id="3898" st_id="621" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="64" op_0_bw="8">
<![CDATA[
.split20:46 %weights3_load_6 = load i8 %weights3_addr_6

]]></Node>
<StgValue><ssdm name="weights3_load_6"/></StgValue>
</operation>
</state>

<state id="622" st_id="622">

<operation id="3899" st_id="622" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:6 %mul6_i2 = dmul i64 %bitcast_ln69, i64 %activations2_load_2

]]></Node>
<StgValue><ssdm name="mul6_i2"/></StgValue>
</operation>

<operation id="3900" st_id="622" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:13 %mul6_i2_1 = dmul i64 %bitcast_ln69_1, i64 %activations2_load_4

]]></Node>
<StgValue><ssdm name="mul6_i2_1"/></StgValue>
</operation>

<operation id="3901" st_id="622" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:20 %mul6_i2_2 = dmul i64 %bitcast_ln69_2, i64 %activations2_load_5

]]></Node>
<StgValue><ssdm name="mul6_i2_2"/></StgValue>
</operation>

<operation id="3902" st_id="622" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:27 %mul6_i2_3 = dmul i64 %bitcast_ln69_3, i64 %activations2_load_6

]]></Node>
<StgValue><ssdm name="mul6_i2_3"/></StgValue>
</operation>

<operation id="3903" st_id="622" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:34 %mul6_i2_4 = dmul i64 %bitcast_ln69_4, i64 %activations2_load_7

]]></Node>
<StgValue><ssdm name="mul6_i2_4"/></StgValue>
</operation>

<operation id="3904" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="64" op_0_bw="64">
<![CDATA[
.split20:40 %bitcast_ln69_5 = bitcast i64 %weights3_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln69_5"/></StgValue>
</operation>

<operation id="3905" st_id="622" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:41 %mul6_i2_5 = dmul i64 %bitcast_ln69_5, i64 %activations2_load_8

]]></Node>
<StgValue><ssdm name="mul6_i2_5"/></StgValue>
</operation>

<operation id="3906" st_id="622" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="64" op_0_bw="8">
<![CDATA[
.split20:46 %weights3_load_6 = load i8 %weights3_addr_6

]]></Node>
<StgValue><ssdm name="weights3_load_6"/></StgValue>
</operation>

<operation id="3907" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:50 %or_ln69_6 = or i8 %tmp_11, i8 7

]]></Node>
<StgValue><ssdm name="or_ln69_6"/></StgValue>
</operation>

<operation id="3908" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="64" op_0_bw="8">
<![CDATA[
.split20:51 %zext_ln69_7 = zext i8 %or_ln69_6

]]></Node>
<StgValue><ssdm name="zext_ln69_7"/></StgValue>
</operation>

<operation id="3909" st_id="622" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:52 %weights3_addr_7 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_7

]]></Node>
<StgValue><ssdm name="weights3_addr_7"/></StgValue>
</operation>

<operation id="3910" st_id="622" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="64" op_0_bw="8">
<![CDATA[
.split20:53 %weights3_load_7 = load i8 %weights3_addr_7

]]></Node>
<StgValue><ssdm name="weights3_load_7"/></StgValue>
</operation>
</state>

<state id="623" st_id="623">

<operation id="3911" st_id="623" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:7 %add9_i2 = dadd i64 %mul6_i2, i64 0

]]></Node>
<StgValue><ssdm name="add9_i2"/></StgValue>
</operation>

<operation id="3912" st_id="623" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:13 %mul6_i2_1 = dmul i64 %bitcast_ln69_1, i64 %activations2_load_4

]]></Node>
<StgValue><ssdm name="mul6_i2_1"/></StgValue>
</operation>

<operation id="3913" st_id="623" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:20 %mul6_i2_2 = dmul i64 %bitcast_ln69_2, i64 %activations2_load_5

]]></Node>
<StgValue><ssdm name="mul6_i2_2"/></StgValue>
</operation>

<operation id="3914" st_id="623" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:27 %mul6_i2_3 = dmul i64 %bitcast_ln69_3, i64 %activations2_load_6

]]></Node>
<StgValue><ssdm name="mul6_i2_3"/></StgValue>
</operation>

<operation id="3915" st_id="623" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:34 %mul6_i2_4 = dmul i64 %bitcast_ln69_4, i64 %activations2_load_7

]]></Node>
<StgValue><ssdm name="mul6_i2_4"/></StgValue>
</operation>

<operation id="3916" st_id="623" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:41 %mul6_i2_5 = dmul i64 %bitcast_ln69_5, i64 %activations2_load_8

]]></Node>
<StgValue><ssdm name="mul6_i2_5"/></StgValue>
</operation>

<operation id="3917" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="64">
<![CDATA[
.split20:47 %bitcast_ln69_6 = bitcast i64 %weights3_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln69_6"/></StgValue>
</operation>

<operation id="3918" st_id="623" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:48 %mul6_i2_6 = dmul i64 %bitcast_ln69_6, i64 %activations2_load_9

]]></Node>
<StgValue><ssdm name="mul6_i2_6"/></StgValue>
</operation>

<operation id="3919" st_id="623" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="64" op_0_bw="8">
<![CDATA[
.split20:53 %weights3_load_7 = load i8 %weights3_addr_7

]]></Node>
<StgValue><ssdm name="weights3_load_7"/></StgValue>
</operation>

<operation id="3920" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:57 %or_ln69_7 = or i8 %tmp_11, i8 8

]]></Node>
<StgValue><ssdm name="or_ln69_7"/></StgValue>
</operation>

<operation id="3921" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="64" op_0_bw="8">
<![CDATA[
.split20:58 %zext_ln69_8 = zext i8 %or_ln69_7

]]></Node>
<StgValue><ssdm name="zext_ln69_8"/></StgValue>
</operation>

<operation id="3922" st_id="623" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:59 %weights3_addr_8 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_8

]]></Node>
<StgValue><ssdm name="weights3_addr_8"/></StgValue>
</operation>

<operation id="3923" st_id="623" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="8">
<![CDATA[
.split20:60 %weights3_load_8 = load i8 %weights3_addr_8

]]></Node>
<StgValue><ssdm name="weights3_load_8"/></StgValue>
</operation>
</state>

<state id="624" st_id="624">

<operation id="3924" st_id="624" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:7 %add9_i2 = dadd i64 %mul6_i2, i64 0

]]></Node>
<StgValue><ssdm name="add9_i2"/></StgValue>
</operation>

<operation id="3925" st_id="624" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:20 %mul6_i2_2 = dmul i64 %bitcast_ln69_2, i64 %activations2_load_5

]]></Node>
<StgValue><ssdm name="mul6_i2_2"/></StgValue>
</operation>

<operation id="3926" st_id="624" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:27 %mul6_i2_3 = dmul i64 %bitcast_ln69_3, i64 %activations2_load_6

]]></Node>
<StgValue><ssdm name="mul6_i2_3"/></StgValue>
</operation>

<operation id="3927" st_id="624" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:34 %mul6_i2_4 = dmul i64 %bitcast_ln69_4, i64 %activations2_load_7

]]></Node>
<StgValue><ssdm name="mul6_i2_4"/></StgValue>
</operation>

<operation id="3928" st_id="624" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:41 %mul6_i2_5 = dmul i64 %bitcast_ln69_5, i64 %activations2_load_8

]]></Node>
<StgValue><ssdm name="mul6_i2_5"/></StgValue>
</operation>

<operation id="3929" st_id="624" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:48 %mul6_i2_6 = dmul i64 %bitcast_ln69_6, i64 %activations2_load_9

]]></Node>
<StgValue><ssdm name="mul6_i2_6"/></StgValue>
</operation>

<operation id="3930" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="64">
<![CDATA[
.split20:54 %bitcast_ln69_7 = bitcast i64 %weights3_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln69_7"/></StgValue>
</operation>

<operation id="3931" st_id="624" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:55 %mul6_i2_7 = dmul i64 %bitcast_ln69_7, i64 %activations2_load_10

]]></Node>
<StgValue><ssdm name="mul6_i2_7"/></StgValue>
</operation>

<operation id="3932" st_id="624" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="8">
<![CDATA[
.split20:60 %weights3_load_8 = load i8 %weights3_addr_8

]]></Node>
<StgValue><ssdm name="weights3_load_8"/></StgValue>
</operation>

<operation id="3933" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:64 %or_ln69_8 = or i8 %tmp_11, i8 9

]]></Node>
<StgValue><ssdm name="or_ln69_8"/></StgValue>
</operation>

<operation id="3934" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="8">
<![CDATA[
.split20:65 %zext_ln69_9 = zext i8 %or_ln69_8

]]></Node>
<StgValue><ssdm name="zext_ln69_9"/></StgValue>
</operation>

<operation id="3935" st_id="624" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:66 %weights3_addr_9 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_9

]]></Node>
<StgValue><ssdm name="weights3_addr_9"/></StgValue>
</operation>

<operation id="3936" st_id="624" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="8">
<![CDATA[
.split20:67 %weights3_load_9 = load i8 %weights3_addr_9

]]></Node>
<StgValue><ssdm name="weights3_load_9"/></StgValue>
</operation>
</state>

<state id="625" st_id="625">

<operation id="3937" st_id="625" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:7 %add9_i2 = dadd i64 %mul6_i2, i64 0

]]></Node>
<StgValue><ssdm name="add9_i2"/></StgValue>
</operation>

<operation id="3938" st_id="625" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:27 %mul6_i2_3 = dmul i64 %bitcast_ln69_3, i64 %activations2_load_6

]]></Node>
<StgValue><ssdm name="mul6_i2_3"/></StgValue>
</operation>

<operation id="3939" st_id="625" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:34 %mul6_i2_4 = dmul i64 %bitcast_ln69_4, i64 %activations2_load_7

]]></Node>
<StgValue><ssdm name="mul6_i2_4"/></StgValue>
</operation>

<operation id="3940" st_id="625" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:41 %mul6_i2_5 = dmul i64 %bitcast_ln69_5, i64 %activations2_load_8

]]></Node>
<StgValue><ssdm name="mul6_i2_5"/></StgValue>
</operation>

<operation id="3941" st_id="625" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:48 %mul6_i2_6 = dmul i64 %bitcast_ln69_6, i64 %activations2_load_9

]]></Node>
<StgValue><ssdm name="mul6_i2_6"/></StgValue>
</operation>

<operation id="3942" st_id="625" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:55 %mul6_i2_7 = dmul i64 %bitcast_ln69_7, i64 %activations2_load_10

]]></Node>
<StgValue><ssdm name="mul6_i2_7"/></StgValue>
</operation>

<operation id="3943" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="64">
<![CDATA[
.split20:61 %bitcast_ln69_8 = bitcast i64 %weights3_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln69_8"/></StgValue>
</operation>

<operation id="3944" st_id="625" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:62 %mul6_i2_8 = dmul i64 %bitcast_ln69_8, i64 %activations2_load_11

]]></Node>
<StgValue><ssdm name="mul6_i2_8"/></StgValue>
</operation>

<operation id="3945" st_id="625" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="8">
<![CDATA[
.split20:67 %weights3_load_9 = load i8 %weights3_addr_9

]]></Node>
<StgValue><ssdm name="weights3_load_9"/></StgValue>
</operation>

<operation id="3946" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:71 %or_ln69_9 = or i8 %tmp_11, i8 10

]]></Node>
<StgValue><ssdm name="or_ln69_9"/></StgValue>
</operation>

<operation id="3947" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="64" op_0_bw="8">
<![CDATA[
.split20:72 %zext_ln69_10 = zext i8 %or_ln69_9

]]></Node>
<StgValue><ssdm name="zext_ln69_10"/></StgValue>
</operation>

<operation id="3948" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:73 %weights3_addr_10 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_10

]]></Node>
<StgValue><ssdm name="weights3_addr_10"/></StgValue>
</operation>

<operation id="3949" st_id="625" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="8">
<![CDATA[
.split20:74 %weights3_load_10 = load i8 %weights3_addr_10

]]></Node>
<StgValue><ssdm name="weights3_load_10"/></StgValue>
</operation>
</state>

<state id="626" st_id="626">

<operation id="3950" st_id="626" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:7 %add9_i2 = dadd i64 %mul6_i2, i64 0

]]></Node>
<StgValue><ssdm name="add9_i2"/></StgValue>
</operation>

<operation id="3951" st_id="626" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:34 %mul6_i2_4 = dmul i64 %bitcast_ln69_4, i64 %activations2_load_7

]]></Node>
<StgValue><ssdm name="mul6_i2_4"/></StgValue>
</operation>

<operation id="3952" st_id="626" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:41 %mul6_i2_5 = dmul i64 %bitcast_ln69_5, i64 %activations2_load_8

]]></Node>
<StgValue><ssdm name="mul6_i2_5"/></StgValue>
</operation>

<operation id="3953" st_id="626" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:48 %mul6_i2_6 = dmul i64 %bitcast_ln69_6, i64 %activations2_load_9

]]></Node>
<StgValue><ssdm name="mul6_i2_6"/></StgValue>
</operation>

<operation id="3954" st_id="626" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:55 %mul6_i2_7 = dmul i64 %bitcast_ln69_7, i64 %activations2_load_10

]]></Node>
<StgValue><ssdm name="mul6_i2_7"/></StgValue>
</operation>

<operation id="3955" st_id="626" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:62 %mul6_i2_8 = dmul i64 %bitcast_ln69_8, i64 %activations2_load_11

]]></Node>
<StgValue><ssdm name="mul6_i2_8"/></StgValue>
</operation>

<operation id="3956" st_id="626" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="64" op_0_bw="64">
<![CDATA[
.split20:68 %bitcast_ln69_9 = bitcast i64 %weights3_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln69_9"/></StgValue>
</operation>

<operation id="3957" st_id="626" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:69 %mul6_i2_9 = dmul i64 %bitcast_ln69_9, i64 %activations2_load_12

]]></Node>
<StgValue><ssdm name="mul6_i2_9"/></StgValue>
</operation>

<operation id="3958" st_id="626" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="8">
<![CDATA[
.split20:74 %weights3_load_10 = load i8 %weights3_addr_10

]]></Node>
<StgValue><ssdm name="weights3_load_10"/></StgValue>
</operation>

<operation id="3959" st_id="626" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:78 %or_ln69_10 = or i8 %tmp_11, i8 11

]]></Node>
<StgValue><ssdm name="or_ln69_10"/></StgValue>
</operation>

<operation id="3960" st_id="626" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="64" op_0_bw="8">
<![CDATA[
.split20:79 %zext_ln69_11 = zext i8 %or_ln69_10

]]></Node>
<StgValue><ssdm name="zext_ln69_11"/></StgValue>
</operation>

<operation id="3961" st_id="626" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:80 %weights3_addr_11 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_11

]]></Node>
<StgValue><ssdm name="weights3_addr_11"/></StgValue>
</operation>

<operation id="3962" st_id="626" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="64" op_0_bw="8">
<![CDATA[
.split20:81 %weights3_load_11 = load i8 %weights3_addr_11

]]></Node>
<StgValue><ssdm name="weights3_load_11"/></StgValue>
</operation>
</state>

<state id="627" st_id="627">

<operation id="3963" st_id="627" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:7 %add9_i2 = dadd i64 %mul6_i2, i64 0

]]></Node>
<StgValue><ssdm name="add9_i2"/></StgValue>
</operation>

<operation id="3964" st_id="627" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:41 %mul6_i2_5 = dmul i64 %bitcast_ln69_5, i64 %activations2_load_8

]]></Node>
<StgValue><ssdm name="mul6_i2_5"/></StgValue>
</operation>

<operation id="3965" st_id="627" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:48 %mul6_i2_6 = dmul i64 %bitcast_ln69_6, i64 %activations2_load_9

]]></Node>
<StgValue><ssdm name="mul6_i2_6"/></StgValue>
</operation>

<operation id="3966" st_id="627" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:55 %mul6_i2_7 = dmul i64 %bitcast_ln69_7, i64 %activations2_load_10

]]></Node>
<StgValue><ssdm name="mul6_i2_7"/></StgValue>
</operation>

<operation id="3967" st_id="627" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:62 %mul6_i2_8 = dmul i64 %bitcast_ln69_8, i64 %activations2_load_11

]]></Node>
<StgValue><ssdm name="mul6_i2_8"/></StgValue>
</operation>

<operation id="3968" st_id="627" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:69 %mul6_i2_9 = dmul i64 %bitcast_ln69_9, i64 %activations2_load_12

]]></Node>
<StgValue><ssdm name="mul6_i2_9"/></StgValue>
</operation>

<operation id="3969" st_id="627" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="64" op_0_bw="64">
<![CDATA[
.split20:75 %bitcast_ln69_10 = bitcast i64 %weights3_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln69_10"/></StgValue>
</operation>

<operation id="3970" st_id="627" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:76 %mul6_i2_s = dmul i64 %bitcast_ln69_10, i64 %activations2_load_13

]]></Node>
<StgValue><ssdm name="mul6_i2_s"/></StgValue>
</operation>

<operation id="3971" st_id="627" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="64" op_0_bw="8">
<![CDATA[
.split20:81 %weights3_load_11 = load i8 %weights3_addr_11

]]></Node>
<StgValue><ssdm name="weights3_load_11"/></StgValue>
</operation>

<operation id="3972" st_id="627" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:85 %or_ln69_11 = or i8 %tmp_11, i8 12

]]></Node>
<StgValue><ssdm name="or_ln69_11"/></StgValue>
</operation>

<operation id="3973" st_id="627" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="8">
<![CDATA[
.split20:86 %zext_ln69_12 = zext i8 %or_ln69_11

]]></Node>
<StgValue><ssdm name="zext_ln69_12"/></StgValue>
</operation>

<operation id="3974" st_id="627" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:87 %weights3_addr_12 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_12

]]></Node>
<StgValue><ssdm name="weights3_addr_12"/></StgValue>
</operation>

<operation id="3975" st_id="627" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="64" op_0_bw="8">
<![CDATA[
.split20:88 %weights3_load_12 = load i8 %weights3_addr_12

]]></Node>
<StgValue><ssdm name="weights3_load_12"/></StgValue>
</operation>
</state>

<state id="628" st_id="628">

<operation id="3976" st_id="628" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:14 %add9_i2_1 = dadd i64 %add9_i2, i64 %mul6_i2_1

]]></Node>
<StgValue><ssdm name="add9_i2_1"/></StgValue>
</operation>

<operation id="3977" st_id="628" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:48 %mul6_i2_6 = dmul i64 %bitcast_ln69_6, i64 %activations2_load_9

]]></Node>
<StgValue><ssdm name="mul6_i2_6"/></StgValue>
</operation>

<operation id="3978" st_id="628" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:55 %mul6_i2_7 = dmul i64 %bitcast_ln69_7, i64 %activations2_load_10

]]></Node>
<StgValue><ssdm name="mul6_i2_7"/></StgValue>
</operation>

<operation id="3979" st_id="628" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:62 %mul6_i2_8 = dmul i64 %bitcast_ln69_8, i64 %activations2_load_11

]]></Node>
<StgValue><ssdm name="mul6_i2_8"/></StgValue>
</operation>

<operation id="3980" st_id="628" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:69 %mul6_i2_9 = dmul i64 %bitcast_ln69_9, i64 %activations2_load_12

]]></Node>
<StgValue><ssdm name="mul6_i2_9"/></StgValue>
</operation>

<operation id="3981" st_id="628" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:76 %mul6_i2_s = dmul i64 %bitcast_ln69_10, i64 %activations2_load_13

]]></Node>
<StgValue><ssdm name="mul6_i2_s"/></StgValue>
</operation>

<operation id="3982" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="64" op_0_bw="64">
<![CDATA[
.split20:82 %bitcast_ln69_11 = bitcast i64 %weights3_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln69_11"/></StgValue>
</operation>

<operation id="3983" st_id="628" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:83 %mul6_i2_10 = dmul i64 %bitcast_ln69_11, i64 %activations2_load_14

]]></Node>
<StgValue><ssdm name="mul6_i2_10"/></StgValue>
</operation>

<operation id="3984" st_id="628" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="64" op_0_bw="8">
<![CDATA[
.split20:88 %weights3_load_12 = load i8 %weights3_addr_12

]]></Node>
<StgValue><ssdm name="weights3_load_12"/></StgValue>
</operation>

<operation id="3985" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:92 %or_ln69_12 = or i8 %tmp_11, i8 13

]]></Node>
<StgValue><ssdm name="or_ln69_12"/></StgValue>
</operation>

<operation id="3986" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="8">
<![CDATA[
.split20:93 %zext_ln69_13 = zext i8 %or_ln69_12

]]></Node>
<StgValue><ssdm name="zext_ln69_13"/></StgValue>
</operation>

<operation id="3987" st_id="628" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:94 %weights3_addr_13 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_13

]]></Node>
<StgValue><ssdm name="weights3_addr_13"/></StgValue>
</operation>

<operation id="3988" st_id="628" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="64" op_0_bw="8">
<![CDATA[
.split20:95 %weights3_load_13 = load i8 %weights3_addr_13

]]></Node>
<StgValue><ssdm name="weights3_load_13"/></StgValue>
</operation>
</state>

<state id="629" st_id="629">

<operation id="3989" st_id="629" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:14 %add9_i2_1 = dadd i64 %add9_i2, i64 %mul6_i2_1

]]></Node>
<StgValue><ssdm name="add9_i2_1"/></StgValue>
</operation>

<operation id="3990" st_id="629" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:55 %mul6_i2_7 = dmul i64 %bitcast_ln69_7, i64 %activations2_load_10

]]></Node>
<StgValue><ssdm name="mul6_i2_7"/></StgValue>
</operation>

<operation id="3991" st_id="629" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:62 %mul6_i2_8 = dmul i64 %bitcast_ln69_8, i64 %activations2_load_11

]]></Node>
<StgValue><ssdm name="mul6_i2_8"/></StgValue>
</operation>

<operation id="3992" st_id="629" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:69 %mul6_i2_9 = dmul i64 %bitcast_ln69_9, i64 %activations2_load_12

]]></Node>
<StgValue><ssdm name="mul6_i2_9"/></StgValue>
</operation>

<operation id="3993" st_id="629" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:76 %mul6_i2_s = dmul i64 %bitcast_ln69_10, i64 %activations2_load_13

]]></Node>
<StgValue><ssdm name="mul6_i2_s"/></StgValue>
</operation>

<operation id="3994" st_id="629" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:83 %mul6_i2_10 = dmul i64 %bitcast_ln69_11, i64 %activations2_load_14

]]></Node>
<StgValue><ssdm name="mul6_i2_10"/></StgValue>
</operation>

<operation id="3995" st_id="629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="64" op_0_bw="64">
<![CDATA[
.split20:89 %bitcast_ln69_12 = bitcast i64 %weights3_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln69_12"/></StgValue>
</operation>

<operation id="3996" st_id="629" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:90 %mul6_i2_11 = dmul i64 %bitcast_ln69_12, i64 %activations2_load_15

]]></Node>
<StgValue><ssdm name="mul6_i2_11"/></StgValue>
</operation>

<operation id="3997" st_id="629" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="64" op_0_bw="8">
<![CDATA[
.split20:95 %weights3_load_13 = load i8 %weights3_addr_13

]]></Node>
<StgValue><ssdm name="weights3_load_13"/></StgValue>
</operation>

<operation id="3998" st_id="629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:99 %or_ln69_13 = or i8 %tmp_11, i8 14

]]></Node>
<StgValue><ssdm name="or_ln69_13"/></StgValue>
</operation>

<operation id="3999" st_id="629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="8">
<![CDATA[
.split20:100 %zext_ln69_14 = zext i8 %or_ln69_13

]]></Node>
<StgValue><ssdm name="zext_ln69_14"/></StgValue>
</operation>

<operation id="4000" st_id="629" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:101 %weights3_addr_14 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_14

]]></Node>
<StgValue><ssdm name="weights3_addr_14"/></StgValue>
</operation>

<operation id="4001" st_id="629" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="8">
<![CDATA[
.split20:102 %weights3_load_14 = load i8 %weights3_addr_14

]]></Node>
<StgValue><ssdm name="weights3_load_14"/></StgValue>
</operation>
</state>

<state id="630" st_id="630">

<operation id="4002" st_id="630" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:14 %add9_i2_1 = dadd i64 %add9_i2, i64 %mul6_i2_1

]]></Node>
<StgValue><ssdm name="add9_i2_1"/></StgValue>
</operation>

<operation id="4003" st_id="630" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:62 %mul6_i2_8 = dmul i64 %bitcast_ln69_8, i64 %activations2_load_11

]]></Node>
<StgValue><ssdm name="mul6_i2_8"/></StgValue>
</operation>

<operation id="4004" st_id="630" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:69 %mul6_i2_9 = dmul i64 %bitcast_ln69_9, i64 %activations2_load_12

]]></Node>
<StgValue><ssdm name="mul6_i2_9"/></StgValue>
</operation>

<operation id="4005" st_id="630" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:76 %mul6_i2_s = dmul i64 %bitcast_ln69_10, i64 %activations2_load_13

]]></Node>
<StgValue><ssdm name="mul6_i2_s"/></StgValue>
</operation>

<operation id="4006" st_id="630" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:83 %mul6_i2_10 = dmul i64 %bitcast_ln69_11, i64 %activations2_load_14

]]></Node>
<StgValue><ssdm name="mul6_i2_10"/></StgValue>
</operation>

<operation id="4007" st_id="630" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:90 %mul6_i2_11 = dmul i64 %bitcast_ln69_12, i64 %activations2_load_15

]]></Node>
<StgValue><ssdm name="mul6_i2_11"/></StgValue>
</operation>

<operation id="4008" st_id="630" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="64" op_0_bw="64">
<![CDATA[
.split20:96 %bitcast_ln69_13 = bitcast i64 %weights3_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln69_13"/></StgValue>
</operation>

<operation id="4009" st_id="630" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:97 %mul6_i2_12 = dmul i64 %bitcast_ln69_13, i64 %activations2_load_16

]]></Node>
<StgValue><ssdm name="mul6_i2_12"/></StgValue>
</operation>

<operation id="4010" st_id="630" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="8">
<![CDATA[
.split20:102 %weights3_load_14 = load i8 %weights3_addr_14

]]></Node>
<StgValue><ssdm name="weights3_load_14"/></StgValue>
</operation>

<operation id="4011" st_id="630" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:106 %or_ln69_14 = or i8 %tmp_11, i8 15

]]></Node>
<StgValue><ssdm name="or_ln69_14"/></StgValue>
</operation>

<operation id="4012" st_id="630" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="8">
<![CDATA[
.split20:107 %zext_ln69_15 = zext i8 %or_ln69_14

]]></Node>
<StgValue><ssdm name="zext_ln69_15"/></StgValue>
</operation>

<operation id="4013" st_id="630" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:108 %weights3_addr_15 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_15

]]></Node>
<StgValue><ssdm name="weights3_addr_15"/></StgValue>
</operation>

<operation id="4014" st_id="630" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="64" op_0_bw="8">
<![CDATA[
.split20:109 %weights3_load_15 = load i8 %weights3_addr_15

]]></Node>
<StgValue><ssdm name="weights3_load_15"/></StgValue>
</operation>
</state>

<state id="631" st_id="631">

<operation id="4015" st_id="631" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:14 %add9_i2_1 = dadd i64 %add9_i2, i64 %mul6_i2_1

]]></Node>
<StgValue><ssdm name="add9_i2_1"/></StgValue>
</operation>

<operation id="4016" st_id="631" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:69 %mul6_i2_9 = dmul i64 %bitcast_ln69_9, i64 %activations2_load_12

]]></Node>
<StgValue><ssdm name="mul6_i2_9"/></StgValue>
</operation>

<operation id="4017" st_id="631" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:76 %mul6_i2_s = dmul i64 %bitcast_ln69_10, i64 %activations2_load_13

]]></Node>
<StgValue><ssdm name="mul6_i2_s"/></StgValue>
</operation>

<operation id="4018" st_id="631" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:83 %mul6_i2_10 = dmul i64 %bitcast_ln69_11, i64 %activations2_load_14

]]></Node>
<StgValue><ssdm name="mul6_i2_10"/></StgValue>
</operation>

<operation id="4019" st_id="631" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:90 %mul6_i2_11 = dmul i64 %bitcast_ln69_12, i64 %activations2_load_15

]]></Node>
<StgValue><ssdm name="mul6_i2_11"/></StgValue>
</operation>

<operation id="4020" st_id="631" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:97 %mul6_i2_12 = dmul i64 %bitcast_ln69_13, i64 %activations2_load_16

]]></Node>
<StgValue><ssdm name="mul6_i2_12"/></StgValue>
</operation>

<operation id="4021" st_id="631" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="64" op_0_bw="64">
<![CDATA[
.split20:103 %bitcast_ln69_14 = bitcast i64 %weights3_load_14

]]></Node>
<StgValue><ssdm name="bitcast_ln69_14"/></StgValue>
</operation>

<operation id="4022" st_id="631" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:104 %mul6_i2_13 = dmul i64 %bitcast_ln69_14, i64 %activations2_load_17

]]></Node>
<StgValue><ssdm name="mul6_i2_13"/></StgValue>
</operation>

<operation id="4023" st_id="631" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="64" op_0_bw="8">
<![CDATA[
.split20:109 %weights3_load_15 = load i8 %weights3_addr_15

]]></Node>
<StgValue><ssdm name="weights3_load_15"/></StgValue>
</operation>

<operation id="4024" st_id="631" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:113 %or_ln69_15 = or i8 %tmp_11, i8 16

]]></Node>
<StgValue><ssdm name="or_ln69_15"/></StgValue>
</operation>

<operation id="4025" st_id="631" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="64" op_0_bw="8">
<![CDATA[
.split20:114 %zext_ln69_16 = zext i8 %or_ln69_15

]]></Node>
<StgValue><ssdm name="zext_ln69_16"/></StgValue>
</operation>

<operation id="4026" st_id="631" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:115 %weights3_addr_16 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_16

]]></Node>
<StgValue><ssdm name="weights3_addr_16"/></StgValue>
</operation>

<operation id="4027" st_id="631" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="64" op_0_bw="8">
<![CDATA[
.split20:116 %weights3_load_16 = load i8 %weights3_addr_16

]]></Node>
<StgValue><ssdm name="weights3_load_16"/></StgValue>
</operation>
</state>

<state id="632" st_id="632">

<operation id="4028" st_id="632" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:14 %add9_i2_1 = dadd i64 %add9_i2, i64 %mul6_i2_1

]]></Node>
<StgValue><ssdm name="add9_i2_1"/></StgValue>
</operation>

<operation id="4029" st_id="632" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:76 %mul6_i2_s = dmul i64 %bitcast_ln69_10, i64 %activations2_load_13

]]></Node>
<StgValue><ssdm name="mul6_i2_s"/></StgValue>
</operation>

<operation id="4030" st_id="632" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:83 %mul6_i2_10 = dmul i64 %bitcast_ln69_11, i64 %activations2_load_14

]]></Node>
<StgValue><ssdm name="mul6_i2_10"/></StgValue>
</operation>

<operation id="4031" st_id="632" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:90 %mul6_i2_11 = dmul i64 %bitcast_ln69_12, i64 %activations2_load_15

]]></Node>
<StgValue><ssdm name="mul6_i2_11"/></StgValue>
</operation>

<operation id="4032" st_id="632" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:97 %mul6_i2_12 = dmul i64 %bitcast_ln69_13, i64 %activations2_load_16

]]></Node>
<StgValue><ssdm name="mul6_i2_12"/></StgValue>
</operation>

<operation id="4033" st_id="632" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:104 %mul6_i2_13 = dmul i64 %bitcast_ln69_14, i64 %activations2_load_17

]]></Node>
<StgValue><ssdm name="mul6_i2_13"/></StgValue>
</operation>

<operation id="4034" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64">
<![CDATA[
.split20:110 %bitcast_ln69_15 = bitcast i64 %weights3_load_15

]]></Node>
<StgValue><ssdm name="bitcast_ln69_15"/></StgValue>
</operation>

<operation id="4035" st_id="632" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:111 %mul6_i2_14 = dmul i64 %bitcast_ln69_15, i64 %activations2_load_18

]]></Node>
<StgValue><ssdm name="mul6_i2_14"/></StgValue>
</operation>

<operation id="4036" st_id="632" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="64" op_0_bw="8">
<![CDATA[
.split20:116 %weights3_load_16 = load i8 %weights3_addr_16

]]></Node>
<StgValue><ssdm name="weights3_load_16"/></StgValue>
</operation>

<operation id="4037" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:120 %or_ln69_16 = or i8 %tmp_11, i8 17

]]></Node>
<StgValue><ssdm name="or_ln69_16"/></StgValue>
</operation>

<operation id="4038" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="64" op_0_bw="8">
<![CDATA[
.split20:121 %zext_ln69_17 = zext i8 %or_ln69_16

]]></Node>
<StgValue><ssdm name="zext_ln69_17"/></StgValue>
</operation>

<operation id="4039" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:122 %weights3_addr_17 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_17

]]></Node>
<StgValue><ssdm name="weights3_addr_17"/></StgValue>
</operation>

<operation id="4040" st_id="632" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="64" op_0_bw="8">
<![CDATA[
.split20:123 %weights3_load_17 = load i8 %weights3_addr_17

]]></Node>
<StgValue><ssdm name="weights3_load_17"/></StgValue>
</operation>
</state>

<state id="633" st_id="633">

<operation id="4041" st_id="633" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:21 %add9_i2_2 = dadd i64 %add9_i2_1, i64 %mul6_i2_2

]]></Node>
<StgValue><ssdm name="add9_i2_2"/></StgValue>
</operation>

<operation id="4042" st_id="633" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:83 %mul6_i2_10 = dmul i64 %bitcast_ln69_11, i64 %activations2_load_14

]]></Node>
<StgValue><ssdm name="mul6_i2_10"/></StgValue>
</operation>

<operation id="4043" st_id="633" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:90 %mul6_i2_11 = dmul i64 %bitcast_ln69_12, i64 %activations2_load_15

]]></Node>
<StgValue><ssdm name="mul6_i2_11"/></StgValue>
</operation>

<operation id="4044" st_id="633" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:97 %mul6_i2_12 = dmul i64 %bitcast_ln69_13, i64 %activations2_load_16

]]></Node>
<StgValue><ssdm name="mul6_i2_12"/></StgValue>
</operation>

<operation id="4045" st_id="633" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:104 %mul6_i2_13 = dmul i64 %bitcast_ln69_14, i64 %activations2_load_17

]]></Node>
<StgValue><ssdm name="mul6_i2_13"/></StgValue>
</operation>

<operation id="4046" st_id="633" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:111 %mul6_i2_14 = dmul i64 %bitcast_ln69_15, i64 %activations2_load_18

]]></Node>
<StgValue><ssdm name="mul6_i2_14"/></StgValue>
</operation>

<operation id="4047" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="64">
<![CDATA[
.split20:117 %bitcast_ln69_16 = bitcast i64 %weights3_load_16

]]></Node>
<StgValue><ssdm name="bitcast_ln69_16"/></StgValue>
</operation>

<operation id="4048" st_id="633" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:118 %mul6_i2_15 = dmul i64 %bitcast_ln69_16, i64 %activations2_load_19

]]></Node>
<StgValue><ssdm name="mul6_i2_15"/></StgValue>
</operation>

<operation id="4049" st_id="633" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="64" op_0_bw="8">
<![CDATA[
.split20:123 %weights3_load_17 = load i8 %weights3_addr_17

]]></Node>
<StgValue><ssdm name="weights3_load_17"/></StgValue>
</operation>

<operation id="4050" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:127 %or_ln69_17 = or i8 %tmp_11, i8 18

]]></Node>
<StgValue><ssdm name="or_ln69_17"/></StgValue>
</operation>

<operation id="4051" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="64" op_0_bw="8">
<![CDATA[
.split20:128 %zext_ln69_18 = zext i8 %or_ln69_17

]]></Node>
<StgValue><ssdm name="zext_ln69_18"/></StgValue>
</operation>

<operation id="4052" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:129 %weights3_addr_18 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_18

]]></Node>
<StgValue><ssdm name="weights3_addr_18"/></StgValue>
</operation>

<operation id="4053" st_id="633" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="8">
<![CDATA[
.split20:130 %weights3_load_18 = load i8 %weights3_addr_18

]]></Node>
<StgValue><ssdm name="weights3_load_18"/></StgValue>
</operation>
</state>

<state id="634" st_id="634">

<operation id="4054" st_id="634" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:21 %add9_i2_2 = dadd i64 %add9_i2_1, i64 %mul6_i2_2

]]></Node>
<StgValue><ssdm name="add9_i2_2"/></StgValue>
</operation>

<operation id="4055" st_id="634" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:90 %mul6_i2_11 = dmul i64 %bitcast_ln69_12, i64 %activations2_load_15

]]></Node>
<StgValue><ssdm name="mul6_i2_11"/></StgValue>
</operation>

<operation id="4056" st_id="634" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:97 %mul6_i2_12 = dmul i64 %bitcast_ln69_13, i64 %activations2_load_16

]]></Node>
<StgValue><ssdm name="mul6_i2_12"/></StgValue>
</operation>

<operation id="4057" st_id="634" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:104 %mul6_i2_13 = dmul i64 %bitcast_ln69_14, i64 %activations2_load_17

]]></Node>
<StgValue><ssdm name="mul6_i2_13"/></StgValue>
</operation>

<operation id="4058" st_id="634" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:111 %mul6_i2_14 = dmul i64 %bitcast_ln69_15, i64 %activations2_load_18

]]></Node>
<StgValue><ssdm name="mul6_i2_14"/></StgValue>
</operation>

<operation id="4059" st_id="634" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:118 %mul6_i2_15 = dmul i64 %bitcast_ln69_16, i64 %activations2_load_19

]]></Node>
<StgValue><ssdm name="mul6_i2_15"/></StgValue>
</operation>

<operation id="4060" st_id="634" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="64" op_0_bw="64">
<![CDATA[
.split20:124 %bitcast_ln69_17 = bitcast i64 %weights3_load_17

]]></Node>
<StgValue><ssdm name="bitcast_ln69_17"/></StgValue>
</operation>

<operation id="4061" st_id="634" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:125 %mul6_i2_16 = dmul i64 %bitcast_ln69_17, i64 %activations2_load_20

]]></Node>
<StgValue><ssdm name="mul6_i2_16"/></StgValue>
</operation>

<operation id="4062" st_id="634" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="8">
<![CDATA[
.split20:130 %weights3_load_18 = load i8 %weights3_addr_18

]]></Node>
<StgValue><ssdm name="weights3_load_18"/></StgValue>
</operation>

<operation id="4063" st_id="634" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:134 %or_ln69_18 = or i8 %tmp_11, i8 19

]]></Node>
<StgValue><ssdm name="or_ln69_18"/></StgValue>
</operation>

<operation id="4064" st_id="634" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="8">
<![CDATA[
.split20:135 %zext_ln69_19 = zext i8 %or_ln69_18

]]></Node>
<StgValue><ssdm name="zext_ln69_19"/></StgValue>
</operation>

<operation id="4065" st_id="634" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:136 %weights3_addr_19 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_19

]]></Node>
<StgValue><ssdm name="weights3_addr_19"/></StgValue>
</operation>

<operation id="4066" st_id="634" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="8">
<![CDATA[
.split20:137 %weights3_load_19 = load i8 %weights3_addr_19

]]></Node>
<StgValue><ssdm name="weights3_load_19"/></StgValue>
</operation>
</state>

<state id="635" st_id="635">

<operation id="4067" st_id="635" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:21 %add9_i2_2 = dadd i64 %add9_i2_1, i64 %mul6_i2_2

]]></Node>
<StgValue><ssdm name="add9_i2_2"/></StgValue>
</operation>

<operation id="4068" st_id="635" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:97 %mul6_i2_12 = dmul i64 %bitcast_ln69_13, i64 %activations2_load_16

]]></Node>
<StgValue><ssdm name="mul6_i2_12"/></StgValue>
</operation>

<operation id="4069" st_id="635" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:104 %mul6_i2_13 = dmul i64 %bitcast_ln69_14, i64 %activations2_load_17

]]></Node>
<StgValue><ssdm name="mul6_i2_13"/></StgValue>
</operation>

<operation id="4070" st_id="635" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:111 %mul6_i2_14 = dmul i64 %bitcast_ln69_15, i64 %activations2_load_18

]]></Node>
<StgValue><ssdm name="mul6_i2_14"/></StgValue>
</operation>

<operation id="4071" st_id="635" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:118 %mul6_i2_15 = dmul i64 %bitcast_ln69_16, i64 %activations2_load_19

]]></Node>
<StgValue><ssdm name="mul6_i2_15"/></StgValue>
</operation>

<operation id="4072" st_id="635" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:125 %mul6_i2_16 = dmul i64 %bitcast_ln69_17, i64 %activations2_load_20

]]></Node>
<StgValue><ssdm name="mul6_i2_16"/></StgValue>
</operation>

<operation id="4073" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="64">
<![CDATA[
.split20:131 %bitcast_ln69_18 = bitcast i64 %weights3_load_18

]]></Node>
<StgValue><ssdm name="bitcast_ln69_18"/></StgValue>
</operation>

<operation id="4074" st_id="635" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:132 %mul6_i2_17 = dmul i64 %bitcast_ln69_18, i64 %activations2_load_21

]]></Node>
<StgValue><ssdm name="mul6_i2_17"/></StgValue>
</operation>

<operation id="4075" st_id="635" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="8">
<![CDATA[
.split20:137 %weights3_load_19 = load i8 %weights3_addr_19

]]></Node>
<StgValue><ssdm name="weights3_load_19"/></StgValue>
</operation>

<operation id="4076" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:141 %or_ln69_19 = or i8 %tmp_11, i8 20

]]></Node>
<StgValue><ssdm name="or_ln69_19"/></StgValue>
</operation>

<operation id="4077" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="64" op_0_bw="8">
<![CDATA[
.split20:142 %zext_ln69_20 = zext i8 %or_ln69_19

]]></Node>
<StgValue><ssdm name="zext_ln69_20"/></StgValue>
</operation>

<operation id="4078" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:143 %weights3_addr_20 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_20

]]></Node>
<StgValue><ssdm name="weights3_addr_20"/></StgValue>
</operation>

<operation id="4079" st_id="635" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="8">
<![CDATA[
.split20:144 %weights3_load_20 = load i8 %weights3_addr_20

]]></Node>
<StgValue><ssdm name="weights3_load_20"/></StgValue>
</operation>
</state>

<state id="636" st_id="636">

<operation id="4080" st_id="636" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:21 %add9_i2_2 = dadd i64 %add9_i2_1, i64 %mul6_i2_2

]]></Node>
<StgValue><ssdm name="add9_i2_2"/></StgValue>
</operation>

<operation id="4081" st_id="636" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:104 %mul6_i2_13 = dmul i64 %bitcast_ln69_14, i64 %activations2_load_17

]]></Node>
<StgValue><ssdm name="mul6_i2_13"/></StgValue>
</operation>

<operation id="4082" st_id="636" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:111 %mul6_i2_14 = dmul i64 %bitcast_ln69_15, i64 %activations2_load_18

]]></Node>
<StgValue><ssdm name="mul6_i2_14"/></StgValue>
</operation>

<operation id="4083" st_id="636" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:118 %mul6_i2_15 = dmul i64 %bitcast_ln69_16, i64 %activations2_load_19

]]></Node>
<StgValue><ssdm name="mul6_i2_15"/></StgValue>
</operation>

<operation id="4084" st_id="636" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:125 %mul6_i2_16 = dmul i64 %bitcast_ln69_17, i64 %activations2_load_20

]]></Node>
<StgValue><ssdm name="mul6_i2_16"/></StgValue>
</operation>

<operation id="4085" st_id="636" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:132 %mul6_i2_17 = dmul i64 %bitcast_ln69_18, i64 %activations2_load_21

]]></Node>
<StgValue><ssdm name="mul6_i2_17"/></StgValue>
</operation>

<operation id="4086" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="64" op_0_bw="64">
<![CDATA[
.split20:138 %bitcast_ln69_19 = bitcast i64 %weights3_load_19

]]></Node>
<StgValue><ssdm name="bitcast_ln69_19"/></StgValue>
</operation>

<operation id="4087" st_id="636" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:139 %mul6_i2_18 = dmul i64 %bitcast_ln69_19, i64 %activations2_load_22

]]></Node>
<StgValue><ssdm name="mul6_i2_18"/></StgValue>
</operation>

<operation id="4088" st_id="636" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="8">
<![CDATA[
.split20:144 %weights3_load_20 = load i8 %weights3_addr_20

]]></Node>
<StgValue><ssdm name="weights3_load_20"/></StgValue>
</operation>

<operation id="4089" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:148 %or_ln69_20 = or i8 %tmp_11, i8 21

]]></Node>
<StgValue><ssdm name="or_ln69_20"/></StgValue>
</operation>

<operation id="4090" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="64" op_0_bw="8">
<![CDATA[
.split20:149 %zext_ln69_21 = zext i8 %or_ln69_20

]]></Node>
<StgValue><ssdm name="zext_ln69_21"/></StgValue>
</operation>

<operation id="4091" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:150 %weights3_addr_21 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_21

]]></Node>
<StgValue><ssdm name="weights3_addr_21"/></StgValue>
</operation>

<operation id="4092" st_id="636" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="64" op_0_bw="8">
<![CDATA[
.split20:151 %weights3_load_21 = load i8 %weights3_addr_21

]]></Node>
<StgValue><ssdm name="weights3_load_21"/></StgValue>
</operation>
</state>

<state id="637" st_id="637">

<operation id="4093" st_id="637" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:21 %add9_i2_2 = dadd i64 %add9_i2_1, i64 %mul6_i2_2

]]></Node>
<StgValue><ssdm name="add9_i2_2"/></StgValue>
</operation>

<operation id="4094" st_id="637" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:111 %mul6_i2_14 = dmul i64 %bitcast_ln69_15, i64 %activations2_load_18

]]></Node>
<StgValue><ssdm name="mul6_i2_14"/></StgValue>
</operation>

<operation id="4095" st_id="637" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:118 %mul6_i2_15 = dmul i64 %bitcast_ln69_16, i64 %activations2_load_19

]]></Node>
<StgValue><ssdm name="mul6_i2_15"/></StgValue>
</operation>

<operation id="4096" st_id="637" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:125 %mul6_i2_16 = dmul i64 %bitcast_ln69_17, i64 %activations2_load_20

]]></Node>
<StgValue><ssdm name="mul6_i2_16"/></StgValue>
</operation>

<operation id="4097" st_id="637" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:132 %mul6_i2_17 = dmul i64 %bitcast_ln69_18, i64 %activations2_load_21

]]></Node>
<StgValue><ssdm name="mul6_i2_17"/></StgValue>
</operation>

<operation id="4098" st_id="637" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:139 %mul6_i2_18 = dmul i64 %bitcast_ln69_19, i64 %activations2_load_22

]]></Node>
<StgValue><ssdm name="mul6_i2_18"/></StgValue>
</operation>

<operation id="4099" st_id="637" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="64" op_0_bw="64">
<![CDATA[
.split20:145 %bitcast_ln69_20 = bitcast i64 %weights3_load_20

]]></Node>
<StgValue><ssdm name="bitcast_ln69_20"/></StgValue>
</operation>

<operation id="4100" st_id="637" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:146 %mul6_i2_19 = dmul i64 %bitcast_ln69_20, i64 %activations2_load_23

]]></Node>
<StgValue><ssdm name="mul6_i2_19"/></StgValue>
</operation>

<operation id="4101" st_id="637" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="64" op_0_bw="8">
<![CDATA[
.split20:151 %weights3_load_21 = load i8 %weights3_addr_21

]]></Node>
<StgValue><ssdm name="weights3_load_21"/></StgValue>
</operation>

<operation id="4102" st_id="637" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:155 %or_ln69_21 = or i8 %tmp_11, i8 22

]]></Node>
<StgValue><ssdm name="or_ln69_21"/></StgValue>
</operation>

<operation id="4103" st_id="637" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="64" op_0_bw="8">
<![CDATA[
.split20:156 %zext_ln69_22 = zext i8 %or_ln69_21

]]></Node>
<StgValue><ssdm name="zext_ln69_22"/></StgValue>
</operation>

<operation id="4104" st_id="637" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:157 %weights3_addr_22 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_22

]]></Node>
<StgValue><ssdm name="weights3_addr_22"/></StgValue>
</operation>

<operation id="4105" st_id="637" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="8">
<![CDATA[
.split20:158 %weights3_load_22 = load i8 %weights3_addr_22

]]></Node>
<StgValue><ssdm name="weights3_load_22"/></StgValue>
</operation>
</state>

<state id="638" st_id="638">

<operation id="4106" st_id="638" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:28 %add9_i2_3 = dadd i64 %add9_i2_2, i64 %mul6_i2_3

]]></Node>
<StgValue><ssdm name="add9_i2_3"/></StgValue>
</operation>

<operation id="4107" st_id="638" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:118 %mul6_i2_15 = dmul i64 %bitcast_ln69_16, i64 %activations2_load_19

]]></Node>
<StgValue><ssdm name="mul6_i2_15"/></StgValue>
</operation>

<operation id="4108" st_id="638" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:125 %mul6_i2_16 = dmul i64 %bitcast_ln69_17, i64 %activations2_load_20

]]></Node>
<StgValue><ssdm name="mul6_i2_16"/></StgValue>
</operation>

<operation id="4109" st_id="638" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:132 %mul6_i2_17 = dmul i64 %bitcast_ln69_18, i64 %activations2_load_21

]]></Node>
<StgValue><ssdm name="mul6_i2_17"/></StgValue>
</operation>

<operation id="4110" st_id="638" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:139 %mul6_i2_18 = dmul i64 %bitcast_ln69_19, i64 %activations2_load_22

]]></Node>
<StgValue><ssdm name="mul6_i2_18"/></StgValue>
</operation>

<operation id="4111" st_id="638" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:146 %mul6_i2_19 = dmul i64 %bitcast_ln69_20, i64 %activations2_load_23

]]></Node>
<StgValue><ssdm name="mul6_i2_19"/></StgValue>
</operation>

<operation id="4112" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="64">
<![CDATA[
.split20:152 %bitcast_ln69_21 = bitcast i64 %weights3_load_21

]]></Node>
<StgValue><ssdm name="bitcast_ln69_21"/></StgValue>
</operation>

<operation id="4113" st_id="638" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:153 %mul6_i2_20 = dmul i64 %bitcast_ln69_21, i64 %activations2_load_24

]]></Node>
<StgValue><ssdm name="mul6_i2_20"/></StgValue>
</operation>

<operation id="4114" st_id="638" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="8">
<![CDATA[
.split20:158 %weights3_load_22 = load i8 %weights3_addr_22

]]></Node>
<StgValue><ssdm name="weights3_load_22"/></StgValue>
</operation>

<operation id="4115" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:162 %or_ln69_22 = or i8 %tmp_11, i8 23

]]></Node>
<StgValue><ssdm name="or_ln69_22"/></StgValue>
</operation>

<operation id="4116" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="8">
<![CDATA[
.split20:163 %zext_ln69_23 = zext i8 %or_ln69_22

]]></Node>
<StgValue><ssdm name="zext_ln69_23"/></StgValue>
</operation>

<operation id="4117" st_id="638" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:164 %weights3_addr_23 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_23

]]></Node>
<StgValue><ssdm name="weights3_addr_23"/></StgValue>
</operation>

<operation id="4118" st_id="638" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="8">
<![CDATA[
.split20:165 %weights3_load_23 = load i8 %weights3_addr_23

]]></Node>
<StgValue><ssdm name="weights3_load_23"/></StgValue>
</operation>
</state>

<state id="639" st_id="639">

<operation id="4119" st_id="639" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:28 %add9_i2_3 = dadd i64 %add9_i2_2, i64 %mul6_i2_3

]]></Node>
<StgValue><ssdm name="add9_i2_3"/></StgValue>
</operation>

<operation id="4120" st_id="639" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:125 %mul6_i2_16 = dmul i64 %bitcast_ln69_17, i64 %activations2_load_20

]]></Node>
<StgValue><ssdm name="mul6_i2_16"/></StgValue>
</operation>

<operation id="4121" st_id="639" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:132 %mul6_i2_17 = dmul i64 %bitcast_ln69_18, i64 %activations2_load_21

]]></Node>
<StgValue><ssdm name="mul6_i2_17"/></StgValue>
</operation>

<operation id="4122" st_id="639" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:139 %mul6_i2_18 = dmul i64 %bitcast_ln69_19, i64 %activations2_load_22

]]></Node>
<StgValue><ssdm name="mul6_i2_18"/></StgValue>
</operation>

<operation id="4123" st_id="639" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:146 %mul6_i2_19 = dmul i64 %bitcast_ln69_20, i64 %activations2_load_23

]]></Node>
<StgValue><ssdm name="mul6_i2_19"/></StgValue>
</operation>

<operation id="4124" st_id="639" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:153 %mul6_i2_20 = dmul i64 %bitcast_ln69_21, i64 %activations2_load_24

]]></Node>
<StgValue><ssdm name="mul6_i2_20"/></StgValue>
</operation>

<operation id="4125" st_id="639" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="64">
<![CDATA[
.split20:159 %bitcast_ln69_22 = bitcast i64 %weights3_load_22

]]></Node>
<StgValue><ssdm name="bitcast_ln69_22"/></StgValue>
</operation>

<operation id="4126" st_id="639" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:160 %mul6_i2_21 = dmul i64 %bitcast_ln69_22, i64 %activations2_load_25

]]></Node>
<StgValue><ssdm name="mul6_i2_21"/></StgValue>
</operation>

<operation id="4127" st_id="639" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="8">
<![CDATA[
.split20:165 %weights3_load_23 = load i8 %weights3_addr_23

]]></Node>
<StgValue><ssdm name="weights3_load_23"/></StgValue>
</operation>

<operation id="4128" st_id="639" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:169 %or_ln69_23 = or i8 %tmp_11, i8 24

]]></Node>
<StgValue><ssdm name="or_ln69_23"/></StgValue>
</operation>

<operation id="4129" st_id="639" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="64" op_0_bw="8">
<![CDATA[
.split20:170 %zext_ln69_24 = zext i8 %or_ln69_23

]]></Node>
<StgValue><ssdm name="zext_ln69_24"/></StgValue>
</operation>

<operation id="4130" st_id="639" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:171 %weights3_addr_24 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_24

]]></Node>
<StgValue><ssdm name="weights3_addr_24"/></StgValue>
</operation>

<operation id="4131" st_id="639" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="64" op_0_bw="8">
<![CDATA[
.split20:172 %weights3_load_24 = load i8 %weights3_addr_24

]]></Node>
<StgValue><ssdm name="weights3_load_24"/></StgValue>
</operation>
</state>

<state id="640" st_id="640">

<operation id="4132" st_id="640" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:28 %add9_i2_3 = dadd i64 %add9_i2_2, i64 %mul6_i2_3

]]></Node>
<StgValue><ssdm name="add9_i2_3"/></StgValue>
</operation>

<operation id="4133" st_id="640" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:132 %mul6_i2_17 = dmul i64 %bitcast_ln69_18, i64 %activations2_load_21

]]></Node>
<StgValue><ssdm name="mul6_i2_17"/></StgValue>
</operation>

<operation id="4134" st_id="640" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:139 %mul6_i2_18 = dmul i64 %bitcast_ln69_19, i64 %activations2_load_22

]]></Node>
<StgValue><ssdm name="mul6_i2_18"/></StgValue>
</operation>

<operation id="4135" st_id="640" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:146 %mul6_i2_19 = dmul i64 %bitcast_ln69_20, i64 %activations2_load_23

]]></Node>
<StgValue><ssdm name="mul6_i2_19"/></StgValue>
</operation>

<operation id="4136" st_id="640" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:153 %mul6_i2_20 = dmul i64 %bitcast_ln69_21, i64 %activations2_load_24

]]></Node>
<StgValue><ssdm name="mul6_i2_20"/></StgValue>
</operation>

<operation id="4137" st_id="640" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:160 %mul6_i2_21 = dmul i64 %bitcast_ln69_22, i64 %activations2_load_25

]]></Node>
<StgValue><ssdm name="mul6_i2_21"/></StgValue>
</operation>

<operation id="4138" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="64" op_0_bw="64">
<![CDATA[
.split20:166 %bitcast_ln69_23 = bitcast i64 %weights3_load_23

]]></Node>
<StgValue><ssdm name="bitcast_ln69_23"/></StgValue>
</operation>

<operation id="4139" st_id="640" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:167 %mul6_i2_22 = dmul i64 %bitcast_ln69_23, i64 %activations2_load_26

]]></Node>
<StgValue><ssdm name="mul6_i2_22"/></StgValue>
</operation>

<operation id="4140" st_id="640" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="64" op_0_bw="8">
<![CDATA[
.split20:172 %weights3_load_24 = load i8 %weights3_addr_24

]]></Node>
<StgValue><ssdm name="weights3_load_24"/></StgValue>
</operation>

<operation id="4141" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:176 %or_ln69_24 = or i8 %tmp_11, i8 25

]]></Node>
<StgValue><ssdm name="or_ln69_24"/></StgValue>
</operation>

<operation id="4142" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="64" op_0_bw="8">
<![CDATA[
.split20:177 %zext_ln69_25 = zext i8 %or_ln69_24

]]></Node>
<StgValue><ssdm name="zext_ln69_25"/></StgValue>
</operation>

<operation id="4143" st_id="640" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:178 %weights3_addr_25 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_25

]]></Node>
<StgValue><ssdm name="weights3_addr_25"/></StgValue>
</operation>

<operation id="4144" st_id="640" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="8">
<![CDATA[
.split20:179 %weights3_load_25 = load i8 %weights3_addr_25

]]></Node>
<StgValue><ssdm name="weights3_load_25"/></StgValue>
</operation>
</state>

<state id="641" st_id="641">

<operation id="4145" st_id="641" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:28 %add9_i2_3 = dadd i64 %add9_i2_2, i64 %mul6_i2_3

]]></Node>
<StgValue><ssdm name="add9_i2_3"/></StgValue>
</operation>

<operation id="4146" st_id="641" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:139 %mul6_i2_18 = dmul i64 %bitcast_ln69_19, i64 %activations2_load_22

]]></Node>
<StgValue><ssdm name="mul6_i2_18"/></StgValue>
</operation>

<operation id="4147" st_id="641" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:146 %mul6_i2_19 = dmul i64 %bitcast_ln69_20, i64 %activations2_load_23

]]></Node>
<StgValue><ssdm name="mul6_i2_19"/></StgValue>
</operation>

<operation id="4148" st_id="641" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:153 %mul6_i2_20 = dmul i64 %bitcast_ln69_21, i64 %activations2_load_24

]]></Node>
<StgValue><ssdm name="mul6_i2_20"/></StgValue>
</operation>

<operation id="4149" st_id="641" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:160 %mul6_i2_21 = dmul i64 %bitcast_ln69_22, i64 %activations2_load_25

]]></Node>
<StgValue><ssdm name="mul6_i2_21"/></StgValue>
</operation>

<operation id="4150" st_id="641" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:167 %mul6_i2_22 = dmul i64 %bitcast_ln69_23, i64 %activations2_load_26

]]></Node>
<StgValue><ssdm name="mul6_i2_22"/></StgValue>
</operation>

<operation id="4151" st_id="641" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="64" op_0_bw="64">
<![CDATA[
.split20:173 %bitcast_ln69_24 = bitcast i64 %weights3_load_24

]]></Node>
<StgValue><ssdm name="bitcast_ln69_24"/></StgValue>
</operation>

<operation id="4152" st_id="641" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:174 %mul6_i2_23 = dmul i64 %bitcast_ln69_24, i64 %activations2_load_27

]]></Node>
<StgValue><ssdm name="mul6_i2_23"/></StgValue>
</operation>

<operation id="4153" st_id="641" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="8">
<![CDATA[
.split20:179 %weights3_load_25 = load i8 %weights3_addr_25

]]></Node>
<StgValue><ssdm name="weights3_load_25"/></StgValue>
</operation>

<operation id="4154" st_id="641" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:183 %or_ln69_25 = or i8 %tmp_11, i8 26

]]></Node>
<StgValue><ssdm name="or_ln69_25"/></StgValue>
</operation>

<operation id="4155" st_id="641" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="64" op_0_bw="8">
<![CDATA[
.split20:184 %zext_ln69_26 = zext i8 %or_ln69_25

]]></Node>
<StgValue><ssdm name="zext_ln69_26"/></StgValue>
</operation>

<operation id="4156" st_id="641" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:185 %weights3_addr_26 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_26

]]></Node>
<StgValue><ssdm name="weights3_addr_26"/></StgValue>
</operation>

<operation id="4157" st_id="641" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="8">
<![CDATA[
.split20:186 %weights3_load_26 = load i8 %weights3_addr_26

]]></Node>
<StgValue><ssdm name="weights3_load_26"/></StgValue>
</operation>
</state>

<state id="642" st_id="642">

<operation id="4158" st_id="642" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:28 %add9_i2_3 = dadd i64 %add9_i2_2, i64 %mul6_i2_3

]]></Node>
<StgValue><ssdm name="add9_i2_3"/></StgValue>
</operation>

<operation id="4159" st_id="642" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:146 %mul6_i2_19 = dmul i64 %bitcast_ln69_20, i64 %activations2_load_23

]]></Node>
<StgValue><ssdm name="mul6_i2_19"/></StgValue>
</operation>

<operation id="4160" st_id="642" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:153 %mul6_i2_20 = dmul i64 %bitcast_ln69_21, i64 %activations2_load_24

]]></Node>
<StgValue><ssdm name="mul6_i2_20"/></StgValue>
</operation>

<operation id="4161" st_id="642" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:160 %mul6_i2_21 = dmul i64 %bitcast_ln69_22, i64 %activations2_load_25

]]></Node>
<StgValue><ssdm name="mul6_i2_21"/></StgValue>
</operation>

<operation id="4162" st_id="642" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:167 %mul6_i2_22 = dmul i64 %bitcast_ln69_23, i64 %activations2_load_26

]]></Node>
<StgValue><ssdm name="mul6_i2_22"/></StgValue>
</operation>

<operation id="4163" st_id="642" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:174 %mul6_i2_23 = dmul i64 %bitcast_ln69_24, i64 %activations2_load_27

]]></Node>
<StgValue><ssdm name="mul6_i2_23"/></StgValue>
</operation>

<operation id="4164" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="64">
<![CDATA[
.split20:180 %bitcast_ln69_25 = bitcast i64 %weights3_load_25

]]></Node>
<StgValue><ssdm name="bitcast_ln69_25"/></StgValue>
</operation>

<operation id="4165" st_id="642" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:181 %mul6_i2_24 = dmul i64 %bitcast_ln69_25, i64 %activations2_load_28

]]></Node>
<StgValue><ssdm name="mul6_i2_24"/></StgValue>
</operation>

<operation id="4166" st_id="642" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="8">
<![CDATA[
.split20:186 %weights3_load_26 = load i8 %weights3_addr_26

]]></Node>
<StgValue><ssdm name="weights3_load_26"/></StgValue>
</operation>

<operation id="4167" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:190 %or_ln69_26 = or i8 %tmp_11, i8 27

]]></Node>
<StgValue><ssdm name="or_ln69_26"/></StgValue>
</operation>

<operation id="4168" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="64" op_0_bw="8">
<![CDATA[
.split20:191 %zext_ln69_27 = zext i8 %or_ln69_26

]]></Node>
<StgValue><ssdm name="zext_ln69_27"/></StgValue>
</operation>

<operation id="4169" st_id="642" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:192 %weights3_addr_27 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_27

]]></Node>
<StgValue><ssdm name="weights3_addr_27"/></StgValue>
</operation>

<operation id="4170" st_id="642" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="8">
<![CDATA[
.split20:193 %weights3_load_27 = load i8 %weights3_addr_27

]]></Node>
<StgValue><ssdm name="weights3_load_27"/></StgValue>
</operation>
</state>

<state id="643" st_id="643">

<operation id="4171" st_id="643" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:35 %add9_i2_4 = dadd i64 %add9_i2_3, i64 %mul6_i2_4

]]></Node>
<StgValue><ssdm name="add9_i2_4"/></StgValue>
</operation>

<operation id="4172" st_id="643" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:153 %mul6_i2_20 = dmul i64 %bitcast_ln69_21, i64 %activations2_load_24

]]></Node>
<StgValue><ssdm name="mul6_i2_20"/></StgValue>
</operation>

<operation id="4173" st_id="643" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:160 %mul6_i2_21 = dmul i64 %bitcast_ln69_22, i64 %activations2_load_25

]]></Node>
<StgValue><ssdm name="mul6_i2_21"/></StgValue>
</operation>

<operation id="4174" st_id="643" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:167 %mul6_i2_22 = dmul i64 %bitcast_ln69_23, i64 %activations2_load_26

]]></Node>
<StgValue><ssdm name="mul6_i2_22"/></StgValue>
</operation>

<operation id="4175" st_id="643" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:174 %mul6_i2_23 = dmul i64 %bitcast_ln69_24, i64 %activations2_load_27

]]></Node>
<StgValue><ssdm name="mul6_i2_23"/></StgValue>
</operation>

<operation id="4176" st_id="643" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:181 %mul6_i2_24 = dmul i64 %bitcast_ln69_25, i64 %activations2_load_28

]]></Node>
<StgValue><ssdm name="mul6_i2_24"/></StgValue>
</operation>

<operation id="4177" st_id="643" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="64" op_0_bw="64">
<![CDATA[
.split20:187 %bitcast_ln69_26 = bitcast i64 %weights3_load_26

]]></Node>
<StgValue><ssdm name="bitcast_ln69_26"/></StgValue>
</operation>

<operation id="4178" st_id="643" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:188 %mul6_i2_25 = dmul i64 %bitcast_ln69_26, i64 %activations2_load_29

]]></Node>
<StgValue><ssdm name="mul6_i2_25"/></StgValue>
</operation>

<operation id="4179" st_id="643" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="8">
<![CDATA[
.split20:193 %weights3_load_27 = load i8 %weights3_addr_27

]]></Node>
<StgValue><ssdm name="weights3_load_27"/></StgValue>
</operation>

<operation id="4180" st_id="643" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:197 %or_ln69_27 = or i8 %tmp_11, i8 28

]]></Node>
<StgValue><ssdm name="or_ln69_27"/></StgValue>
</operation>

<operation id="4181" st_id="643" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="64" op_0_bw="8">
<![CDATA[
.split20:198 %zext_ln69_28 = zext i8 %or_ln69_27

]]></Node>
<StgValue><ssdm name="zext_ln69_28"/></StgValue>
</operation>

<operation id="4182" st_id="643" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:199 %weights3_addr_28 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_28

]]></Node>
<StgValue><ssdm name="weights3_addr_28"/></StgValue>
</operation>

<operation id="4183" st_id="643" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="64" op_0_bw="8">
<![CDATA[
.split20:200 %weights3_load_28 = load i8 %weights3_addr_28

]]></Node>
<StgValue><ssdm name="weights3_load_28"/></StgValue>
</operation>
</state>

<state id="644" st_id="644">

<operation id="4184" st_id="644" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:35 %add9_i2_4 = dadd i64 %add9_i2_3, i64 %mul6_i2_4

]]></Node>
<StgValue><ssdm name="add9_i2_4"/></StgValue>
</operation>

<operation id="4185" st_id="644" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:160 %mul6_i2_21 = dmul i64 %bitcast_ln69_22, i64 %activations2_load_25

]]></Node>
<StgValue><ssdm name="mul6_i2_21"/></StgValue>
</operation>

<operation id="4186" st_id="644" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:167 %mul6_i2_22 = dmul i64 %bitcast_ln69_23, i64 %activations2_load_26

]]></Node>
<StgValue><ssdm name="mul6_i2_22"/></StgValue>
</operation>

<operation id="4187" st_id="644" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:174 %mul6_i2_23 = dmul i64 %bitcast_ln69_24, i64 %activations2_load_27

]]></Node>
<StgValue><ssdm name="mul6_i2_23"/></StgValue>
</operation>

<operation id="4188" st_id="644" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:181 %mul6_i2_24 = dmul i64 %bitcast_ln69_25, i64 %activations2_load_28

]]></Node>
<StgValue><ssdm name="mul6_i2_24"/></StgValue>
</operation>

<operation id="4189" st_id="644" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:188 %mul6_i2_25 = dmul i64 %bitcast_ln69_26, i64 %activations2_load_29

]]></Node>
<StgValue><ssdm name="mul6_i2_25"/></StgValue>
</operation>

<operation id="4190" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="64" op_0_bw="64">
<![CDATA[
.split20:194 %bitcast_ln69_27 = bitcast i64 %weights3_load_27

]]></Node>
<StgValue><ssdm name="bitcast_ln69_27"/></StgValue>
</operation>

<operation id="4191" st_id="644" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:195 %mul6_i2_26 = dmul i64 %bitcast_ln69_27, i64 %activations2_load_30

]]></Node>
<StgValue><ssdm name="mul6_i2_26"/></StgValue>
</operation>

<operation id="4192" st_id="644" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="64" op_0_bw="8">
<![CDATA[
.split20:200 %weights3_load_28 = load i8 %weights3_addr_28

]]></Node>
<StgValue><ssdm name="weights3_load_28"/></StgValue>
</operation>

<operation id="4193" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:204 %or_ln69_28 = or i8 %tmp_11, i8 29

]]></Node>
<StgValue><ssdm name="or_ln69_28"/></StgValue>
</operation>

<operation id="4194" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="64" op_0_bw="8">
<![CDATA[
.split20:205 %zext_ln69_29 = zext i8 %or_ln69_28

]]></Node>
<StgValue><ssdm name="zext_ln69_29"/></StgValue>
</operation>

<operation id="4195" st_id="644" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:206 %weights3_addr_29 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_29

]]></Node>
<StgValue><ssdm name="weights3_addr_29"/></StgValue>
</operation>

<operation id="4196" st_id="644" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="8">
<![CDATA[
.split20:207 %weights3_load_29 = load i8 %weights3_addr_29

]]></Node>
<StgValue><ssdm name="weights3_load_29"/></StgValue>
</operation>
</state>

<state id="645" st_id="645">

<operation id="4197" st_id="645" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:35 %add9_i2_4 = dadd i64 %add9_i2_3, i64 %mul6_i2_4

]]></Node>
<StgValue><ssdm name="add9_i2_4"/></StgValue>
</operation>

<operation id="4198" st_id="645" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:167 %mul6_i2_22 = dmul i64 %bitcast_ln69_23, i64 %activations2_load_26

]]></Node>
<StgValue><ssdm name="mul6_i2_22"/></StgValue>
</operation>

<operation id="4199" st_id="645" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:174 %mul6_i2_23 = dmul i64 %bitcast_ln69_24, i64 %activations2_load_27

]]></Node>
<StgValue><ssdm name="mul6_i2_23"/></StgValue>
</operation>

<operation id="4200" st_id="645" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:181 %mul6_i2_24 = dmul i64 %bitcast_ln69_25, i64 %activations2_load_28

]]></Node>
<StgValue><ssdm name="mul6_i2_24"/></StgValue>
</operation>

<operation id="4201" st_id="645" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:188 %mul6_i2_25 = dmul i64 %bitcast_ln69_26, i64 %activations2_load_29

]]></Node>
<StgValue><ssdm name="mul6_i2_25"/></StgValue>
</operation>

<operation id="4202" st_id="645" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:195 %mul6_i2_26 = dmul i64 %bitcast_ln69_27, i64 %activations2_load_30

]]></Node>
<StgValue><ssdm name="mul6_i2_26"/></StgValue>
</operation>

<operation id="4203" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="64">
<![CDATA[
.split20:201 %bitcast_ln69_28 = bitcast i64 %weights3_load_28

]]></Node>
<StgValue><ssdm name="bitcast_ln69_28"/></StgValue>
</operation>

<operation id="4204" st_id="645" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:202 %mul6_i2_27 = dmul i64 %bitcast_ln69_28, i64 %activations2_load_31

]]></Node>
<StgValue><ssdm name="mul6_i2_27"/></StgValue>
</operation>

<operation id="4205" st_id="645" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="8">
<![CDATA[
.split20:207 %weights3_load_29 = load i8 %weights3_addr_29

]]></Node>
<StgValue><ssdm name="weights3_load_29"/></StgValue>
</operation>

<operation id="4206" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:211 %or_ln69_29 = or i8 %tmp_11, i8 30

]]></Node>
<StgValue><ssdm name="or_ln69_29"/></StgValue>
</operation>

<operation id="4207" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="64" op_0_bw="8">
<![CDATA[
.split20:212 %zext_ln69_30 = zext i8 %or_ln69_29

]]></Node>
<StgValue><ssdm name="zext_ln69_30"/></StgValue>
</operation>

<operation id="4208" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:213 %weights3_addr_30 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_30

]]></Node>
<StgValue><ssdm name="weights3_addr_30"/></StgValue>
</operation>

<operation id="4209" st_id="645" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="64" op_0_bw="8">
<![CDATA[
.split20:214 %weights3_load_30 = load i8 %weights3_addr_30

]]></Node>
<StgValue><ssdm name="weights3_load_30"/></StgValue>
</operation>
</state>

<state id="646" st_id="646">

<operation id="4210" st_id="646" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:35 %add9_i2_4 = dadd i64 %add9_i2_3, i64 %mul6_i2_4

]]></Node>
<StgValue><ssdm name="add9_i2_4"/></StgValue>
</operation>

<operation id="4211" st_id="646" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:174 %mul6_i2_23 = dmul i64 %bitcast_ln69_24, i64 %activations2_load_27

]]></Node>
<StgValue><ssdm name="mul6_i2_23"/></StgValue>
</operation>

<operation id="4212" st_id="646" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:181 %mul6_i2_24 = dmul i64 %bitcast_ln69_25, i64 %activations2_load_28

]]></Node>
<StgValue><ssdm name="mul6_i2_24"/></StgValue>
</operation>

<operation id="4213" st_id="646" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:188 %mul6_i2_25 = dmul i64 %bitcast_ln69_26, i64 %activations2_load_29

]]></Node>
<StgValue><ssdm name="mul6_i2_25"/></StgValue>
</operation>

<operation id="4214" st_id="646" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:195 %mul6_i2_26 = dmul i64 %bitcast_ln69_27, i64 %activations2_load_30

]]></Node>
<StgValue><ssdm name="mul6_i2_26"/></StgValue>
</operation>

<operation id="4215" st_id="646" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:202 %mul6_i2_27 = dmul i64 %bitcast_ln69_28, i64 %activations2_load_31

]]></Node>
<StgValue><ssdm name="mul6_i2_27"/></StgValue>
</operation>

<operation id="4216" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64">
<![CDATA[
.split20:208 %bitcast_ln69_29 = bitcast i64 %weights3_load_29

]]></Node>
<StgValue><ssdm name="bitcast_ln69_29"/></StgValue>
</operation>

<operation id="4217" st_id="646" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:209 %mul6_i2_28 = dmul i64 %bitcast_ln69_29, i64 %activations2_load_32

]]></Node>
<StgValue><ssdm name="mul6_i2_28"/></StgValue>
</operation>

<operation id="4218" st_id="646" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="64" op_0_bw="8">
<![CDATA[
.split20:214 %weights3_load_30 = load i8 %weights3_addr_30

]]></Node>
<StgValue><ssdm name="weights3_load_30"/></StgValue>
</operation>

<operation id="4219" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:218 %or_ln69_30 = or i8 %tmp_11, i8 31

]]></Node>
<StgValue><ssdm name="or_ln69_30"/></StgValue>
</operation>

<operation id="4220" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="64" op_0_bw="8">
<![CDATA[
.split20:219 %zext_ln69_31 = zext i8 %or_ln69_30

]]></Node>
<StgValue><ssdm name="zext_ln69_31"/></StgValue>
</operation>

<operation id="4221" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:220 %weights3_addr_31 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_31

]]></Node>
<StgValue><ssdm name="weights3_addr_31"/></StgValue>
</operation>

<operation id="4222" st_id="646" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="64" op_0_bw="8">
<![CDATA[
.split20:221 %weights3_load_31 = load i8 %weights3_addr_31

]]></Node>
<StgValue><ssdm name="weights3_load_31"/></StgValue>
</operation>
</state>

<state id="647" st_id="647">

<operation id="4223" st_id="647" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:35 %add9_i2_4 = dadd i64 %add9_i2_3, i64 %mul6_i2_4

]]></Node>
<StgValue><ssdm name="add9_i2_4"/></StgValue>
</operation>

<operation id="4224" st_id="647" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:181 %mul6_i2_24 = dmul i64 %bitcast_ln69_25, i64 %activations2_load_28

]]></Node>
<StgValue><ssdm name="mul6_i2_24"/></StgValue>
</operation>

<operation id="4225" st_id="647" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:188 %mul6_i2_25 = dmul i64 %bitcast_ln69_26, i64 %activations2_load_29

]]></Node>
<StgValue><ssdm name="mul6_i2_25"/></StgValue>
</operation>

<operation id="4226" st_id="647" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:195 %mul6_i2_26 = dmul i64 %bitcast_ln69_27, i64 %activations2_load_30

]]></Node>
<StgValue><ssdm name="mul6_i2_26"/></StgValue>
</operation>

<operation id="4227" st_id="647" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:202 %mul6_i2_27 = dmul i64 %bitcast_ln69_28, i64 %activations2_load_31

]]></Node>
<StgValue><ssdm name="mul6_i2_27"/></StgValue>
</operation>

<operation id="4228" st_id="647" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:209 %mul6_i2_28 = dmul i64 %bitcast_ln69_29, i64 %activations2_load_32

]]></Node>
<StgValue><ssdm name="mul6_i2_28"/></StgValue>
</operation>

<operation id="4229" st_id="647" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="64" op_0_bw="64">
<![CDATA[
.split20:215 %bitcast_ln69_30 = bitcast i64 %weights3_load_30

]]></Node>
<StgValue><ssdm name="bitcast_ln69_30"/></StgValue>
</operation>

<operation id="4230" st_id="647" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:216 %mul6_i2_29 = dmul i64 %bitcast_ln69_30, i64 %activations2_load_33

]]></Node>
<StgValue><ssdm name="mul6_i2_29"/></StgValue>
</operation>

<operation id="4231" st_id="647" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="64" op_0_bw="8">
<![CDATA[
.split20:221 %weights3_load_31 = load i8 %weights3_addr_31

]]></Node>
<StgValue><ssdm name="weights3_load_31"/></StgValue>
</operation>

<operation id="4232" st_id="647" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:225 %or_ln69_31 = or i8 %tmp_11, i8 32

]]></Node>
<StgValue><ssdm name="or_ln69_31"/></StgValue>
</operation>

<operation id="4233" st_id="647" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="64" op_0_bw="8">
<![CDATA[
.split20:226 %zext_ln69_32 = zext i8 %or_ln69_31

]]></Node>
<StgValue><ssdm name="zext_ln69_32"/></StgValue>
</operation>

<operation id="4234" st_id="647" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:227 %weights3_addr_32 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_32

]]></Node>
<StgValue><ssdm name="weights3_addr_32"/></StgValue>
</operation>

<operation id="4235" st_id="647" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="64" op_0_bw="8">
<![CDATA[
.split20:228 %weights3_load_32 = load i8 %weights3_addr_32

]]></Node>
<StgValue><ssdm name="weights3_load_32"/></StgValue>
</operation>
</state>

<state id="648" st_id="648">

<operation id="4236" st_id="648" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:42 %add9_i2_5 = dadd i64 %add9_i2_4, i64 %mul6_i2_5

]]></Node>
<StgValue><ssdm name="add9_i2_5"/></StgValue>
</operation>

<operation id="4237" st_id="648" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:188 %mul6_i2_25 = dmul i64 %bitcast_ln69_26, i64 %activations2_load_29

]]></Node>
<StgValue><ssdm name="mul6_i2_25"/></StgValue>
</operation>

<operation id="4238" st_id="648" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:195 %mul6_i2_26 = dmul i64 %bitcast_ln69_27, i64 %activations2_load_30

]]></Node>
<StgValue><ssdm name="mul6_i2_26"/></StgValue>
</operation>

<operation id="4239" st_id="648" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:202 %mul6_i2_27 = dmul i64 %bitcast_ln69_28, i64 %activations2_load_31

]]></Node>
<StgValue><ssdm name="mul6_i2_27"/></StgValue>
</operation>

<operation id="4240" st_id="648" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:209 %mul6_i2_28 = dmul i64 %bitcast_ln69_29, i64 %activations2_load_32

]]></Node>
<StgValue><ssdm name="mul6_i2_28"/></StgValue>
</operation>

<operation id="4241" st_id="648" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:216 %mul6_i2_29 = dmul i64 %bitcast_ln69_30, i64 %activations2_load_33

]]></Node>
<StgValue><ssdm name="mul6_i2_29"/></StgValue>
</operation>

<operation id="4242" st_id="648" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="64" op_0_bw="64">
<![CDATA[
.split20:222 %bitcast_ln69_31 = bitcast i64 %weights3_load_31

]]></Node>
<StgValue><ssdm name="bitcast_ln69_31"/></StgValue>
</operation>

<operation id="4243" st_id="648" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:223 %mul6_i2_30 = dmul i64 %bitcast_ln69_31, i64 %activations2_load_34

]]></Node>
<StgValue><ssdm name="mul6_i2_30"/></StgValue>
</operation>

<operation id="4244" st_id="648" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="64" op_0_bw="8">
<![CDATA[
.split20:228 %weights3_load_32 = load i8 %weights3_addr_32

]]></Node>
<StgValue><ssdm name="weights3_load_32"/></StgValue>
</operation>

<operation id="4245" st_id="648" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:232 %or_ln69_32 = or i8 %tmp_11, i8 33

]]></Node>
<StgValue><ssdm name="or_ln69_32"/></StgValue>
</operation>

<operation id="4246" st_id="648" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="64" op_0_bw="8">
<![CDATA[
.split20:233 %zext_ln69_33 = zext i8 %or_ln69_32

]]></Node>
<StgValue><ssdm name="zext_ln69_33"/></StgValue>
</operation>

<operation id="4247" st_id="648" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:234 %weights3_addr_33 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_33

]]></Node>
<StgValue><ssdm name="weights3_addr_33"/></StgValue>
</operation>

<operation id="4248" st_id="648" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="8">
<![CDATA[
.split20:235 %weights3_load_33 = load i8 %weights3_addr_33

]]></Node>
<StgValue><ssdm name="weights3_load_33"/></StgValue>
</operation>
</state>

<state id="649" st_id="649">

<operation id="4249" st_id="649" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:42 %add9_i2_5 = dadd i64 %add9_i2_4, i64 %mul6_i2_5

]]></Node>
<StgValue><ssdm name="add9_i2_5"/></StgValue>
</operation>

<operation id="4250" st_id="649" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:195 %mul6_i2_26 = dmul i64 %bitcast_ln69_27, i64 %activations2_load_30

]]></Node>
<StgValue><ssdm name="mul6_i2_26"/></StgValue>
</operation>

<operation id="4251" st_id="649" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:202 %mul6_i2_27 = dmul i64 %bitcast_ln69_28, i64 %activations2_load_31

]]></Node>
<StgValue><ssdm name="mul6_i2_27"/></StgValue>
</operation>

<operation id="4252" st_id="649" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:209 %mul6_i2_28 = dmul i64 %bitcast_ln69_29, i64 %activations2_load_32

]]></Node>
<StgValue><ssdm name="mul6_i2_28"/></StgValue>
</operation>

<operation id="4253" st_id="649" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:216 %mul6_i2_29 = dmul i64 %bitcast_ln69_30, i64 %activations2_load_33

]]></Node>
<StgValue><ssdm name="mul6_i2_29"/></StgValue>
</operation>

<operation id="4254" st_id="649" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:223 %mul6_i2_30 = dmul i64 %bitcast_ln69_31, i64 %activations2_load_34

]]></Node>
<StgValue><ssdm name="mul6_i2_30"/></StgValue>
</operation>

<operation id="4255" st_id="649" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="64" op_0_bw="64">
<![CDATA[
.split20:229 %bitcast_ln69_32 = bitcast i64 %weights3_load_32

]]></Node>
<StgValue><ssdm name="bitcast_ln69_32"/></StgValue>
</operation>

<operation id="4256" st_id="649" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:230 %mul6_i2_31 = dmul i64 %bitcast_ln69_32, i64 %activations2_load_35

]]></Node>
<StgValue><ssdm name="mul6_i2_31"/></StgValue>
</operation>

<operation id="4257" st_id="649" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="8">
<![CDATA[
.split20:235 %weights3_load_33 = load i8 %weights3_addr_33

]]></Node>
<StgValue><ssdm name="weights3_load_33"/></StgValue>
</operation>

<operation id="4258" st_id="649" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:239 %or_ln69_33 = or i8 %tmp_11, i8 34

]]></Node>
<StgValue><ssdm name="or_ln69_33"/></StgValue>
</operation>

<operation id="4259" st_id="649" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="64" op_0_bw="8">
<![CDATA[
.split20:240 %zext_ln69_34 = zext i8 %or_ln69_33

]]></Node>
<StgValue><ssdm name="zext_ln69_34"/></StgValue>
</operation>

<operation id="4260" st_id="649" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:241 %weights3_addr_34 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_34

]]></Node>
<StgValue><ssdm name="weights3_addr_34"/></StgValue>
</operation>

<operation id="4261" st_id="649" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="64" op_0_bw="8">
<![CDATA[
.split20:242 %weights3_load_34 = load i8 %weights3_addr_34

]]></Node>
<StgValue><ssdm name="weights3_load_34"/></StgValue>
</operation>
</state>

<state id="650" st_id="650">

<operation id="4262" st_id="650" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:42 %add9_i2_5 = dadd i64 %add9_i2_4, i64 %mul6_i2_5

]]></Node>
<StgValue><ssdm name="add9_i2_5"/></StgValue>
</operation>

<operation id="4263" st_id="650" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:202 %mul6_i2_27 = dmul i64 %bitcast_ln69_28, i64 %activations2_load_31

]]></Node>
<StgValue><ssdm name="mul6_i2_27"/></StgValue>
</operation>

<operation id="4264" st_id="650" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:209 %mul6_i2_28 = dmul i64 %bitcast_ln69_29, i64 %activations2_load_32

]]></Node>
<StgValue><ssdm name="mul6_i2_28"/></StgValue>
</operation>

<operation id="4265" st_id="650" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:216 %mul6_i2_29 = dmul i64 %bitcast_ln69_30, i64 %activations2_load_33

]]></Node>
<StgValue><ssdm name="mul6_i2_29"/></StgValue>
</operation>

<operation id="4266" st_id="650" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:223 %mul6_i2_30 = dmul i64 %bitcast_ln69_31, i64 %activations2_load_34

]]></Node>
<StgValue><ssdm name="mul6_i2_30"/></StgValue>
</operation>

<operation id="4267" st_id="650" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:230 %mul6_i2_31 = dmul i64 %bitcast_ln69_32, i64 %activations2_load_35

]]></Node>
<StgValue><ssdm name="mul6_i2_31"/></StgValue>
</operation>

<operation id="4268" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="64" op_0_bw="64">
<![CDATA[
.split20:236 %bitcast_ln69_33 = bitcast i64 %weights3_load_33

]]></Node>
<StgValue><ssdm name="bitcast_ln69_33"/></StgValue>
</operation>

<operation id="4269" st_id="650" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:237 %mul6_i2_32 = dmul i64 %bitcast_ln69_33, i64 %activations2_load_36

]]></Node>
<StgValue><ssdm name="mul6_i2_32"/></StgValue>
</operation>

<operation id="4270" st_id="650" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="64" op_0_bw="8">
<![CDATA[
.split20:242 %weights3_load_34 = load i8 %weights3_addr_34

]]></Node>
<StgValue><ssdm name="weights3_load_34"/></StgValue>
</operation>

<operation id="4271" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:246 %or_ln69_34 = or i8 %tmp_11, i8 35

]]></Node>
<StgValue><ssdm name="or_ln69_34"/></StgValue>
</operation>

<operation id="4272" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="64" op_0_bw="8">
<![CDATA[
.split20:247 %zext_ln69_35 = zext i8 %or_ln69_34

]]></Node>
<StgValue><ssdm name="zext_ln69_35"/></StgValue>
</operation>

<operation id="4273" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:248 %weights3_addr_35 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_35

]]></Node>
<StgValue><ssdm name="weights3_addr_35"/></StgValue>
</operation>

<operation id="4274" st_id="650" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="8">
<![CDATA[
.split20:249 %weights3_load_35 = load i8 %weights3_addr_35

]]></Node>
<StgValue><ssdm name="weights3_load_35"/></StgValue>
</operation>
</state>

<state id="651" st_id="651">

<operation id="4275" st_id="651" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:42 %add9_i2_5 = dadd i64 %add9_i2_4, i64 %mul6_i2_5

]]></Node>
<StgValue><ssdm name="add9_i2_5"/></StgValue>
</operation>

<operation id="4276" st_id="651" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:209 %mul6_i2_28 = dmul i64 %bitcast_ln69_29, i64 %activations2_load_32

]]></Node>
<StgValue><ssdm name="mul6_i2_28"/></StgValue>
</operation>

<operation id="4277" st_id="651" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:216 %mul6_i2_29 = dmul i64 %bitcast_ln69_30, i64 %activations2_load_33

]]></Node>
<StgValue><ssdm name="mul6_i2_29"/></StgValue>
</operation>

<operation id="4278" st_id="651" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:223 %mul6_i2_30 = dmul i64 %bitcast_ln69_31, i64 %activations2_load_34

]]></Node>
<StgValue><ssdm name="mul6_i2_30"/></StgValue>
</operation>

<operation id="4279" st_id="651" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:230 %mul6_i2_31 = dmul i64 %bitcast_ln69_32, i64 %activations2_load_35

]]></Node>
<StgValue><ssdm name="mul6_i2_31"/></StgValue>
</operation>

<operation id="4280" st_id="651" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:237 %mul6_i2_32 = dmul i64 %bitcast_ln69_33, i64 %activations2_load_36

]]></Node>
<StgValue><ssdm name="mul6_i2_32"/></StgValue>
</operation>

<operation id="4281" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="64" op_0_bw="64">
<![CDATA[
.split20:243 %bitcast_ln69_34 = bitcast i64 %weights3_load_34

]]></Node>
<StgValue><ssdm name="bitcast_ln69_34"/></StgValue>
</operation>

<operation id="4282" st_id="651" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:244 %mul6_i2_33 = dmul i64 %bitcast_ln69_34, i64 %activations2_load_37

]]></Node>
<StgValue><ssdm name="mul6_i2_33"/></StgValue>
</operation>

<operation id="4283" st_id="651" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="8">
<![CDATA[
.split20:249 %weights3_load_35 = load i8 %weights3_addr_35

]]></Node>
<StgValue><ssdm name="weights3_load_35"/></StgValue>
</operation>

<operation id="4284" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:253 %or_ln69_35 = or i8 %tmp_11, i8 36

]]></Node>
<StgValue><ssdm name="or_ln69_35"/></StgValue>
</operation>

<operation id="4285" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="8">
<![CDATA[
.split20:254 %zext_ln69_36 = zext i8 %or_ln69_35

]]></Node>
<StgValue><ssdm name="zext_ln69_36"/></StgValue>
</operation>

<operation id="4286" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:255 %weights3_addr_36 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_36

]]></Node>
<StgValue><ssdm name="weights3_addr_36"/></StgValue>
</operation>

<operation id="4287" st_id="651" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="64" op_0_bw="8">
<![CDATA[
.split20:256 %weights3_load_36 = load i8 %weights3_addr_36

]]></Node>
<StgValue><ssdm name="weights3_load_36"/></StgValue>
</operation>
</state>

<state id="652" st_id="652">

<operation id="4288" st_id="652" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:42 %add9_i2_5 = dadd i64 %add9_i2_4, i64 %mul6_i2_5

]]></Node>
<StgValue><ssdm name="add9_i2_5"/></StgValue>
</operation>

<operation id="4289" st_id="652" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:216 %mul6_i2_29 = dmul i64 %bitcast_ln69_30, i64 %activations2_load_33

]]></Node>
<StgValue><ssdm name="mul6_i2_29"/></StgValue>
</operation>

<operation id="4290" st_id="652" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:223 %mul6_i2_30 = dmul i64 %bitcast_ln69_31, i64 %activations2_load_34

]]></Node>
<StgValue><ssdm name="mul6_i2_30"/></StgValue>
</operation>

<operation id="4291" st_id="652" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:230 %mul6_i2_31 = dmul i64 %bitcast_ln69_32, i64 %activations2_load_35

]]></Node>
<StgValue><ssdm name="mul6_i2_31"/></StgValue>
</operation>

<operation id="4292" st_id="652" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:237 %mul6_i2_32 = dmul i64 %bitcast_ln69_33, i64 %activations2_load_36

]]></Node>
<StgValue><ssdm name="mul6_i2_32"/></StgValue>
</operation>

<operation id="4293" st_id="652" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:244 %mul6_i2_33 = dmul i64 %bitcast_ln69_34, i64 %activations2_load_37

]]></Node>
<StgValue><ssdm name="mul6_i2_33"/></StgValue>
</operation>

<operation id="4294" st_id="652" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="64" op_0_bw="64">
<![CDATA[
.split20:250 %bitcast_ln69_35 = bitcast i64 %weights3_load_35

]]></Node>
<StgValue><ssdm name="bitcast_ln69_35"/></StgValue>
</operation>

<operation id="4295" st_id="652" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:251 %mul6_i2_34 = dmul i64 %bitcast_ln69_35, i64 %activations2_load_38

]]></Node>
<StgValue><ssdm name="mul6_i2_34"/></StgValue>
</operation>

<operation id="4296" st_id="652" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="64" op_0_bw="8">
<![CDATA[
.split20:256 %weights3_load_36 = load i8 %weights3_addr_36

]]></Node>
<StgValue><ssdm name="weights3_load_36"/></StgValue>
</operation>

<operation id="4297" st_id="652" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:260 %or_ln69_36 = or i8 %tmp_11, i8 37

]]></Node>
<StgValue><ssdm name="or_ln69_36"/></StgValue>
</operation>

<operation id="4298" st_id="652" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="64" op_0_bw="8">
<![CDATA[
.split20:261 %zext_ln69_37 = zext i8 %or_ln69_36

]]></Node>
<StgValue><ssdm name="zext_ln69_37"/></StgValue>
</operation>

<operation id="4299" st_id="652" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:262 %weights3_addr_37 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_37

]]></Node>
<StgValue><ssdm name="weights3_addr_37"/></StgValue>
</operation>

<operation id="4300" st_id="652" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="64" op_0_bw="8">
<![CDATA[
.split20:263 %weights3_load_37 = load i8 %weights3_addr_37

]]></Node>
<StgValue><ssdm name="weights3_load_37"/></StgValue>
</operation>
</state>

<state id="653" st_id="653">

<operation id="4301" st_id="653" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:49 %add9_i2_6 = dadd i64 %add9_i2_5, i64 %mul6_i2_6

]]></Node>
<StgValue><ssdm name="add9_i2_6"/></StgValue>
</operation>

<operation id="4302" st_id="653" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:223 %mul6_i2_30 = dmul i64 %bitcast_ln69_31, i64 %activations2_load_34

]]></Node>
<StgValue><ssdm name="mul6_i2_30"/></StgValue>
</operation>

<operation id="4303" st_id="653" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:230 %mul6_i2_31 = dmul i64 %bitcast_ln69_32, i64 %activations2_load_35

]]></Node>
<StgValue><ssdm name="mul6_i2_31"/></StgValue>
</operation>

<operation id="4304" st_id="653" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:237 %mul6_i2_32 = dmul i64 %bitcast_ln69_33, i64 %activations2_load_36

]]></Node>
<StgValue><ssdm name="mul6_i2_32"/></StgValue>
</operation>

<operation id="4305" st_id="653" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:244 %mul6_i2_33 = dmul i64 %bitcast_ln69_34, i64 %activations2_load_37

]]></Node>
<StgValue><ssdm name="mul6_i2_33"/></StgValue>
</operation>

<operation id="4306" st_id="653" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:251 %mul6_i2_34 = dmul i64 %bitcast_ln69_35, i64 %activations2_load_38

]]></Node>
<StgValue><ssdm name="mul6_i2_34"/></StgValue>
</operation>

<operation id="4307" st_id="653" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="64" op_0_bw="64">
<![CDATA[
.split20:257 %bitcast_ln69_36 = bitcast i64 %weights3_load_36

]]></Node>
<StgValue><ssdm name="bitcast_ln69_36"/></StgValue>
</operation>

<operation id="4308" st_id="653" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:258 %mul6_i2_35 = dmul i64 %bitcast_ln69_36, i64 %activations2_load_39

]]></Node>
<StgValue><ssdm name="mul6_i2_35"/></StgValue>
</operation>

<operation id="4309" st_id="653" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="64" op_0_bw="8">
<![CDATA[
.split20:263 %weights3_load_37 = load i8 %weights3_addr_37

]]></Node>
<StgValue><ssdm name="weights3_load_37"/></StgValue>
</operation>

<operation id="4310" st_id="653" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:267 %or_ln69_37 = or i8 %tmp_11, i8 38

]]></Node>
<StgValue><ssdm name="or_ln69_37"/></StgValue>
</operation>

<operation id="4311" st_id="653" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="64" op_0_bw="8">
<![CDATA[
.split20:268 %zext_ln69_38 = zext i8 %or_ln69_37

]]></Node>
<StgValue><ssdm name="zext_ln69_38"/></StgValue>
</operation>

<operation id="4312" st_id="653" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:269 %weights3_addr_38 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_38

]]></Node>
<StgValue><ssdm name="weights3_addr_38"/></StgValue>
</operation>

<operation id="4313" st_id="653" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="64" op_0_bw="8">
<![CDATA[
.split20:270 %weights3_load_38 = load i8 %weights3_addr_38

]]></Node>
<StgValue><ssdm name="weights3_load_38"/></StgValue>
</operation>
</state>

<state id="654" st_id="654">

<operation id="4314" st_id="654" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:49 %add9_i2_6 = dadd i64 %add9_i2_5, i64 %mul6_i2_6

]]></Node>
<StgValue><ssdm name="add9_i2_6"/></StgValue>
</operation>

<operation id="4315" st_id="654" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:230 %mul6_i2_31 = dmul i64 %bitcast_ln69_32, i64 %activations2_load_35

]]></Node>
<StgValue><ssdm name="mul6_i2_31"/></StgValue>
</operation>

<operation id="4316" st_id="654" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:237 %mul6_i2_32 = dmul i64 %bitcast_ln69_33, i64 %activations2_load_36

]]></Node>
<StgValue><ssdm name="mul6_i2_32"/></StgValue>
</operation>

<operation id="4317" st_id="654" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:244 %mul6_i2_33 = dmul i64 %bitcast_ln69_34, i64 %activations2_load_37

]]></Node>
<StgValue><ssdm name="mul6_i2_33"/></StgValue>
</operation>

<operation id="4318" st_id="654" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:251 %mul6_i2_34 = dmul i64 %bitcast_ln69_35, i64 %activations2_load_38

]]></Node>
<StgValue><ssdm name="mul6_i2_34"/></StgValue>
</operation>

<operation id="4319" st_id="654" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:258 %mul6_i2_35 = dmul i64 %bitcast_ln69_36, i64 %activations2_load_39

]]></Node>
<StgValue><ssdm name="mul6_i2_35"/></StgValue>
</operation>

<operation id="4320" st_id="654" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="64" op_0_bw="64">
<![CDATA[
.split20:264 %bitcast_ln69_37 = bitcast i64 %weights3_load_37

]]></Node>
<StgValue><ssdm name="bitcast_ln69_37"/></StgValue>
</operation>

<operation id="4321" st_id="654" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:265 %mul6_i2_36 = dmul i64 %bitcast_ln69_37, i64 %activations2_load_40

]]></Node>
<StgValue><ssdm name="mul6_i2_36"/></StgValue>
</operation>

<operation id="4322" st_id="654" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="64" op_0_bw="8">
<![CDATA[
.split20:270 %weights3_load_38 = load i8 %weights3_addr_38

]]></Node>
<StgValue><ssdm name="weights3_load_38"/></StgValue>
</operation>

<operation id="4323" st_id="654" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:274 %or_ln69_38 = or i8 %tmp_11, i8 39

]]></Node>
<StgValue><ssdm name="or_ln69_38"/></StgValue>
</operation>

<operation id="4324" st_id="654" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="64" op_0_bw="8">
<![CDATA[
.split20:275 %zext_ln69_39 = zext i8 %or_ln69_38

]]></Node>
<StgValue><ssdm name="zext_ln69_39"/></StgValue>
</operation>

<operation id="4325" st_id="654" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:276 %weights3_addr_39 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_39

]]></Node>
<StgValue><ssdm name="weights3_addr_39"/></StgValue>
</operation>

<operation id="4326" st_id="654" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="8">
<![CDATA[
.split20:277 %weights3_load_39 = load i8 %weights3_addr_39

]]></Node>
<StgValue><ssdm name="weights3_load_39"/></StgValue>
</operation>
</state>

<state id="655" st_id="655">

<operation id="4327" st_id="655" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:49 %add9_i2_6 = dadd i64 %add9_i2_5, i64 %mul6_i2_6

]]></Node>
<StgValue><ssdm name="add9_i2_6"/></StgValue>
</operation>

<operation id="4328" st_id="655" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:237 %mul6_i2_32 = dmul i64 %bitcast_ln69_33, i64 %activations2_load_36

]]></Node>
<StgValue><ssdm name="mul6_i2_32"/></StgValue>
</operation>

<operation id="4329" st_id="655" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:244 %mul6_i2_33 = dmul i64 %bitcast_ln69_34, i64 %activations2_load_37

]]></Node>
<StgValue><ssdm name="mul6_i2_33"/></StgValue>
</operation>

<operation id="4330" st_id="655" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:251 %mul6_i2_34 = dmul i64 %bitcast_ln69_35, i64 %activations2_load_38

]]></Node>
<StgValue><ssdm name="mul6_i2_34"/></StgValue>
</operation>

<operation id="4331" st_id="655" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:258 %mul6_i2_35 = dmul i64 %bitcast_ln69_36, i64 %activations2_load_39

]]></Node>
<StgValue><ssdm name="mul6_i2_35"/></StgValue>
</operation>

<operation id="4332" st_id="655" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:265 %mul6_i2_36 = dmul i64 %bitcast_ln69_37, i64 %activations2_load_40

]]></Node>
<StgValue><ssdm name="mul6_i2_36"/></StgValue>
</operation>

<operation id="4333" st_id="655" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="64">
<![CDATA[
.split20:271 %bitcast_ln69_38 = bitcast i64 %weights3_load_38

]]></Node>
<StgValue><ssdm name="bitcast_ln69_38"/></StgValue>
</operation>

<operation id="4334" st_id="655" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:272 %mul6_i2_37 = dmul i64 %bitcast_ln69_38, i64 %activations2_load_41

]]></Node>
<StgValue><ssdm name="mul6_i2_37"/></StgValue>
</operation>

<operation id="4335" st_id="655" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="8">
<![CDATA[
.split20:277 %weights3_load_39 = load i8 %weights3_addr_39

]]></Node>
<StgValue><ssdm name="weights3_load_39"/></StgValue>
</operation>

<operation id="4336" st_id="655" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:281 %or_ln69_39 = or i8 %tmp_11, i8 40

]]></Node>
<StgValue><ssdm name="or_ln69_39"/></StgValue>
</operation>

<operation id="4337" st_id="655" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="64" op_0_bw="8">
<![CDATA[
.split20:282 %zext_ln69_40 = zext i8 %or_ln69_39

]]></Node>
<StgValue><ssdm name="zext_ln69_40"/></StgValue>
</operation>

<operation id="4338" st_id="655" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:283 %weights3_addr_40 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_40

]]></Node>
<StgValue><ssdm name="weights3_addr_40"/></StgValue>
</operation>

<operation id="4339" st_id="655" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="64" op_0_bw="8">
<![CDATA[
.split20:284 %weights3_load_40 = load i8 %weights3_addr_40

]]></Node>
<StgValue><ssdm name="weights3_load_40"/></StgValue>
</operation>
</state>

<state id="656" st_id="656">

<operation id="4340" st_id="656" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:49 %add9_i2_6 = dadd i64 %add9_i2_5, i64 %mul6_i2_6

]]></Node>
<StgValue><ssdm name="add9_i2_6"/></StgValue>
</operation>

<operation id="4341" st_id="656" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:244 %mul6_i2_33 = dmul i64 %bitcast_ln69_34, i64 %activations2_load_37

]]></Node>
<StgValue><ssdm name="mul6_i2_33"/></StgValue>
</operation>

<operation id="4342" st_id="656" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:251 %mul6_i2_34 = dmul i64 %bitcast_ln69_35, i64 %activations2_load_38

]]></Node>
<StgValue><ssdm name="mul6_i2_34"/></StgValue>
</operation>

<operation id="4343" st_id="656" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:258 %mul6_i2_35 = dmul i64 %bitcast_ln69_36, i64 %activations2_load_39

]]></Node>
<StgValue><ssdm name="mul6_i2_35"/></StgValue>
</operation>

<operation id="4344" st_id="656" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:265 %mul6_i2_36 = dmul i64 %bitcast_ln69_37, i64 %activations2_load_40

]]></Node>
<StgValue><ssdm name="mul6_i2_36"/></StgValue>
</operation>

<operation id="4345" st_id="656" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:272 %mul6_i2_37 = dmul i64 %bitcast_ln69_38, i64 %activations2_load_41

]]></Node>
<StgValue><ssdm name="mul6_i2_37"/></StgValue>
</operation>

<operation id="4346" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="64" op_0_bw="64">
<![CDATA[
.split20:278 %bitcast_ln69_39 = bitcast i64 %weights3_load_39

]]></Node>
<StgValue><ssdm name="bitcast_ln69_39"/></StgValue>
</operation>

<operation id="4347" st_id="656" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:279 %mul6_i2_38 = dmul i64 %bitcast_ln69_39, i64 %activations2_load_42

]]></Node>
<StgValue><ssdm name="mul6_i2_38"/></StgValue>
</operation>

<operation id="4348" st_id="656" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="64" op_0_bw="8">
<![CDATA[
.split20:284 %weights3_load_40 = load i8 %weights3_addr_40

]]></Node>
<StgValue><ssdm name="weights3_load_40"/></StgValue>
</operation>

<operation id="4349" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:288 %or_ln69_40 = or i8 %tmp_11, i8 41

]]></Node>
<StgValue><ssdm name="or_ln69_40"/></StgValue>
</operation>

<operation id="4350" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="64" op_0_bw="8">
<![CDATA[
.split20:289 %zext_ln69_41 = zext i8 %or_ln69_40

]]></Node>
<StgValue><ssdm name="zext_ln69_41"/></StgValue>
</operation>

<operation id="4351" st_id="656" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:290 %weights3_addr_41 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_41

]]></Node>
<StgValue><ssdm name="weights3_addr_41"/></StgValue>
</operation>

<operation id="4352" st_id="656" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="64" op_0_bw="8">
<![CDATA[
.split20:291 %weights3_load_41 = load i8 %weights3_addr_41

]]></Node>
<StgValue><ssdm name="weights3_load_41"/></StgValue>
</operation>
</state>

<state id="657" st_id="657">

<operation id="4353" st_id="657" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:49 %add9_i2_6 = dadd i64 %add9_i2_5, i64 %mul6_i2_6

]]></Node>
<StgValue><ssdm name="add9_i2_6"/></StgValue>
</operation>

<operation id="4354" st_id="657" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:251 %mul6_i2_34 = dmul i64 %bitcast_ln69_35, i64 %activations2_load_38

]]></Node>
<StgValue><ssdm name="mul6_i2_34"/></StgValue>
</operation>

<operation id="4355" st_id="657" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:258 %mul6_i2_35 = dmul i64 %bitcast_ln69_36, i64 %activations2_load_39

]]></Node>
<StgValue><ssdm name="mul6_i2_35"/></StgValue>
</operation>

<operation id="4356" st_id="657" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:265 %mul6_i2_36 = dmul i64 %bitcast_ln69_37, i64 %activations2_load_40

]]></Node>
<StgValue><ssdm name="mul6_i2_36"/></StgValue>
</operation>

<operation id="4357" st_id="657" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:272 %mul6_i2_37 = dmul i64 %bitcast_ln69_38, i64 %activations2_load_41

]]></Node>
<StgValue><ssdm name="mul6_i2_37"/></StgValue>
</operation>

<operation id="4358" st_id="657" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:279 %mul6_i2_38 = dmul i64 %bitcast_ln69_39, i64 %activations2_load_42

]]></Node>
<StgValue><ssdm name="mul6_i2_38"/></StgValue>
</operation>

<operation id="4359" st_id="657" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="64" op_0_bw="64">
<![CDATA[
.split20:285 %bitcast_ln69_40 = bitcast i64 %weights3_load_40

]]></Node>
<StgValue><ssdm name="bitcast_ln69_40"/></StgValue>
</operation>

<operation id="4360" st_id="657" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:286 %mul6_i2_39 = dmul i64 %bitcast_ln69_40, i64 %activations2_load_43

]]></Node>
<StgValue><ssdm name="mul6_i2_39"/></StgValue>
</operation>

<operation id="4361" st_id="657" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="64" op_0_bw="8">
<![CDATA[
.split20:291 %weights3_load_41 = load i8 %weights3_addr_41

]]></Node>
<StgValue><ssdm name="weights3_load_41"/></StgValue>
</operation>

<operation id="4362" st_id="657" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:295 %or_ln69_41 = or i8 %tmp_11, i8 42

]]></Node>
<StgValue><ssdm name="or_ln69_41"/></StgValue>
</operation>

<operation id="4363" st_id="657" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="8">
<![CDATA[
.split20:296 %zext_ln69_42 = zext i8 %or_ln69_41

]]></Node>
<StgValue><ssdm name="zext_ln69_42"/></StgValue>
</operation>

<operation id="4364" st_id="657" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:297 %weights3_addr_42 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_42

]]></Node>
<StgValue><ssdm name="weights3_addr_42"/></StgValue>
</operation>

<operation id="4365" st_id="657" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="64" op_0_bw="8">
<![CDATA[
.split20:298 %weights3_load_42 = load i8 %weights3_addr_42

]]></Node>
<StgValue><ssdm name="weights3_load_42"/></StgValue>
</operation>
</state>

<state id="658" st_id="658">

<operation id="4366" st_id="658" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:56 %add9_i2_7 = dadd i64 %add9_i2_6, i64 %mul6_i2_7

]]></Node>
<StgValue><ssdm name="add9_i2_7"/></StgValue>
</operation>

<operation id="4367" st_id="658" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:258 %mul6_i2_35 = dmul i64 %bitcast_ln69_36, i64 %activations2_load_39

]]></Node>
<StgValue><ssdm name="mul6_i2_35"/></StgValue>
</operation>

<operation id="4368" st_id="658" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:265 %mul6_i2_36 = dmul i64 %bitcast_ln69_37, i64 %activations2_load_40

]]></Node>
<StgValue><ssdm name="mul6_i2_36"/></StgValue>
</operation>

<operation id="4369" st_id="658" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:272 %mul6_i2_37 = dmul i64 %bitcast_ln69_38, i64 %activations2_load_41

]]></Node>
<StgValue><ssdm name="mul6_i2_37"/></StgValue>
</operation>

<operation id="4370" st_id="658" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:279 %mul6_i2_38 = dmul i64 %bitcast_ln69_39, i64 %activations2_load_42

]]></Node>
<StgValue><ssdm name="mul6_i2_38"/></StgValue>
</operation>

<operation id="4371" st_id="658" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:286 %mul6_i2_39 = dmul i64 %bitcast_ln69_40, i64 %activations2_load_43

]]></Node>
<StgValue><ssdm name="mul6_i2_39"/></StgValue>
</operation>

<operation id="4372" st_id="658" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="64" op_0_bw="64">
<![CDATA[
.split20:292 %bitcast_ln69_41 = bitcast i64 %weights3_load_41

]]></Node>
<StgValue><ssdm name="bitcast_ln69_41"/></StgValue>
</operation>

<operation id="4373" st_id="658" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:293 %mul6_i2_40 = dmul i64 %bitcast_ln69_41, i64 %activations2_load_44

]]></Node>
<StgValue><ssdm name="mul6_i2_40"/></StgValue>
</operation>

<operation id="4374" st_id="658" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="64" op_0_bw="8">
<![CDATA[
.split20:298 %weights3_load_42 = load i8 %weights3_addr_42

]]></Node>
<StgValue><ssdm name="weights3_load_42"/></StgValue>
</operation>

<operation id="4375" st_id="658" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:302 %or_ln69_42 = or i8 %tmp_11, i8 43

]]></Node>
<StgValue><ssdm name="or_ln69_42"/></StgValue>
</operation>

<operation id="4376" st_id="658" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="64" op_0_bw="8">
<![CDATA[
.split20:303 %zext_ln69_43 = zext i8 %or_ln69_42

]]></Node>
<StgValue><ssdm name="zext_ln69_43"/></StgValue>
</operation>

<operation id="4377" st_id="658" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:304 %weights3_addr_43 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_43

]]></Node>
<StgValue><ssdm name="weights3_addr_43"/></StgValue>
</operation>

<operation id="4378" st_id="658" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="8">
<![CDATA[
.split20:305 %weights3_load_43 = load i8 %weights3_addr_43

]]></Node>
<StgValue><ssdm name="weights3_load_43"/></StgValue>
</operation>
</state>

<state id="659" st_id="659">

<operation id="4379" st_id="659" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:56 %add9_i2_7 = dadd i64 %add9_i2_6, i64 %mul6_i2_7

]]></Node>
<StgValue><ssdm name="add9_i2_7"/></StgValue>
</operation>

<operation id="4380" st_id="659" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:265 %mul6_i2_36 = dmul i64 %bitcast_ln69_37, i64 %activations2_load_40

]]></Node>
<StgValue><ssdm name="mul6_i2_36"/></StgValue>
</operation>

<operation id="4381" st_id="659" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:272 %mul6_i2_37 = dmul i64 %bitcast_ln69_38, i64 %activations2_load_41

]]></Node>
<StgValue><ssdm name="mul6_i2_37"/></StgValue>
</operation>

<operation id="4382" st_id="659" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:279 %mul6_i2_38 = dmul i64 %bitcast_ln69_39, i64 %activations2_load_42

]]></Node>
<StgValue><ssdm name="mul6_i2_38"/></StgValue>
</operation>

<operation id="4383" st_id="659" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:286 %mul6_i2_39 = dmul i64 %bitcast_ln69_40, i64 %activations2_load_43

]]></Node>
<StgValue><ssdm name="mul6_i2_39"/></StgValue>
</operation>

<operation id="4384" st_id="659" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:293 %mul6_i2_40 = dmul i64 %bitcast_ln69_41, i64 %activations2_load_44

]]></Node>
<StgValue><ssdm name="mul6_i2_40"/></StgValue>
</operation>

<operation id="4385" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="64" op_0_bw="64">
<![CDATA[
.split20:299 %bitcast_ln69_42 = bitcast i64 %weights3_load_42

]]></Node>
<StgValue><ssdm name="bitcast_ln69_42"/></StgValue>
</operation>

<operation id="4386" st_id="659" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:300 %mul6_i2_41 = dmul i64 %bitcast_ln69_42, i64 %activations2_load_45

]]></Node>
<StgValue><ssdm name="mul6_i2_41"/></StgValue>
</operation>

<operation id="4387" st_id="659" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="8">
<![CDATA[
.split20:305 %weights3_load_43 = load i8 %weights3_addr_43

]]></Node>
<StgValue><ssdm name="weights3_load_43"/></StgValue>
</operation>

<operation id="4388" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:309 %or_ln69_43 = or i8 %tmp_11, i8 44

]]></Node>
<StgValue><ssdm name="or_ln69_43"/></StgValue>
</operation>

<operation id="4389" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="64" op_0_bw="8">
<![CDATA[
.split20:310 %zext_ln69_44 = zext i8 %or_ln69_43

]]></Node>
<StgValue><ssdm name="zext_ln69_44"/></StgValue>
</operation>

<operation id="4390" st_id="659" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:311 %weights3_addr_44 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_44

]]></Node>
<StgValue><ssdm name="weights3_addr_44"/></StgValue>
</operation>

<operation id="4391" st_id="659" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="64" op_0_bw="8">
<![CDATA[
.split20:312 %weights3_load_44 = load i8 %weights3_addr_44

]]></Node>
<StgValue><ssdm name="weights3_load_44"/></StgValue>
</operation>
</state>

<state id="660" st_id="660">

<operation id="4392" st_id="660" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:56 %add9_i2_7 = dadd i64 %add9_i2_6, i64 %mul6_i2_7

]]></Node>
<StgValue><ssdm name="add9_i2_7"/></StgValue>
</operation>

<operation id="4393" st_id="660" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:272 %mul6_i2_37 = dmul i64 %bitcast_ln69_38, i64 %activations2_load_41

]]></Node>
<StgValue><ssdm name="mul6_i2_37"/></StgValue>
</operation>

<operation id="4394" st_id="660" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:279 %mul6_i2_38 = dmul i64 %bitcast_ln69_39, i64 %activations2_load_42

]]></Node>
<StgValue><ssdm name="mul6_i2_38"/></StgValue>
</operation>

<operation id="4395" st_id="660" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:286 %mul6_i2_39 = dmul i64 %bitcast_ln69_40, i64 %activations2_load_43

]]></Node>
<StgValue><ssdm name="mul6_i2_39"/></StgValue>
</operation>

<operation id="4396" st_id="660" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:293 %mul6_i2_40 = dmul i64 %bitcast_ln69_41, i64 %activations2_load_44

]]></Node>
<StgValue><ssdm name="mul6_i2_40"/></StgValue>
</operation>

<operation id="4397" st_id="660" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:300 %mul6_i2_41 = dmul i64 %bitcast_ln69_42, i64 %activations2_load_45

]]></Node>
<StgValue><ssdm name="mul6_i2_41"/></StgValue>
</operation>

<operation id="4398" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="64" op_0_bw="64">
<![CDATA[
.split20:306 %bitcast_ln69_43 = bitcast i64 %weights3_load_43

]]></Node>
<StgValue><ssdm name="bitcast_ln69_43"/></StgValue>
</operation>

<operation id="4399" st_id="660" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:307 %mul6_i2_42 = dmul i64 %bitcast_ln69_43, i64 %activations2_load_46

]]></Node>
<StgValue><ssdm name="mul6_i2_42"/></StgValue>
</operation>

<operation id="4400" st_id="660" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="64" op_0_bw="8">
<![CDATA[
.split20:312 %weights3_load_44 = load i8 %weights3_addr_44

]]></Node>
<StgValue><ssdm name="weights3_load_44"/></StgValue>
</operation>

<operation id="4401" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:316 %or_ln69_44 = or i8 %tmp_11, i8 45

]]></Node>
<StgValue><ssdm name="or_ln69_44"/></StgValue>
</operation>

<operation id="4402" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="64" op_0_bw="8">
<![CDATA[
.split20:317 %zext_ln69_45 = zext i8 %or_ln69_44

]]></Node>
<StgValue><ssdm name="zext_ln69_45"/></StgValue>
</operation>

<operation id="4403" st_id="660" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:318 %weights3_addr_45 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_45

]]></Node>
<StgValue><ssdm name="weights3_addr_45"/></StgValue>
</operation>

<operation id="4404" st_id="660" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="64" op_0_bw="8">
<![CDATA[
.split20:319 %weights3_load_45 = load i8 %weights3_addr_45

]]></Node>
<StgValue><ssdm name="weights3_load_45"/></StgValue>
</operation>
</state>

<state id="661" st_id="661">

<operation id="4405" st_id="661" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:56 %add9_i2_7 = dadd i64 %add9_i2_6, i64 %mul6_i2_7

]]></Node>
<StgValue><ssdm name="add9_i2_7"/></StgValue>
</operation>

<operation id="4406" st_id="661" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:279 %mul6_i2_38 = dmul i64 %bitcast_ln69_39, i64 %activations2_load_42

]]></Node>
<StgValue><ssdm name="mul6_i2_38"/></StgValue>
</operation>

<operation id="4407" st_id="661" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:286 %mul6_i2_39 = dmul i64 %bitcast_ln69_40, i64 %activations2_load_43

]]></Node>
<StgValue><ssdm name="mul6_i2_39"/></StgValue>
</operation>

<operation id="4408" st_id="661" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:293 %mul6_i2_40 = dmul i64 %bitcast_ln69_41, i64 %activations2_load_44

]]></Node>
<StgValue><ssdm name="mul6_i2_40"/></StgValue>
</operation>

<operation id="4409" st_id="661" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:300 %mul6_i2_41 = dmul i64 %bitcast_ln69_42, i64 %activations2_load_45

]]></Node>
<StgValue><ssdm name="mul6_i2_41"/></StgValue>
</operation>

<operation id="4410" st_id="661" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:307 %mul6_i2_42 = dmul i64 %bitcast_ln69_43, i64 %activations2_load_46

]]></Node>
<StgValue><ssdm name="mul6_i2_42"/></StgValue>
</operation>

<operation id="4411" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="64" op_0_bw="64">
<![CDATA[
.split20:313 %bitcast_ln69_44 = bitcast i64 %weights3_load_44

]]></Node>
<StgValue><ssdm name="bitcast_ln69_44"/></StgValue>
</operation>

<operation id="4412" st_id="661" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:314 %mul6_i2_43 = dmul i64 %bitcast_ln69_44, i64 %activations2_load_47

]]></Node>
<StgValue><ssdm name="mul6_i2_43"/></StgValue>
</operation>

<operation id="4413" st_id="661" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="64" op_0_bw="8">
<![CDATA[
.split20:319 %weights3_load_45 = load i8 %weights3_addr_45

]]></Node>
<StgValue><ssdm name="weights3_load_45"/></StgValue>
</operation>

<operation id="4414" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:323 %or_ln69_45 = or i8 %tmp_11, i8 46

]]></Node>
<StgValue><ssdm name="or_ln69_45"/></StgValue>
</operation>

<operation id="4415" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="64" op_0_bw="8">
<![CDATA[
.split20:324 %zext_ln69_46 = zext i8 %or_ln69_45

]]></Node>
<StgValue><ssdm name="zext_ln69_46"/></StgValue>
</operation>

<operation id="4416" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:325 %weights3_addr_46 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_46

]]></Node>
<StgValue><ssdm name="weights3_addr_46"/></StgValue>
</operation>

<operation id="4417" st_id="661" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="64" op_0_bw="8">
<![CDATA[
.split20:326 %weights3_load_46 = load i8 %weights3_addr_46

]]></Node>
<StgValue><ssdm name="weights3_load_46"/></StgValue>
</operation>
</state>

<state id="662" st_id="662">

<operation id="4418" st_id="662" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:56 %add9_i2_7 = dadd i64 %add9_i2_6, i64 %mul6_i2_7

]]></Node>
<StgValue><ssdm name="add9_i2_7"/></StgValue>
</operation>

<operation id="4419" st_id="662" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:286 %mul6_i2_39 = dmul i64 %bitcast_ln69_40, i64 %activations2_load_43

]]></Node>
<StgValue><ssdm name="mul6_i2_39"/></StgValue>
</operation>

<operation id="4420" st_id="662" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:293 %mul6_i2_40 = dmul i64 %bitcast_ln69_41, i64 %activations2_load_44

]]></Node>
<StgValue><ssdm name="mul6_i2_40"/></StgValue>
</operation>

<operation id="4421" st_id="662" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:300 %mul6_i2_41 = dmul i64 %bitcast_ln69_42, i64 %activations2_load_45

]]></Node>
<StgValue><ssdm name="mul6_i2_41"/></StgValue>
</operation>

<operation id="4422" st_id="662" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:307 %mul6_i2_42 = dmul i64 %bitcast_ln69_43, i64 %activations2_load_46

]]></Node>
<StgValue><ssdm name="mul6_i2_42"/></StgValue>
</operation>

<operation id="4423" st_id="662" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:314 %mul6_i2_43 = dmul i64 %bitcast_ln69_44, i64 %activations2_load_47

]]></Node>
<StgValue><ssdm name="mul6_i2_43"/></StgValue>
</operation>

<operation id="4424" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="64" op_0_bw="64">
<![CDATA[
.split20:320 %bitcast_ln69_45 = bitcast i64 %weights3_load_45

]]></Node>
<StgValue><ssdm name="bitcast_ln69_45"/></StgValue>
</operation>

<operation id="4425" st_id="662" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:321 %mul6_i2_44 = dmul i64 %bitcast_ln69_45, i64 %activations2_load_48

]]></Node>
<StgValue><ssdm name="mul6_i2_44"/></StgValue>
</operation>

<operation id="4426" st_id="662" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="64" op_0_bw="8">
<![CDATA[
.split20:326 %weights3_load_46 = load i8 %weights3_addr_46

]]></Node>
<StgValue><ssdm name="weights3_load_46"/></StgValue>
</operation>

<operation id="4427" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:330 %or_ln69_46 = or i8 %tmp_11, i8 47

]]></Node>
<StgValue><ssdm name="or_ln69_46"/></StgValue>
</operation>

<operation id="4428" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="64" op_0_bw="8">
<![CDATA[
.split20:331 %zext_ln69_47 = zext i8 %or_ln69_46

]]></Node>
<StgValue><ssdm name="zext_ln69_47"/></StgValue>
</operation>

<operation id="4429" st_id="662" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:332 %weights3_addr_47 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_47

]]></Node>
<StgValue><ssdm name="weights3_addr_47"/></StgValue>
</operation>

<operation id="4430" st_id="662" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="64" op_0_bw="8">
<![CDATA[
.split20:333 %weights3_load_47 = load i8 %weights3_addr_47

]]></Node>
<StgValue><ssdm name="weights3_load_47"/></StgValue>
</operation>
</state>

<state id="663" st_id="663">

<operation id="4431" st_id="663" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:63 %add9_i2_8 = dadd i64 %add9_i2_7, i64 %mul6_i2_8

]]></Node>
<StgValue><ssdm name="add9_i2_8"/></StgValue>
</operation>

<operation id="4432" st_id="663" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:293 %mul6_i2_40 = dmul i64 %bitcast_ln69_41, i64 %activations2_load_44

]]></Node>
<StgValue><ssdm name="mul6_i2_40"/></StgValue>
</operation>

<operation id="4433" st_id="663" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:300 %mul6_i2_41 = dmul i64 %bitcast_ln69_42, i64 %activations2_load_45

]]></Node>
<StgValue><ssdm name="mul6_i2_41"/></StgValue>
</operation>

<operation id="4434" st_id="663" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:307 %mul6_i2_42 = dmul i64 %bitcast_ln69_43, i64 %activations2_load_46

]]></Node>
<StgValue><ssdm name="mul6_i2_42"/></StgValue>
</operation>

<operation id="4435" st_id="663" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:314 %mul6_i2_43 = dmul i64 %bitcast_ln69_44, i64 %activations2_load_47

]]></Node>
<StgValue><ssdm name="mul6_i2_43"/></StgValue>
</operation>

<operation id="4436" st_id="663" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:321 %mul6_i2_44 = dmul i64 %bitcast_ln69_45, i64 %activations2_load_48

]]></Node>
<StgValue><ssdm name="mul6_i2_44"/></StgValue>
</operation>

<operation id="4437" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="64" op_0_bw="64">
<![CDATA[
.split20:327 %bitcast_ln69_46 = bitcast i64 %weights3_load_46

]]></Node>
<StgValue><ssdm name="bitcast_ln69_46"/></StgValue>
</operation>

<operation id="4438" st_id="663" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:328 %mul6_i2_45 = dmul i64 %bitcast_ln69_46, i64 %activations2_load_49

]]></Node>
<StgValue><ssdm name="mul6_i2_45"/></StgValue>
</operation>

<operation id="4439" st_id="663" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="64" op_0_bw="8">
<![CDATA[
.split20:333 %weights3_load_47 = load i8 %weights3_addr_47

]]></Node>
<StgValue><ssdm name="weights3_load_47"/></StgValue>
</operation>

<operation id="4440" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:337 %or_ln69_47 = or i8 %tmp_11, i8 48

]]></Node>
<StgValue><ssdm name="or_ln69_47"/></StgValue>
</operation>

<operation id="4441" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="64" op_0_bw="8">
<![CDATA[
.split20:338 %zext_ln69_48 = zext i8 %or_ln69_47

]]></Node>
<StgValue><ssdm name="zext_ln69_48"/></StgValue>
</operation>

<operation id="4442" st_id="663" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:339 %weights3_addr_48 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_48

]]></Node>
<StgValue><ssdm name="weights3_addr_48"/></StgValue>
</operation>

<operation id="4443" st_id="663" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="64" op_0_bw="8">
<![CDATA[
.split20:340 %weights3_load_48 = load i8 %weights3_addr_48

]]></Node>
<StgValue><ssdm name="weights3_load_48"/></StgValue>
</operation>
</state>

<state id="664" st_id="664">

<operation id="4444" st_id="664" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:63 %add9_i2_8 = dadd i64 %add9_i2_7, i64 %mul6_i2_8

]]></Node>
<StgValue><ssdm name="add9_i2_8"/></StgValue>
</operation>

<operation id="4445" st_id="664" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:300 %mul6_i2_41 = dmul i64 %bitcast_ln69_42, i64 %activations2_load_45

]]></Node>
<StgValue><ssdm name="mul6_i2_41"/></StgValue>
</operation>

<operation id="4446" st_id="664" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:307 %mul6_i2_42 = dmul i64 %bitcast_ln69_43, i64 %activations2_load_46

]]></Node>
<StgValue><ssdm name="mul6_i2_42"/></StgValue>
</operation>

<operation id="4447" st_id="664" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:314 %mul6_i2_43 = dmul i64 %bitcast_ln69_44, i64 %activations2_load_47

]]></Node>
<StgValue><ssdm name="mul6_i2_43"/></StgValue>
</operation>

<operation id="4448" st_id="664" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:321 %mul6_i2_44 = dmul i64 %bitcast_ln69_45, i64 %activations2_load_48

]]></Node>
<StgValue><ssdm name="mul6_i2_44"/></StgValue>
</operation>

<operation id="4449" st_id="664" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:328 %mul6_i2_45 = dmul i64 %bitcast_ln69_46, i64 %activations2_load_49

]]></Node>
<StgValue><ssdm name="mul6_i2_45"/></StgValue>
</operation>

<operation id="4450" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="64" op_0_bw="64">
<![CDATA[
.split20:334 %bitcast_ln69_47 = bitcast i64 %weights3_load_47

]]></Node>
<StgValue><ssdm name="bitcast_ln69_47"/></StgValue>
</operation>

<operation id="4451" st_id="664" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:335 %mul6_i2_46 = dmul i64 %bitcast_ln69_47, i64 %activations2_load_50

]]></Node>
<StgValue><ssdm name="mul6_i2_46"/></StgValue>
</operation>

<operation id="4452" st_id="664" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="64" op_0_bw="8">
<![CDATA[
.split20:340 %weights3_load_48 = load i8 %weights3_addr_48

]]></Node>
<StgValue><ssdm name="weights3_load_48"/></StgValue>
</operation>

<operation id="4453" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:344 %or_ln69_48 = or i8 %tmp_11, i8 49

]]></Node>
<StgValue><ssdm name="or_ln69_48"/></StgValue>
</operation>

<operation id="4454" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="8">
<![CDATA[
.split20:345 %zext_ln69_49 = zext i8 %or_ln69_48

]]></Node>
<StgValue><ssdm name="zext_ln69_49"/></StgValue>
</operation>

<operation id="4455" st_id="664" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:346 %weights3_addr_49 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_49

]]></Node>
<StgValue><ssdm name="weights3_addr_49"/></StgValue>
</operation>

<operation id="4456" st_id="664" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="64" op_0_bw="8">
<![CDATA[
.split20:347 %weights3_load_49 = load i8 %weights3_addr_49

]]></Node>
<StgValue><ssdm name="weights3_load_49"/></StgValue>
</operation>
</state>

<state id="665" st_id="665">

<operation id="4457" st_id="665" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:63 %add9_i2_8 = dadd i64 %add9_i2_7, i64 %mul6_i2_8

]]></Node>
<StgValue><ssdm name="add9_i2_8"/></StgValue>
</operation>

<operation id="4458" st_id="665" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:307 %mul6_i2_42 = dmul i64 %bitcast_ln69_43, i64 %activations2_load_46

]]></Node>
<StgValue><ssdm name="mul6_i2_42"/></StgValue>
</operation>

<operation id="4459" st_id="665" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:314 %mul6_i2_43 = dmul i64 %bitcast_ln69_44, i64 %activations2_load_47

]]></Node>
<StgValue><ssdm name="mul6_i2_43"/></StgValue>
</operation>

<operation id="4460" st_id="665" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:321 %mul6_i2_44 = dmul i64 %bitcast_ln69_45, i64 %activations2_load_48

]]></Node>
<StgValue><ssdm name="mul6_i2_44"/></StgValue>
</operation>

<operation id="4461" st_id="665" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:328 %mul6_i2_45 = dmul i64 %bitcast_ln69_46, i64 %activations2_load_49

]]></Node>
<StgValue><ssdm name="mul6_i2_45"/></StgValue>
</operation>

<operation id="4462" st_id="665" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:335 %mul6_i2_46 = dmul i64 %bitcast_ln69_47, i64 %activations2_load_50

]]></Node>
<StgValue><ssdm name="mul6_i2_46"/></StgValue>
</operation>

<operation id="4463" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="64" op_0_bw="64">
<![CDATA[
.split20:341 %bitcast_ln69_48 = bitcast i64 %weights3_load_48

]]></Node>
<StgValue><ssdm name="bitcast_ln69_48"/></StgValue>
</operation>

<operation id="4464" st_id="665" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:342 %mul6_i2_47 = dmul i64 %bitcast_ln69_48, i64 %activations2_load_51

]]></Node>
<StgValue><ssdm name="mul6_i2_47"/></StgValue>
</operation>

<operation id="4465" st_id="665" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="64" op_0_bw="8">
<![CDATA[
.split20:347 %weights3_load_49 = load i8 %weights3_addr_49

]]></Node>
<StgValue><ssdm name="weights3_load_49"/></StgValue>
</operation>

<operation id="4466" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:351 %or_ln69_49 = or i8 %tmp_11, i8 50

]]></Node>
<StgValue><ssdm name="or_ln69_49"/></StgValue>
</operation>

<operation id="4467" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="64" op_0_bw="8">
<![CDATA[
.split20:352 %zext_ln69_50 = zext i8 %or_ln69_49

]]></Node>
<StgValue><ssdm name="zext_ln69_50"/></StgValue>
</operation>

<operation id="4468" st_id="665" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:353 %weights3_addr_50 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_50

]]></Node>
<StgValue><ssdm name="weights3_addr_50"/></StgValue>
</operation>

<operation id="4469" st_id="665" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="64" op_0_bw="8">
<![CDATA[
.split20:354 %weights3_load_50 = load i8 %weights3_addr_50

]]></Node>
<StgValue><ssdm name="weights3_load_50"/></StgValue>
</operation>
</state>

<state id="666" st_id="666">

<operation id="4470" st_id="666" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:63 %add9_i2_8 = dadd i64 %add9_i2_7, i64 %mul6_i2_8

]]></Node>
<StgValue><ssdm name="add9_i2_8"/></StgValue>
</operation>

<operation id="4471" st_id="666" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:314 %mul6_i2_43 = dmul i64 %bitcast_ln69_44, i64 %activations2_load_47

]]></Node>
<StgValue><ssdm name="mul6_i2_43"/></StgValue>
</operation>

<operation id="4472" st_id="666" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:321 %mul6_i2_44 = dmul i64 %bitcast_ln69_45, i64 %activations2_load_48

]]></Node>
<StgValue><ssdm name="mul6_i2_44"/></StgValue>
</operation>

<operation id="4473" st_id="666" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:328 %mul6_i2_45 = dmul i64 %bitcast_ln69_46, i64 %activations2_load_49

]]></Node>
<StgValue><ssdm name="mul6_i2_45"/></StgValue>
</operation>

<operation id="4474" st_id="666" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:335 %mul6_i2_46 = dmul i64 %bitcast_ln69_47, i64 %activations2_load_50

]]></Node>
<StgValue><ssdm name="mul6_i2_46"/></StgValue>
</operation>

<operation id="4475" st_id="666" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:342 %mul6_i2_47 = dmul i64 %bitcast_ln69_48, i64 %activations2_load_51

]]></Node>
<StgValue><ssdm name="mul6_i2_47"/></StgValue>
</operation>

<operation id="4476" st_id="666" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="64" op_0_bw="64">
<![CDATA[
.split20:348 %bitcast_ln69_49 = bitcast i64 %weights3_load_49

]]></Node>
<StgValue><ssdm name="bitcast_ln69_49"/></StgValue>
</operation>

<operation id="4477" st_id="666" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:349 %mul6_i2_48 = dmul i64 %bitcast_ln69_49, i64 %activations2_load_52

]]></Node>
<StgValue><ssdm name="mul6_i2_48"/></StgValue>
</operation>

<operation id="4478" st_id="666" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="64" op_0_bw="8">
<![CDATA[
.split20:354 %weights3_load_50 = load i8 %weights3_addr_50

]]></Node>
<StgValue><ssdm name="weights3_load_50"/></StgValue>
</operation>

<operation id="4479" st_id="666" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:358 %or_ln69_50 = or i8 %tmp_11, i8 51

]]></Node>
<StgValue><ssdm name="or_ln69_50"/></StgValue>
</operation>

<operation id="4480" st_id="666" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="64" op_0_bw="8">
<![CDATA[
.split20:359 %zext_ln69_51 = zext i8 %or_ln69_50

]]></Node>
<StgValue><ssdm name="zext_ln69_51"/></StgValue>
</operation>

<operation id="4481" st_id="666" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:360 %weights3_addr_51 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_51

]]></Node>
<StgValue><ssdm name="weights3_addr_51"/></StgValue>
</operation>

<operation id="4482" st_id="666" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="64" op_0_bw="8">
<![CDATA[
.split20:361 %weights3_load_51 = load i8 %weights3_addr_51

]]></Node>
<StgValue><ssdm name="weights3_load_51"/></StgValue>
</operation>
</state>

<state id="667" st_id="667">

<operation id="4483" st_id="667" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:63 %add9_i2_8 = dadd i64 %add9_i2_7, i64 %mul6_i2_8

]]></Node>
<StgValue><ssdm name="add9_i2_8"/></StgValue>
</operation>

<operation id="4484" st_id="667" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:321 %mul6_i2_44 = dmul i64 %bitcast_ln69_45, i64 %activations2_load_48

]]></Node>
<StgValue><ssdm name="mul6_i2_44"/></StgValue>
</operation>

<operation id="4485" st_id="667" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:328 %mul6_i2_45 = dmul i64 %bitcast_ln69_46, i64 %activations2_load_49

]]></Node>
<StgValue><ssdm name="mul6_i2_45"/></StgValue>
</operation>

<operation id="4486" st_id="667" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:335 %mul6_i2_46 = dmul i64 %bitcast_ln69_47, i64 %activations2_load_50

]]></Node>
<StgValue><ssdm name="mul6_i2_46"/></StgValue>
</operation>

<operation id="4487" st_id="667" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:342 %mul6_i2_47 = dmul i64 %bitcast_ln69_48, i64 %activations2_load_51

]]></Node>
<StgValue><ssdm name="mul6_i2_47"/></StgValue>
</operation>

<operation id="4488" st_id="667" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:349 %mul6_i2_48 = dmul i64 %bitcast_ln69_49, i64 %activations2_load_52

]]></Node>
<StgValue><ssdm name="mul6_i2_48"/></StgValue>
</operation>

<operation id="4489" st_id="667" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="64" op_0_bw="64">
<![CDATA[
.split20:355 %bitcast_ln69_50 = bitcast i64 %weights3_load_50

]]></Node>
<StgValue><ssdm name="bitcast_ln69_50"/></StgValue>
</operation>

<operation id="4490" st_id="667" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:356 %mul6_i2_49 = dmul i64 %bitcast_ln69_50, i64 %activations2_load_53

]]></Node>
<StgValue><ssdm name="mul6_i2_49"/></StgValue>
</operation>

<operation id="4491" st_id="667" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="64" op_0_bw="8">
<![CDATA[
.split20:361 %weights3_load_51 = load i8 %weights3_addr_51

]]></Node>
<StgValue><ssdm name="weights3_load_51"/></StgValue>
</operation>

<operation id="4492" st_id="667" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:365 %or_ln69_51 = or i8 %tmp_11, i8 52

]]></Node>
<StgValue><ssdm name="or_ln69_51"/></StgValue>
</operation>

<operation id="4493" st_id="667" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="64" op_0_bw="8">
<![CDATA[
.split20:366 %zext_ln69_52 = zext i8 %or_ln69_51

]]></Node>
<StgValue><ssdm name="zext_ln69_52"/></StgValue>
</operation>

<operation id="4494" st_id="667" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:367 %weights3_addr_52 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_52

]]></Node>
<StgValue><ssdm name="weights3_addr_52"/></StgValue>
</operation>

<operation id="4495" st_id="667" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="64" op_0_bw="8">
<![CDATA[
.split20:368 %weights3_load_52 = load i8 %weights3_addr_52

]]></Node>
<StgValue><ssdm name="weights3_load_52"/></StgValue>
</operation>
</state>

<state id="668" st_id="668">

<operation id="4496" st_id="668" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:70 %add9_i2_9 = dadd i64 %add9_i2_8, i64 %mul6_i2_9

]]></Node>
<StgValue><ssdm name="add9_i2_9"/></StgValue>
</operation>

<operation id="4497" st_id="668" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:328 %mul6_i2_45 = dmul i64 %bitcast_ln69_46, i64 %activations2_load_49

]]></Node>
<StgValue><ssdm name="mul6_i2_45"/></StgValue>
</operation>

<operation id="4498" st_id="668" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:335 %mul6_i2_46 = dmul i64 %bitcast_ln69_47, i64 %activations2_load_50

]]></Node>
<StgValue><ssdm name="mul6_i2_46"/></StgValue>
</operation>

<operation id="4499" st_id="668" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:342 %mul6_i2_47 = dmul i64 %bitcast_ln69_48, i64 %activations2_load_51

]]></Node>
<StgValue><ssdm name="mul6_i2_47"/></StgValue>
</operation>

<operation id="4500" st_id="668" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:349 %mul6_i2_48 = dmul i64 %bitcast_ln69_49, i64 %activations2_load_52

]]></Node>
<StgValue><ssdm name="mul6_i2_48"/></StgValue>
</operation>

<operation id="4501" st_id="668" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:356 %mul6_i2_49 = dmul i64 %bitcast_ln69_50, i64 %activations2_load_53

]]></Node>
<StgValue><ssdm name="mul6_i2_49"/></StgValue>
</operation>

<operation id="4502" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="64" op_0_bw="64">
<![CDATA[
.split20:362 %bitcast_ln69_51 = bitcast i64 %weights3_load_51

]]></Node>
<StgValue><ssdm name="bitcast_ln69_51"/></StgValue>
</operation>

<operation id="4503" st_id="668" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:363 %mul6_i2_50 = dmul i64 %bitcast_ln69_51, i64 %activations2_load_54

]]></Node>
<StgValue><ssdm name="mul6_i2_50"/></StgValue>
</operation>

<operation id="4504" st_id="668" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="64" op_0_bw="8">
<![CDATA[
.split20:368 %weights3_load_52 = load i8 %weights3_addr_52

]]></Node>
<StgValue><ssdm name="weights3_load_52"/></StgValue>
</operation>

<operation id="4505" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:372 %or_ln69_52 = or i8 %tmp_11, i8 53

]]></Node>
<StgValue><ssdm name="or_ln69_52"/></StgValue>
</operation>

<operation id="4506" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="8">
<![CDATA[
.split20:373 %zext_ln69_53 = zext i8 %or_ln69_52

]]></Node>
<StgValue><ssdm name="zext_ln69_53"/></StgValue>
</operation>

<operation id="4507" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:374 %weights3_addr_53 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_53

]]></Node>
<StgValue><ssdm name="weights3_addr_53"/></StgValue>
</operation>

<operation id="4508" st_id="668" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="8">
<![CDATA[
.split20:375 %weights3_load_53 = load i8 %weights3_addr_53

]]></Node>
<StgValue><ssdm name="weights3_load_53"/></StgValue>
</operation>
</state>

<state id="669" st_id="669">

<operation id="4509" st_id="669" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:70 %add9_i2_9 = dadd i64 %add9_i2_8, i64 %mul6_i2_9

]]></Node>
<StgValue><ssdm name="add9_i2_9"/></StgValue>
</operation>

<operation id="4510" st_id="669" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:335 %mul6_i2_46 = dmul i64 %bitcast_ln69_47, i64 %activations2_load_50

]]></Node>
<StgValue><ssdm name="mul6_i2_46"/></StgValue>
</operation>

<operation id="4511" st_id="669" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:342 %mul6_i2_47 = dmul i64 %bitcast_ln69_48, i64 %activations2_load_51

]]></Node>
<StgValue><ssdm name="mul6_i2_47"/></StgValue>
</operation>

<operation id="4512" st_id="669" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:349 %mul6_i2_48 = dmul i64 %bitcast_ln69_49, i64 %activations2_load_52

]]></Node>
<StgValue><ssdm name="mul6_i2_48"/></StgValue>
</operation>

<operation id="4513" st_id="669" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:356 %mul6_i2_49 = dmul i64 %bitcast_ln69_50, i64 %activations2_load_53

]]></Node>
<StgValue><ssdm name="mul6_i2_49"/></StgValue>
</operation>

<operation id="4514" st_id="669" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:363 %mul6_i2_50 = dmul i64 %bitcast_ln69_51, i64 %activations2_load_54

]]></Node>
<StgValue><ssdm name="mul6_i2_50"/></StgValue>
</operation>

<operation id="4515" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="64">
<![CDATA[
.split20:369 %bitcast_ln69_52 = bitcast i64 %weights3_load_52

]]></Node>
<StgValue><ssdm name="bitcast_ln69_52"/></StgValue>
</operation>

<operation id="4516" st_id="669" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:370 %mul6_i2_51 = dmul i64 %bitcast_ln69_52, i64 %activations2_load_55

]]></Node>
<StgValue><ssdm name="mul6_i2_51"/></StgValue>
</operation>

<operation id="4517" st_id="669" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="8">
<![CDATA[
.split20:375 %weights3_load_53 = load i8 %weights3_addr_53

]]></Node>
<StgValue><ssdm name="weights3_load_53"/></StgValue>
</operation>

<operation id="4518" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:379 %or_ln69_53 = or i8 %tmp_11, i8 54

]]></Node>
<StgValue><ssdm name="or_ln69_53"/></StgValue>
</operation>

<operation id="4519" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="64" op_0_bw="8">
<![CDATA[
.split20:380 %zext_ln69_54 = zext i8 %or_ln69_53

]]></Node>
<StgValue><ssdm name="zext_ln69_54"/></StgValue>
</operation>

<operation id="4520" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:381 %weights3_addr_54 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_54

]]></Node>
<StgValue><ssdm name="weights3_addr_54"/></StgValue>
</operation>

<operation id="4521" st_id="669" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="64" op_0_bw="8">
<![CDATA[
.split20:382 %weights3_load_54 = load i8 %weights3_addr_54

]]></Node>
<StgValue><ssdm name="weights3_load_54"/></StgValue>
</operation>
</state>

<state id="670" st_id="670">

<operation id="4522" st_id="670" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:70 %add9_i2_9 = dadd i64 %add9_i2_8, i64 %mul6_i2_9

]]></Node>
<StgValue><ssdm name="add9_i2_9"/></StgValue>
</operation>

<operation id="4523" st_id="670" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:342 %mul6_i2_47 = dmul i64 %bitcast_ln69_48, i64 %activations2_load_51

]]></Node>
<StgValue><ssdm name="mul6_i2_47"/></StgValue>
</operation>

<operation id="4524" st_id="670" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:349 %mul6_i2_48 = dmul i64 %bitcast_ln69_49, i64 %activations2_load_52

]]></Node>
<StgValue><ssdm name="mul6_i2_48"/></StgValue>
</operation>

<operation id="4525" st_id="670" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:356 %mul6_i2_49 = dmul i64 %bitcast_ln69_50, i64 %activations2_load_53

]]></Node>
<StgValue><ssdm name="mul6_i2_49"/></StgValue>
</operation>

<operation id="4526" st_id="670" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:363 %mul6_i2_50 = dmul i64 %bitcast_ln69_51, i64 %activations2_load_54

]]></Node>
<StgValue><ssdm name="mul6_i2_50"/></StgValue>
</operation>

<operation id="4527" st_id="670" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:370 %mul6_i2_51 = dmul i64 %bitcast_ln69_52, i64 %activations2_load_55

]]></Node>
<StgValue><ssdm name="mul6_i2_51"/></StgValue>
</operation>

<operation id="4528" st_id="670" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="64" op_0_bw="64">
<![CDATA[
.split20:376 %bitcast_ln69_53 = bitcast i64 %weights3_load_53

]]></Node>
<StgValue><ssdm name="bitcast_ln69_53"/></StgValue>
</operation>

<operation id="4529" st_id="670" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:377 %mul6_i2_52 = dmul i64 %bitcast_ln69_53, i64 %activations2_load_56

]]></Node>
<StgValue><ssdm name="mul6_i2_52"/></StgValue>
</operation>

<operation id="4530" st_id="670" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="64" op_0_bw="8">
<![CDATA[
.split20:382 %weights3_load_54 = load i8 %weights3_addr_54

]]></Node>
<StgValue><ssdm name="weights3_load_54"/></StgValue>
</operation>

<operation id="4531" st_id="670" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:386 %or_ln69_54 = or i8 %tmp_11, i8 55

]]></Node>
<StgValue><ssdm name="or_ln69_54"/></StgValue>
</operation>

<operation id="4532" st_id="670" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="64" op_0_bw="8">
<![CDATA[
.split20:387 %zext_ln69_55 = zext i8 %or_ln69_54

]]></Node>
<StgValue><ssdm name="zext_ln69_55"/></StgValue>
</operation>

<operation id="4533" st_id="670" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:388 %weights3_addr_55 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_55

]]></Node>
<StgValue><ssdm name="weights3_addr_55"/></StgValue>
</operation>

<operation id="4534" st_id="670" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="64" op_0_bw="8">
<![CDATA[
.split20:389 %weights3_load_55 = load i8 %weights3_addr_55

]]></Node>
<StgValue><ssdm name="weights3_load_55"/></StgValue>
</operation>
</state>

<state id="671" st_id="671">

<operation id="4535" st_id="671" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:70 %add9_i2_9 = dadd i64 %add9_i2_8, i64 %mul6_i2_9

]]></Node>
<StgValue><ssdm name="add9_i2_9"/></StgValue>
</operation>

<operation id="4536" st_id="671" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:349 %mul6_i2_48 = dmul i64 %bitcast_ln69_49, i64 %activations2_load_52

]]></Node>
<StgValue><ssdm name="mul6_i2_48"/></StgValue>
</operation>

<operation id="4537" st_id="671" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:356 %mul6_i2_49 = dmul i64 %bitcast_ln69_50, i64 %activations2_load_53

]]></Node>
<StgValue><ssdm name="mul6_i2_49"/></StgValue>
</operation>

<operation id="4538" st_id="671" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:363 %mul6_i2_50 = dmul i64 %bitcast_ln69_51, i64 %activations2_load_54

]]></Node>
<StgValue><ssdm name="mul6_i2_50"/></StgValue>
</operation>

<operation id="4539" st_id="671" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:370 %mul6_i2_51 = dmul i64 %bitcast_ln69_52, i64 %activations2_load_55

]]></Node>
<StgValue><ssdm name="mul6_i2_51"/></StgValue>
</operation>

<operation id="4540" st_id="671" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:377 %mul6_i2_52 = dmul i64 %bitcast_ln69_53, i64 %activations2_load_56

]]></Node>
<StgValue><ssdm name="mul6_i2_52"/></StgValue>
</operation>

<operation id="4541" st_id="671" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="64" op_0_bw="64">
<![CDATA[
.split20:383 %bitcast_ln69_54 = bitcast i64 %weights3_load_54

]]></Node>
<StgValue><ssdm name="bitcast_ln69_54"/></StgValue>
</operation>

<operation id="4542" st_id="671" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:384 %mul6_i2_53 = dmul i64 %bitcast_ln69_54, i64 %activations2_load_57

]]></Node>
<StgValue><ssdm name="mul6_i2_53"/></StgValue>
</operation>

<operation id="4543" st_id="671" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="64" op_0_bw="8">
<![CDATA[
.split20:389 %weights3_load_55 = load i8 %weights3_addr_55

]]></Node>
<StgValue><ssdm name="weights3_load_55"/></StgValue>
</operation>

<operation id="4544" st_id="671" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:393 %or_ln69_55 = or i8 %tmp_11, i8 56

]]></Node>
<StgValue><ssdm name="or_ln69_55"/></StgValue>
</operation>

<operation id="4545" st_id="671" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="64" op_0_bw="8">
<![CDATA[
.split20:394 %zext_ln69_56 = zext i8 %or_ln69_55

]]></Node>
<StgValue><ssdm name="zext_ln69_56"/></StgValue>
</operation>

<operation id="4546" st_id="671" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:395 %weights3_addr_56 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_56

]]></Node>
<StgValue><ssdm name="weights3_addr_56"/></StgValue>
</operation>

<operation id="4547" st_id="671" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="64" op_0_bw="8">
<![CDATA[
.split20:396 %weights3_load_56 = load i8 %weights3_addr_56

]]></Node>
<StgValue><ssdm name="weights3_load_56"/></StgValue>
</operation>
</state>

<state id="672" st_id="672">

<operation id="4548" st_id="672" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:70 %add9_i2_9 = dadd i64 %add9_i2_8, i64 %mul6_i2_9

]]></Node>
<StgValue><ssdm name="add9_i2_9"/></StgValue>
</operation>

<operation id="4549" st_id="672" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:356 %mul6_i2_49 = dmul i64 %bitcast_ln69_50, i64 %activations2_load_53

]]></Node>
<StgValue><ssdm name="mul6_i2_49"/></StgValue>
</operation>

<operation id="4550" st_id="672" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:363 %mul6_i2_50 = dmul i64 %bitcast_ln69_51, i64 %activations2_load_54

]]></Node>
<StgValue><ssdm name="mul6_i2_50"/></StgValue>
</operation>

<operation id="4551" st_id="672" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:370 %mul6_i2_51 = dmul i64 %bitcast_ln69_52, i64 %activations2_load_55

]]></Node>
<StgValue><ssdm name="mul6_i2_51"/></StgValue>
</operation>

<operation id="4552" st_id="672" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:377 %mul6_i2_52 = dmul i64 %bitcast_ln69_53, i64 %activations2_load_56

]]></Node>
<StgValue><ssdm name="mul6_i2_52"/></StgValue>
</operation>

<operation id="4553" st_id="672" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:384 %mul6_i2_53 = dmul i64 %bitcast_ln69_54, i64 %activations2_load_57

]]></Node>
<StgValue><ssdm name="mul6_i2_53"/></StgValue>
</operation>

<operation id="4554" st_id="672" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="64">
<![CDATA[
.split20:390 %bitcast_ln69_55 = bitcast i64 %weights3_load_55

]]></Node>
<StgValue><ssdm name="bitcast_ln69_55"/></StgValue>
</operation>

<operation id="4555" st_id="672" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:391 %mul6_i2_54 = dmul i64 %bitcast_ln69_55, i64 %activations2_load_58

]]></Node>
<StgValue><ssdm name="mul6_i2_54"/></StgValue>
</operation>

<operation id="4556" st_id="672" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="64" op_0_bw="8">
<![CDATA[
.split20:396 %weights3_load_56 = load i8 %weights3_addr_56

]]></Node>
<StgValue><ssdm name="weights3_load_56"/></StgValue>
</operation>

<operation id="4557" st_id="672" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:400 %or_ln69_56 = or i8 %tmp_11, i8 57

]]></Node>
<StgValue><ssdm name="or_ln69_56"/></StgValue>
</operation>

<operation id="4558" st_id="672" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="64" op_0_bw="8">
<![CDATA[
.split20:401 %zext_ln69_57 = zext i8 %or_ln69_56

]]></Node>
<StgValue><ssdm name="zext_ln69_57"/></StgValue>
</operation>

<operation id="4559" st_id="672" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:402 %weights3_addr_57 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_57

]]></Node>
<StgValue><ssdm name="weights3_addr_57"/></StgValue>
</operation>

<operation id="4560" st_id="672" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="64" op_0_bw="8">
<![CDATA[
.split20:403 %weights3_load_57 = load i8 %weights3_addr_57

]]></Node>
<StgValue><ssdm name="weights3_load_57"/></StgValue>
</operation>
</state>

<state id="673" st_id="673">

<operation id="4561" st_id="673" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:77 %add9_i2_s = dadd i64 %add9_i2_9, i64 %mul6_i2_s

]]></Node>
<StgValue><ssdm name="add9_i2_s"/></StgValue>
</operation>

<operation id="4562" st_id="673" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:363 %mul6_i2_50 = dmul i64 %bitcast_ln69_51, i64 %activations2_load_54

]]></Node>
<StgValue><ssdm name="mul6_i2_50"/></StgValue>
</operation>

<operation id="4563" st_id="673" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:370 %mul6_i2_51 = dmul i64 %bitcast_ln69_52, i64 %activations2_load_55

]]></Node>
<StgValue><ssdm name="mul6_i2_51"/></StgValue>
</operation>

<operation id="4564" st_id="673" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:377 %mul6_i2_52 = dmul i64 %bitcast_ln69_53, i64 %activations2_load_56

]]></Node>
<StgValue><ssdm name="mul6_i2_52"/></StgValue>
</operation>

<operation id="4565" st_id="673" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:384 %mul6_i2_53 = dmul i64 %bitcast_ln69_54, i64 %activations2_load_57

]]></Node>
<StgValue><ssdm name="mul6_i2_53"/></StgValue>
</operation>

<operation id="4566" st_id="673" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:391 %mul6_i2_54 = dmul i64 %bitcast_ln69_55, i64 %activations2_load_58

]]></Node>
<StgValue><ssdm name="mul6_i2_54"/></StgValue>
</operation>

<operation id="4567" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="64" op_0_bw="64">
<![CDATA[
.split20:397 %bitcast_ln69_56 = bitcast i64 %weights3_load_56

]]></Node>
<StgValue><ssdm name="bitcast_ln69_56"/></StgValue>
</operation>

<operation id="4568" st_id="673" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:398 %mul6_i2_55 = dmul i64 %bitcast_ln69_56, i64 %activations2_load_59

]]></Node>
<StgValue><ssdm name="mul6_i2_55"/></StgValue>
</operation>

<operation id="4569" st_id="673" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="64" op_0_bw="8">
<![CDATA[
.split20:403 %weights3_load_57 = load i8 %weights3_addr_57

]]></Node>
<StgValue><ssdm name="weights3_load_57"/></StgValue>
</operation>

<operation id="4570" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:407 %or_ln69_57 = or i8 %tmp_11, i8 58

]]></Node>
<StgValue><ssdm name="or_ln69_57"/></StgValue>
</operation>

<operation id="4571" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="64" op_0_bw="8">
<![CDATA[
.split20:408 %zext_ln69_58 = zext i8 %or_ln69_57

]]></Node>
<StgValue><ssdm name="zext_ln69_58"/></StgValue>
</operation>

<operation id="4572" st_id="673" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:409 %weights3_addr_58 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_58

]]></Node>
<StgValue><ssdm name="weights3_addr_58"/></StgValue>
</operation>

<operation id="4573" st_id="673" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="64" op_0_bw="8">
<![CDATA[
.split20:410 %weights3_load_58 = load i8 %weights3_addr_58

]]></Node>
<StgValue><ssdm name="weights3_load_58"/></StgValue>
</operation>
</state>

<state id="674" st_id="674">

<operation id="4574" st_id="674" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:77 %add9_i2_s = dadd i64 %add9_i2_9, i64 %mul6_i2_s

]]></Node>
<StgValue><ssdm name="add9_i2_s"/></StgValue>
</operation>

<operation id="4575" st_id="674" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:370 %mul6_i2_51 = dmul i64 %bitcast_ln69_52, i64 %activations2_load_55

]]></Node>
<StgValue><ssdm name="mul6_i2_51"/></StgValue>
</operation>

<operation id="4576" st_id="674" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:377 %mul6_i2_52 = dmul i64 %bitcast_ln69_53, i64 %activations2_load_56

]]></Node>
<StgValue><ssdm name="mul6_i2_52"/></StgValue>
</operation>

<operation id="4577" st_id="674" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:384 %mul6_i2_53 = dmul i64 %bitcast_ln69_54, i64 %activations2_load_57

]]></Node>
<StgValue><ssdm name="mul6_i2_53"/></StgValue>
</operation>

<operation id="4578" st_id="674" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:391 %mul6_i2_54 = dmul i64 %bitcast_ln69_55, i64 %activations2_load_58

]]></Node>
<StgValue><ssdm name="mul6_i2_54"/></StgValue>
</operation>

<operation id="4579" st_id="674" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:398 %mul6_i2_55 = dmul i64 %bitcast_ln69_56, i64 %activations2_load_59

]]></Node>
<StgValue><ssdm name="mul6_i2_55"/></StgValue>
</operation>

<operation id="4580" st_id="674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="64" op_0_bw="64">
<![CDATA[
.split20:404 %bitcast_ln69_57 = bitcast i64 %weights3_load_57

]]></Node>
<StgValue><ssdm name="bitcast_ln69_57"/></StgValue>
</operation>

<operation id="4581" st_id="674" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:405 %mul6_i2_56 = dmul i64 %bitcast_ln69_57, i64 %activations2_load_60

]]></Node>
<StgValue><ssdm name="mul6_i2_56"/></StgValue>
</operation>

<operation id="4582" st_id="674" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="64" op_0_bw="8">
<![CDATA[
.split20:410 %weights3_load_58 = load i8 %weights3_addr_58

]]></Node>
<StgValue><ssdm name="weights3_load_58"/></StgValue>
</operation>

<operation id="4583" st_id="674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:414 %or_ln69_58 = or i8 %tmp_11, i8 59

]]></Node>
<StgValue><ssdm name="or_ln69_58"/></StgValue>
</operation>

<operation id="4584" st_id="674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="64" op_0_bw="8">
<![CDATA[
.split20:415 %zext_ln69_59 = zext i8 %or_ln69_58

]]></Node>
<StgValue><ssdm name="zext_ln69_59"/></StgValue>
</operation>

<operation id="4585" st_id="674" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:416 %weights3_addr_59 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_59

]]></Node>
<StgValue><ssdm name="weights3_addr_59"/></StgValue>
</operation>

<operation id="4586" st_id="674" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="8">
<![CDATA[
.split20:417 %weights3_load_59 = load i8 %weights3_addr_59

]]></Node>
<StgValue><ssdm name="weights3_load_59"/></StgValue>
</operation>
</state>

<state id="675" st_id="675">

<operation id="4587" st_id="675" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:77 %add9_i2_s = dadd i64 %add9_i2_9, i64 %mul6_i2_s

]]></Node>
<StgValue><ssdm name="add9_i2_s"/></StgValue>
</operation>

<operation id="4588" st_id="675" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:377 %mul6_i2_52 = dmul i64 %bitcast_ln69_53, i64 %activations2_load_56

]]></Node>
<StgValue><ssdm name="mul6_i2_52"/></StgValue>
</operation>

<operation id="4589" st_id="675" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:384 %mul6_i2_53 = dmul i64 %bitcast_ln69_54, i64 %activations2_load_57

]]></Node>
<StgValue><ssdm name="mul6_i2_53"/></StgValue>
</operation>

<operation id="4590" st_id="675" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:391 %mul6_i2_54 = dmul i64 %bitcast_ln69_55, i64 %activations2_load_58

]]></Node>
<StgValue><ssdm name="mul6_i2_54"/></StgValue>
</operation>

<operation id="4591" st_id="675" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:398 %mul6_i2_55 = dmul i64 %bitcast_ln69_56, i64 %activations2_load_59

]]></Node>
<StgValue><ssdm name="mul6_i2_55"/></StgValue>
</operation>

<operation id="4592" st_id="675" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:405 %mul6_i2_56 = dmul i64 %bitcast_ln69_57, i64 %activations2_load_60

]]></Node>
<StgValue><ssdm name="mul6_i2_56"/></StgValue>
</operation>

<operation id="4593" st_id="675" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="64" op_0_bw="64">
<![CDATA[
.split20:411 %bitcast_ln69_58 = bitcast i64 %weights3_load_58

]]></Node>
<StgValue><ssdm name="bitcast_ln69_58"/></StgValue>
</operation>

<operation id="4594" st_id="675" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:412 %mul6_i2_57 = dmul i64 %bitcast_ln69_58, i64 %activations2_load_61

]]></Node>
<StgValue><ssdm name="mul6_i2_57"/></StgValue>
</operation>

<operation id="4595" st_id="675" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="8">
<![CDATA[
.split20:417 %weights3_load_59 = load i8 %weights3_addr_59

]]></Node>
<StgValue><ssdm name="weights3_load_59"/></StgValue>
</operation>

<operation id="4596" st_id="675" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:421 %or_ln69_59 = or i8 %tmp_11, i8 60

]]></Node>
<StgValue><ssdm name="or_ln69_59"/></StgValue>
</operation>

<operation id="4597" st_id="675" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="64" op_0_bw="8">
<![CDATA[
.split20:422 %zext_ln69_60 = zext i8 %or_ln69_59

]]></Node>
<StgValue><ssdm name="zext_ln69_60"/></StgValue>
</operation>

<operation id="4598" st_id="675" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:423 %weights3_addr_60 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_60

]]></Node>
<StgValue><ssdm name="weights3_addr_60"/></StgValue>
</operation>

<operation id="4599" st_id="675" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="8">
<![CDATA[
.split20:424 %weights3_load_60 = load i8 %weights3_addr_60

]]></Node>
<StgValue><ssdm name="weights3_load_60"/></StgValue>
</operation>
</state>

<state id="676" st_id="676">

<operation id="4600" st_id="676" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:77 %add9_i2_s = dadd i64 %add9_i2_9, i64 %mul6_i2_s

]]></Node>
<StgValue><ssdm name="add9_i2_s"/></StgValue>
</operation>

<operation id="4601" st_id="676" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:384 %mul6_i2_53 = dmul i64 %bitcast_ln69_54, i64 %activations2_load_57

]]></Node>
<StgValue><ssdm name="mul6_i2_53"/></StgValue>
</operation>

<operation id="4602" st_id="676" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:391 %mul6_i2_54 = dmul i64 %bitcast_ln69_55, i64 %activations2_load_58

]]></Node>
<StgValue><ssdm name="mul6_i2_54"/></StgValue>
</operation>

<operation id="4603" st_id="676" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:398 %mul6_i2_55 = dmul i64 %bitcast_ln69_56, i64 %activations2_load_59

]]></Node>
<StgValue><ssdm name="mul6_i2_55"/></StgValue>
</operation>

<operation id="4604" st_id="676" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:405 %mul6_i2_56 = dmul i64 %bitcast_ln69_57, i64 %activations2_load_60

]]></Node>
<StgValue><ssdm name="mul6_i2_56"/></StgValue>
</operation>

<operation id="4605" st_id="676" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:412 %mul6_i2_57 = dmul i64 %bitcast_ln69_58, i64 %activations2_load_61

]]></Node>
<StgValue><ssdm name="mul6_i2_57"/></StgValue>
</operation>

<operation id="4606" st_id="676" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="64" op_0_bw="64">
<![CDATA[
.split20:418 %bitcast_ln69_59 = bitcast i64 %weights3_load_59

]]></Node>
<StgValue><ssdm name="bitcast_ln69_59"/></StgValue>
</operation>

<operation id="4607" st_id="676" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:419 %mul6_i2_58 = dmul i64 %bitcast_ln69_59, i64 %activations2_load_62

]]></Node>
<StgValue><ssdm name="mul6_i2_58"/></StgValue>
</operation>

<operation id="4608" st_id="676" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="8">
<![CDATA[
.split20:424 %weights3_load_60 = load i8 %weights3_addr_60

]]></Node>
<StgValue><ssdm name="weights3_load_60"/></StgValue>
</operation>

<operation id="4609" st_id="676" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:428 %or_ln69_60 = or i8 %tmp_11, i8 61

]]></Node>
<StgValue><ssdm name="or_ln69_60"/></StgValue>
</operation>

<operation id="4610" st_id="676" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="64" op_0_bw="8">
<![CDATA[
.split20:429 %zext_ln69_61 = zext i8 %or_ln69_60

]]></Node>
<StgValue><ssdm name="zext_ln69_61"/></StgValue>
</operation>

<operation id="4611" st_id="676" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:430 %weights3_addr_61 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_61

]]></Node>
<StgValue><ssdm name="weights3_addr_61"/></StgValue>
</operation>

<operation id="4612" st_id="676" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="64" op_0_bw="8">
<![CDATA[
.split20:431 %weights3_load_61 = load i8 %weights3_addr_61

]]></Node>
<StgValue><ssdm name="weights3_load_61"/></StgValue>
</operation>
</state>

<state id="677" st_id="677">

<operation id="4613" st_id="677" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:77 %add9_i2_s = dadd i64 %add9_i2_9, i64 %mul6_i2_s

]]></Node>
<StgValue><ssdm name="add9_i2_s"/></StgValue>
</operation>

<operation id="4614" st_id="677" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:391 %mul6_i2_54 = dmul i64 %bitcast_ln69_55, i64 %activations2_load_58

]]></Node>
<StgValue><ssdm name="mul6_i2_54"/></StgValue>
</operation>

<operation id="4615" st_id="677" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:398 %mul6_i2_55 = dmul i64 %bitcast_ln69_56, i64 %activations2_load_59

]]></Node>
<StgValue><ssdm name="mul6_i2_55"/></StgValue>
</operation>

<operation id="4616" st_id="677" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:405 %mul6_i2_56 = dmul i64 %bitcast_ln69_57, i64 %activations2_load_60

]]></Node>
<StgValue><ssdm name="mul6_i2_56"/></StgValue>
</operation>

<operation id="4617" st_id="677" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:412 %mul6_i2_57 = dmul i64 %bitcast_ln69_58, i64 %activations2_load_61

]]></Node>
<StgValue><ssdm name="mul6_i2_57"/></StgValue>
</operation>

<operation id="4618" st_id="677" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:419 %mul6_i2_58 = dmul i64 %bitcast_ln69_59, i64 %activations2_load_62

]]></Node>
<StgValue><ssdm name="mul6_i2_58"/></StgValue>
</operation>

<operation id="4619" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="64" op_0_bw="64">
<![CDATA[
.split20:425 %bitcast_ln69_60 = bitcast i64 %weights3_load_60

]]></Node>
<StgValue><ssdm name="bitcast_ln69_60"/></StgValue>
</operation>

<operation id="4620" st_id="677" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:426 %mul6_i2_59 = dmul i64 %bitcast_ln69_60, i64 %activations2_load_63

]]></Node>
<StgValue><ssdm name="mul6_i2_59"/></StgValue>
</operation>

<operation id="4621" st_id="677" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="64" op_0_bw="8">
<![CDATA[
.split20:431 %weights3_load_61 = load i8 %weights3_addr_61

]]></Node>
<StgValue><ssdm name="weights3_load_61"/></StgValue>
</operation>

<operation id="4622" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:435 %or_ln69_61 = or i8 %tmp_11, i8 62

]]></Node>
<StgValue><ssdm name="or_ln69_61"/></StgValue>
</operation>

<operation id="4623" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="64" op_0_bw="8">
<![CDATA[
.split20:436 %zext_ln69_62 = zext i8 %or_ln69_61

]]></Node>
<StgValue><ssdm name="zext_ln69_62"/></StgValue>
</operation>

<operation id="4624" st_id="677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:437 %weights3_addr_62 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_62

]]></Node>
<StgValue><ssdm name="weights3_addr_62"/></StgValue>
</operation>

<operation id="4625" st_id="677" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="64" op_0_bw="8">
<![CDATA[
.split20:438 %weights3_load_62 = load i8 %weights3_addr_62

]]></Node>
<StgValue><ssdm name="weights3_load_62"/></StgValue>
</operation>
</state>

<state id="678" st_id="678">

<operation id="4626" st_id="678" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
RELU.exit43:4 %add_ln66 = add i2 %j_7, i2 1

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="4627" st_id="678" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:84 %add9_i2_10 = dadd i64 %add9_i2_s, i64 %mul6_i2_10

]]></Node>
<StgValue><ssdm name="add9_i2_10"/></StgValue>
</operation>

<operation id="4628" st_id="678" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:398 %mul6_i2_55 = dmul i64 %bitcast_ln69_56, i64 %activations2_load_59

]]></Node>
<StgValue><ssdm name="mul6_i2_55"/></StgValue>
</operation>

<operation id="4629" st_id="678" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:405 %mul6_i2_56 = dmul i64 %bitcast_ln69_57, i64 %activations2_load_60

]]></Node>
<StgValue><ssdm name="mul6_i2_56"/></StgValue>
</operation>

<operation id="4630" st_id="678" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:412 %mul6_i2_57 = dmul i64 %bitcast_ln69_58, i64 %activations2_load_61

]]></Node>
<StgValue><ssdm name="mul6_i2_57"/></StgValue>
</operation>

<operation id="4631" st_id="678" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:419 %mul6_i2_58 = dmul i64 %bitcast_ln69_59, i64 %activations2_load_62

]]></Node>
<StgValue><ssdm name="mul6_i2_58"/></StgValue>
</operation>

<operation id="4632" st_id="678" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:426 %mul6_i2_59 = dmul i64 %bitcast_ln69_60, i64 %activations2_load_63

]]></Node>
<StgValue><ssdm name="mul6_i2_59"/></StgValue>
</operation>

<operation id="4633" st_id="678" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="64" op_0_bw="64">
<![CDATA[
.split20:432 %bitcast_ln69_61 = bitcast i64 %weights3_load_61

]]></Node>
<StgValue><ssdm name="bitcast_ln69_61"/></StgValue>
</operation>

<operation id="4634" st_id="678" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:433 %mul6_i2_60 = dmul i64 %bitcast_ln69_61, i64 %activations2_load_64

]]></Node>
<StgValue><ssdm name="mul6_i2_60"/></StgValue>
</operation>

<operation id="4635" st_id="678" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="64" op_0_bw="8">
<![CDATA[
.split20:438 %weights3_load_62 = load i8 %weights3_addr_62

]]></Node>
<StgValue><ssdm name="weights3_load_62"/></StgValue>
</operation>

<operation id="4636" st_id="678" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split20:442 %or_ln69_62 = or i8 %tmp_11, i8 63

]]></Node>
<StgValue><ssdm name="or_ln69_62"/></StgValue>
</operation>

<operation id="4637" st_id="678" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="64" op_0_bw="8">
<![CDATA[
.split20:443 %zext_ln69_63 = zext i8 %or_ln69_62

]]></Node>
<StgValue><ssdm name="zext_ln69_63"/></StgValue>
</operation>

<operation id="4638" st_id="678" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:444 %weights3_addr_63 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_63

]]></Node>
<StgValue><ssdm name="weights3_addr_63"/></StgValue>
</operation>

<operation id="4639" st_id="678" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="8">
<![CDATA[
.split20:445 %weights3_load_63 = load i8 %weights3_addr_63

]]></Node>
<StgValue><ssdm name="weights3_load_63"/></StgValue>
</operation>
</state>

<state id="679" st_id="679">

<operation id="4640" st_id="679" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:84 %add9_i2_10 = dadd i64 %add9_i2_s, i64 %mul6_i2_10

]]></Node>
<StgValue><ssdm name="add9_i2_10"/></StgValue>
</operation>

<operation id="4641" st_id="679" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:405 %mul6_i2_56 = dmul i64 %bitcast_ln69_57, i64 %activations2_load_60

]]></Node>
<StgValue><ssdm name="mul6_i2_56"/></StgValue>
</operation>

<operation id="4642" st_id="679" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:412 %mul6_i2_57 = dmul i64 %bitcast_ln69_58, i64 %activations2_load_61

]]></Node>
<StgValue><ssdm name="mul6_i2_57"/></StgValue>
</operation>

<operation id="4643" st_id="679" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:419 %mul6_i2_58 = dmul i64 %bitcast_ln69_59, i64 %activations2_load_62

]]></Node>
<StgValue><ssdm name="mul6_i2_58"/></StgValue>
</operation>

<operation id="4644" st_id="679" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:426 %mul6_i2_59 = dmul i64 %bitcast_ln69_60, i64 %activations2_load_63

]]></Node>
<StgValue><ssdm name="mul6_i2_59"/></StgValue>
</operation>

<operation id="4645" st_id="679" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:433 %mul6_i2_60 = dmul i64 %bitcast_ln69_61, i64 %activations2_load_64

]]></Node>
<StgValue><ssdm name="mul6_i2_60"/></StgValue>
</operation>

<operation id="4646" st_id="679" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="64" op_0_bw="64">
<![CDATA[
.split20:439 %bitcast_ln69_62 = bitcast i64 %weights3_load_62

]]></Node>
<StgValue><ssdm name="bitcast_ln69_62"/></StgValue>
</operation>

<operation id="4647" st_id="679" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:440 %mul6_i2_61 = dmul i64 %bitcast_ln69_62, i64 %activations2_load_65

]]></Node>
<StgValue><ssdm name="mul6_i2_61"/></StgValue>
</operation>

<operation id="4648" st_id="679" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="8">
<![CDATA[
.split20:445 %weights3_load_63 = load i8 %weights3_addr_63

]]></Node>
<StgValue><ssdm name="weights3_load_63"/></StgValue>
</operation>
</state>

<state id="680" st_id="680">

<operation id="4649" st_id="680" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:84 %add9_i2_10 = dadd i64 %add9_i2_s, i64 %mul6_i2_10

]]></Node>
<StgValue><ssdm name="add9_i2_10"/></StgValue>
</operation>

<operation id="4650" st_id="680" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:412 %mul6_i2_57 = dmul i64 %bitcast_ln69_58, i64 %activations2_load_61

]]></Node>
<StgValue><ssdm name="mul6_i2_57"/></StgValue>
</operation>

<operation id="4651" st_id="680" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:419 %mul6_i2_58 = dmul i64 %bitcast_ln69_59, i64 %activations2_load_62

]]></Node>
<StgValue><ssdm name="mul6_i2_58"/></StgValue>
</operation>

<operation id="4652" st_id="680" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:426 %mul6_i2_59 = dmul i64 %bitcast_ln69_60, i64 %activations2_load_63

]]></Node>
<StgValue><ssdm name="mul6_i2_59"/></StgValue>
</operation>

<operation id="4653" st_id="680" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:433 %mul6_i2_60 = dmul i64 %bitcast_ln69_61, i64 %activations2_load_64

]]></Node>
<StgValue><ssdm name="mul6_i2_60"/></StgValue>
</operation>

<operation id="4654" st_id="680" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:440 %mul6_i2_61 = dmul i64 %bitcast_ln69_62, i64 %activations2_load_65

]]></Node>
<StgValue><ssdm name="mul6_i2_61"/></StgValue>
</operation>

<operation id="4655" st_id="680" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="64" op_0_bw="64">
<![CDATA[
.split20:446 %bitcast_ln69_63 = bitcast i64 %weights3_load_63

]]></Node>
<StgValue><ssdm name="bitcast_ln69_63"/></StgValue>
</operation>

<operation id="4656" st_id="680" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:447 %mul6_i2_62 = dmul i64 %bitcast_ln69_63, i64 %activations2_load_66

]]></Node>
<StgValue><ssdm name="mul6_i2_62"/></StgValue>
</operation>
</state>

<state id="681" st_id="681">

<operation id="4657" st_id="681" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:84 %add9_i2_10 = dadd i64 %add9_i2_s, i64 %mul6_i2_10

]]></Node>
<StgValue><ssdm name="add9_i2_10"/></StgValue>
</operation>

<operation id="4658" st_id="681" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:419 %mul6_i2_58 = dmul i64 %bitcast_ln69_59, i64 %activations2_load_62

]]></Node>
<StgValue><ssdm name="mul6_i2_58"/></StgValue>
</operation>

<operation id="4659" st_id="681" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:426 %mul6_i2_59 = dmul i64 %bitcast_ln69_60, i64 %activations2_load_63

]]></Node>
<StgValue><ssdm name="mul6_i2_59"/></StgValue>
</operation>

<operation id="4660" st_id="681" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:433 %mul6_i2_60 = dmul i64 %bitcast_ln69_61, i64 %activations2_load_64

]]></Node>
<StgValue><ssdm name="mul6_i2_60"/></StgValue>
</operation>

<operation id="4661" st_id="681" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:440 %mul6_i2_61 = dmul i64 %bitcast_ln69_62, i64 %activations2_load_65

]]></Node>
<StgValue><ssdm name="mul6_i2_61"/></StgValue>
</operation>

<operation id="4662" st_id="681" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:447 %mul6_i2_62 = dmul i64 %bitcast_ln69_63, i64 %activations2_load_66

]]></Node>
<StgValue><ssdm name="mul6_i2_62"/></StgValue>
</operation>
</state>

<state id="682" st_id="682">

<operation id="4663" st_id="682" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:84 %add9_i2_10 = dadd i64 %add9_i2_s, i64 %mul6_i2_10

]]></Node>
<StgValue><ssdm name="add9_i2_10"/></StgValue>
</operation>

<operation id="4664" st_id="682" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:426 %mul6_i2_59 = dmul i64 %bitcast_ln69_60, i64 %activations2_load_63

]]></Node>
<StgValue><ssdm name="mul6_i2_59"/></StgValue>
</operation>

<operation id="4665" st_id="682" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:433 %mul6_i2_60 = dmul i64 %bitcast_ln69_61, i64 %activations2_load_64

]]></Node>
<StgValue><ssdm name="mul6_i2_60"/></StgValue>
</operation>

<operation id="4666" st_id="682" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:440 %mul6_i2_61 = dmul i64 %bitcast_ln69_62, i64 %activations2_load_65

]]></Node>
<StgValue><ssdm name="mul6_i2_61"/></StgValue>
</operation>

<operation id="4667" st_id="682" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:447 %mul6_i2_62 = dmul i64 %bitcast_ln69_63, i64 %activations2_load_66

]]></Node>
<StgValue><ssdm name="mul6_i2_62"/></StgValue>
</operation>
</state>

<state id="683" st_id="683">

<operation id="4668" st_id="683" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:91 %add9_i2_11 = dadd i64 %add9_i2_10, i64 %mul6_i2_11

]]></Node>
<StgValue><ssdm name="add9_i2_11"/></StgValue>
</operation>

<operation id="4669" st_id="683" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:433 %mul6_i2_60 = dmul i64 %bitcast_ln69_61, i64 %activations2_load_64

]]></Node>
<StgValue><ssdm name="mul6_i2_60"/></StgValue>
</operation>

<operation id="4670" st_id="683" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:440 %mul6_i2_61 = dmul i64 %bitcast_ln69_62, i64 %activations2_load_65

]]></Node>
<StgValue><ssdm name="mul6_i2_61"/></StgValue>
</operation>

<operation id="4671" st_id="683" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:447 %mul6_i2_62 = dmul i64 %bitcast_ln69_63, i64 %activations2_load_66

]]></Node>
<StgValue><ssdm name="mul6_i2_62"/></StgValue>
</operation>
</state>

<state id="684" st_id="684">

<operation id="4672" st_id="684" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:91 %add9_i2_11 = dadd i64 %add9_i2_10, i64 %mul6_i2_11

]]></Node>
<StgValue><ssdm name="add9_i2_11"/></StgValue>
</operation>

<operation id="4673" st_id="684" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:440 %mul6_i2_61 = dmul i64 %bitcast_ln69_62, i64 %activations2_load_65

]]></Node>
<StgValue><ssdm name="mul6_i2_61"/></StgValue>
</operation>

<operation id="4674" st_id="684" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:447 %mul6_i2_62 = dmul i64 %bitcast_ln69_63, i64 %activations2_load_66

]]></Node>
<StgValue><ssdm name="mul6_i2_62"/></StgValue>
</operation>
</state>

<state id="685" st_id="685">

<operation id="4675" st_id="685" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:91 %add9_i2_11 = dadd i64 %add9_i2_10, i64 %mul6_i2_11

]]></Node>
<StgValue><ssdm name="add9_i2_11"/></StgValue>
</operation>

<operation id="4676" st_id="685" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:447 %mul6_i2_62 = dmul i64 %bitcast_ln69_63, i64 %activations2_load_66

]]></Node>
<StgValue><ssdm name="mul6_i2_62"/></StgValue>
</operation>
</state>

<state id="686" st_id="686">

<operation id="4677" st_id="686" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:91 %add9_i2_11 = dadd i64 %add9_i2_10, i64 %mul6_i2_11

]]></Node>
<StgValue><ssdm name="add9_i2_11"/></StgValue>
</operation>
</state>

<state id="687" st_id="687">

<operation id="4678" st_id="687" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:91 %add9_i2_11 = dadd i64 %add9_i2_10, i64 %mul6_i2_11

]]></Node>
<StgValue><ssdm name="add9_i2_11"/></StgValue>
</operation>
</state>

<state id="688" st_id="688">

<operation id="4679" st_id="688" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:98 %add9_i2_12 = dadd i64 %add9_i2_11, i64 %mul6_i2_12

]]></Node>
<StgValue><ssdm name="add9_i2_12"/></StgValue>
</operation>
</state>

<state id="689" st_id="689">

<operation id="4680" st_id="689" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:98 %add9_i2_12 = dadd i64 %add9_i2_11, i64 %mul6_i2_12

]]></Node>
<StgValue><ssdm name="add9_i2_12"/></StgValue>
</operation>
</state>

<state id="690" st_id="690">

<operation id="4681" st_id="690" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:98 %add9_i2_12 = dadd i64 %add9_i2_11, i64 %mul6_i2_12

]]></Node>
<StgValue><ssdm name="add9_i2_12"/></StgValue>
</operation>
</state>

<state id="691" st_id="691">

<operation id="4682" st_id="691" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:98 %add9_i2_12 = dadd i64 %add9_i2_11, i64 %mul6_i2_12

]]></Node>
<StgValue><ssdm name="add9_i2_12"/></StgValue>
</operation>
</state>

<state id="692" st_id="692">

<operation id="4683" st_id="692" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:98 %add9_i2_12 = dadd i64 %add9_i2_11, i64 %mul6_i2_12

]]></Node>
<StgValue><ssdm name="add9_i2_12"/></StgValue>
</operation>
</state>

<state id="693" st_id="693">

<operation id="4684" st_id="693" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:105 %add9_i2_13 = dadd i64 %add9_i2_12, i64 %mul6_i2_13

]]></Node>
<StgValue><ssdm name="add9_i2_13"/></StgValue>
</operation>
</state>

<state id="694" st_id="694">

<operation id="4685" st_id="694" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:105 %add9_i2_13 = dadd i64 %add9_i2_12, i64 %mul6_i2_13

]]></Node>
<StgValue><ssdm name="add9_i2_13"/></StgValue>
</operation>
</state>

<state id="695" st_id="695">

<operation id="4686" st_id="695" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:105 %add9_i2_13 = dadd i64 %add9_i2_12, i64 %mul6_i2_13

]]></Node>
<StgValue><ssdm name="add9_i2_13"/></StgValue>
</operation>
</state>

<state id="696" st_id="696">

<operation id="4687" st_id="696" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:105 %add9_i2_13 = dadd i64 %add9_i2_12, i64 %mul6_i2_13

]]></Node>
<StgValue><ssdm name="add9_i2_13"/></StgValue>
</operation>
</state>

<state id="697" st_id="697">

<operation id="4688" st_id="697" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:105 %add9_i2_13 = dadd i64 %add9_i2_12, i64 %mul6_i2_13

]]></Node>
<StgValue><ssdm name="add9_i2_13"/></StgValue>
</operation>
</state>

<state id="698" st_id="698">

<operation id="4689" st_id="698" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:112 %add9_i2_14 = dadd i64 %add9_i2_13, i64 %mul6_i2_14

]]></Node>
<StgValue><ssdm name="add9_i2_14"/></StgValue>
</operation>
</state>

<state id="699" st_id="699">

<operation id="4690" st_id="699" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:112 %add9_i2_14 = dadd i64 %add9_i2_13, i64 %mul6_i2_14

]]></Node>
<StgValue><ssdm name="add9_i2_14"/></StgValue>
</operation>
</state>

<state id="700" st_id="700">

<operation id="4691" st_id="700" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:112 %add9_i2_14 = dadd i64 %add9_i2_13, i64 %mul6_i2_14

]]></Node>
<StgValue><ssdm name="add9_i2_14"/></StgValue>
</operation>
</state>

<state id="701" st_id="701">

<operation id="4692" st_id="701" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:112 %add9_i2_14 = dadd i64 %add9_i2_13, i64 %mul6_i2_14

]]></Node>
<StgValue><ssdm name="add9_i2_14"/></StgValue>
</operation>
</state>

<state id="702" st_id="702">

<operation id="4693" st_id="702" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:112 %add9_i2_14 = dadd i64 %add9_i2_13, i64 %mul6_i2_14

]]></Node>
<StgValue><ssdm name="add9_i2_14"/></StgValue>
</operation>
</state>

<state id="703" st_id="703">

<operation id="4694" st_id="703" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:119 %add9_i2_15 = dadd i64 %add9_i2_14, i64 %mul6_i2_15

]]></Node>
<StgValue><ssdm name="add9_i2_15"/></StgValue>
</operation>
</state>

<state id="704" st_id="704">

<operation id="4695" st_id="704" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:119 %add9_i2_15 = dadd i64 %add9_i2_14, i64 %mul6_i2_15

]]></Node>
<StgValue><ssdm name="add9_i2_15"/></StgValue>
</operation>
</state>

<state id="705" st_id="705">

<operation id="4696" st_id="705" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:119 %add9_i2_15 = dadd i64 %add9_i2_14, i64 %mul6_i2_15

]]></Node>
<StgValue><ssdm name="add9_i2_15"/></StgValue>
</operation>
</state>

<state id="706" st_id="706">

<operation id="4697" st_id="706" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:119 %add9_i2_15 = dadd i64 %add9_i2_14, i64 %mul6_i2_15

]]></Node>
<StgValue><ssdm name="add9_i2_15"/></StgValue>
</operation>
</state>

<state id="707" st_id="707">

<operation id="4698" st_id="707" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:119 %add9_i2_15 = dadd i64 %add9_i2_14, i64 %mul6_i2_15

]]></Node>
<StgValue><ssdm name="add9_i2_15"/></StgValue>
</operation>
</state>

<state id="708" st_id="708">

<operation id="4699" st_id="708" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:126 %add9_i2_16 = dadd i64 %add9_i2_15, i64 %mul6_i2_16

]]></Node>
<StgValue><ssdm name="add9_i2_16"/></StgValue>
</operation>
</state>

<state id="709" st_id="709">

<operation id="4700" st_id="709" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:126 %add9_i2_16 = dadd i64 %add9_i2_15, i64 %mul6_i2_16

]]></Node>
<StgValue><ssdm name="add9_i2_16"/></StgValue>
</operation>
</state>

<state id="710" st_id="710">

<operation id="4701" st_id="710" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:126 %add9_i2_16 = dadd i64 %add9_i2_15, i64 %mul6_i2_16

]]></Node>
<StgValue><ssdm name="add9_i2_16"/></StgValue>
</operation>
</state>

<state id="711" st_id="711">

<operation id="4702" st_id="711" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:126 %add9_i2_16 = dadd i64 %add9_i2_15, i64 %mul6_i2_16

]]></Node>
<StgValue><ssdm name="add9_i2_16"/></StgValue>
</operation>
</state>

<state id="712" st_id="712">

<operation id="4703" st_id="712" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:126 %add9_i2_16 = dadd i64 %add9_i2_15, i64 %mul6_i2_16

]]></Node>
<StgValue><ssdm name="add9_i2_16"/></StgValue>
</operation>
</state>

<state id="713" st_id="713">

<operation id="4704" st_id="713" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:133 %add9_i2_17 = dadd i64 %add9_i2_16, i64 %mul6_i2_17

]]></Node>
<StgValue><ssdm name="add9_i2_17"/></StgValue>
</operation>
</state>

<state id="714" st_id="714">

<operation id="4705" st_id="714" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:133 %add9_i2_17 = dadd i64 %add9_i2_16, i64 %mul6_i2_17

]]></Node>
<StgValue><ssdm name="add9_i2_17"/></StgValue>
</operation>
</state>

<state id="715" st_id="715">

<operation id="4706" st_id="715" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:133 %add9_i2_17 = dadd i64 %add9_i2_16, i64 %mul6_i2_17

]]></Node>
<StgValue><ssdm name="add9_i2_17"/></StgValue>
</operation>
</state>

<state id="716" st_id="716">

<operation id="4707" st_id="716" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:133 %add9_i2_17 = dadd i64 %add9_i2_16, i64 %mul6_i2_17

]]></Node>
<StgValue><ssdm name="add9_i2_17"/></StgValue>
</operation>
</state>

<state id="717" st_id="717">

<operation id="4708" st_id="717" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:133 %add9_i2_17 = dadd i64 %add9_i2_16, i64 %mul6_i2_17

]]></Node>
<StgValue><ssdm name="add9_i2_17"/></StgValue>
</operation>
</state>

<state id="718" st_id="718">

<operation id="4709" st_id="718" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:140 %add9_i2_18 = dadd i64 %add9_i2_17, i64 %mul6_i2_18

]]></Node>
<StgValue><ssdm name="add9_i2_18"/></StgValue>
</operation>
</state>

<state id="719" st_id="719">

<operation id="4710" st_id="719" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:140 %add9_i2_18 = dadd i64 %add9_i2_17, i64 %mul6_i2_18

]]></Node>
<StgValue><ssdm name="add9_i2_18"/></StgValue>
</operation>
</state>

<state id="720" st_id="720">

<operation id="4711" st_id="720" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:140 %add9_i2_18 = dadd i64 %add9_i2_17, i64 %mul6_i2_18

]]></Node>
<StgValue><ssdm name="add9_i2_18"/></StgValue>
</operation>
</state>

<state id="721" st_id="721">

<operation id="4712" st_id="721" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:140 %add9_i2_18 = dadd i64 %add9_i2_17, i64 %mul6_i2_18

]]></Node>
<StgValue><ssdm name="add9_i2_18"/></StgValue>
</operation>
</state>

<state id="722" st_id="722">

<operation id="4713" st_id="722" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:140 %add9_i2_18 = dadd i64 %add9_i2_17, i64 %mul6_i2_18

]]></Node>
<StgValue><ssdm name="add9_i2_18"/></StgValue>
</operation>
</state>

<state id="723" st_id="723">

<operation id="4714" st_id="723" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:147 %add9_i2_19 = dadd i64 %add9_i2_18, i64 %mul6_i2_19

]]></Node>
<StgValue><ssdm name="add9_i2_19"/></StgValue>
</operation>
</state>

<state id="724" st_id="724">

<operation id="4715" st_id="724" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:147 %add9_i2_19 = dadd i64 %add9_i2_18, i64 %mul6_i2_19

]]></Node>
<StgValue><ssdm name="add9_i2_19"/></StgValue>
</operation>
</state>

<state id="725" st_id="725">

<operation id="4716" st_id="725" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:147 %add9_i2_19 = dadd i64 %add9_i2_18, i64 %mul6_i2_19

]]></Node>
<StgValue><ssdm name="add9_i2_19"/></StgValue>
</operation>
</state>

<state id="726" st_id="726">

<operation id="4717" st_id="726" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:147 %add9_i2_19 = dadd i64 %add9_i2_18, i64 %mul6_i2_19

]]></Node>
<StgValue><ssdm name="add9_i2_19"/></StgValue>
</operation>
</state>

<state id="727" st_id="727">

<operation id="4718" st_id="727" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:147 %add9_i2_19 = dadd i64 %add9_i2_18, i64 %mul6_i2_19

]]></Node>
<StgValue><ssdm name="add9_i2_19"/></StgValue>
</operation>
</state>

<state id="728" st_id="728">

<operation id="4719" st_id="728" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:154 %add9_i2_20 = dadd i64 %add9_i2_19, i64 %mul6_i2_20

]]></Node>
<StgValue><ssdm name="add9_i2_20"/></StgValue>
</operation>
</state>

<state id="729" st_id="729">

<operation id="4720" st_id="729" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:154 %add9_i2_20 = dadd i64 %add9_i2_19, i64 %mul6_i2_20

]]></Node>
<StgValue><ssdm name="add9_i2_20"/></StgValue>
</operation>
</state>

<state id="730" st_id="730">

<operation id="4721" st_id="730" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:154 %add9_i2_20 = dadd i64 %add9_i2_19, i64 %mul6_i2_20

]]></Node>
<StgValue><ssdm name="add9_i2_20"/></StgValue>
</operation>
</state>

<state id="731" st_id="731">

<operation id="4722" st_id="731" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:154 %add9_i2_20 = dadd i64 %add9_i2_19, i64 %mul6_i2_20

]]></Node>
<StgValue><ssdm name="add9_i2_20"/></StgValue>
</operation>
</state>

<state id="732" st_id="732">

<operation id="4723" st_id="732" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:154 %add9_i2_20 = dadd i64 %add9_i2_19, i64 %mul6_i2_20

]]></Node>
<StgValue><ssdm name="add9_i2_20"/></StgValue>
</operation>
</state>

<state id="733" st_id="733">

<operation id="4724" st_id="733" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:161 %add9_i2_21 = dadd i64 %add9_i2_20, i64 %mul6_i2_21

]]></Node>
<StgValue><ssdm name="add9_i2_21"/></StgValue>
</operation>
</state>

<state id="734" st_id="734">

<operation id="4725" st_id="734" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:161 %add9_i2_21 = dadd i64 %add9_i2_20, i64 %mul6_i2_21

]]></Node>
<StgValue><ssdm name="add9_i2_21"/></StgValue>
</operation>
</state>

<state id="735" st_id="735">

<operation id="4726" st_id="735" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:161 %add9_i2_21 = dadd i64 %add9_i2_20, i64 %mul6_i2_21

]]></Node>
<StgValue><ssdm name="add9_i2_21"/></StgValue>
</operation>
</state>

<state id="736" st_id="736">

<operation id="4727" st_id="736" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:161 %add9_i2_21 = dadd i64 %add9_i2_20, i64 %mul6_i2_21

]]></Node>
<StgValue><ssdm name="add9_i2_21"/></StgValue>
</operation>
</state>

<state id="737" st_id="737">

<operation id="4728" st_id="737" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:161 %add9_i2_21 = dadd i64 %add9_i2_20, i64 %mul6_i2_21

]]></Node>
<StgValue><ssdm name="add9_i2_21"/></StgValue>
</operation>
</state>

<state id="738" st_id="738">

<operation id="4729" st_id="738" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:168 %add9_i2_22 = dadd i64 %add9_i2_21, i64 %mul6_i2_22

]]></Node>
<StgValue><ssdm name="add9_i2_22"/></StgValue>
</operation>
</state>

<state id="739" st_id="739">

<operation id="4730" st_id="739" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:168 %add9_i2_22 = dadd i64 %add9_i2_21, i64 %mul6_i2_22

]]></Node>
<StgValue><ssdm name="add9_i2_22"/></StgValue>
</operation>
</state>

<state id="740" st_id="740">

<operation id="4731" st_id="740" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:168 %add9_i2_22 = dadd i64 %add9_i2_21, i64 %mul6_i2_22

]]></Node>
<StgValue><ssdm name="add9_i2_22"/></StgValue>
</operation>
</state>

<state id="741" st_id="741">

<operation id="4732" st_id="741" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:168 %add9_i2_22 = dadd i64 %add9_i2_21, i64 %mul6_i2_22

]]></Node>
<StgValue><ssdm name="add9_i2_22"/></StgValue>
</operation>
</state>

<state id="742" st_id="742">

<operation id="4733" st_id="742" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:168 %add9_i2_22 = dadd i64 %add9_i2_21, i64 %mul6_i2_22

]]></Node>
<StgValue><ssdm name="add9_i2_22"/></StgValue>
</operation>
</state>

<state id="743" st_id="743">

<operation id="4734" st_id="743" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:175 %add9_i2_23 = dadd i64 %add9_i2_22, i64 %mul6_i2_23

]]></Node>
<StgValue><ssdm name="add9_i2_23"/></StgValue>
</operation>
</state>

<state id="744" st_id="744">

<operation id="4735" st_id="744" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:175 %add9_i2_23 = dadd i64 %add9_i2_22, i64 %mul6_i2_23

]]></Node>
<StgValue><ssdm name="add9_i2_23"/></StgValue>
</operation>
</state>

<state id="745" st_id="745">

<operation id="4736" st_id="745" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:175 %add9_i2_23 = dadd i64 %add9_i2_22, i64 %mul6_i2_23

]]></Node>
<StgValue><ssdm name="add9_i2_23"/></StgValue>
</operation>
</state>

<state id="746" st_id="746">

<operation id="4737" st_id="746" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:175 %add9_i2_23 = dadd i64 %add9_i2_22, i64 %mul6_i2_23

]]></Node>
<StgValue><ssdm name="add9_i2_23"/></StgValue>
</operation>
</state>

<state id="747" st_id="747">

<operation id="4738" st_id="747" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:175 %add9_i2_23 = dadd i64 %add9_i2_22, i64 %mul6_i2_23

]]></Node>
<StgValue><ssdm name="add9_i2_23"/></StgValue>
</operation>
</state>

<state id="748" st_id="748">

<operation id="4739" st_id="748" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:182 %add9_i2_24 = dadd i64 %add9_i2_23, i64 %mul6_i2_24

]]></Node>
<StgValue><ssdm name="add9_i2_24"/></StgValue>
</operation>
</state>

<state id="749" st_id="749">

<operation id="4740" st_id="749" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:182 %add9_i2_24 = dadd i64 %add9_i2_23, i64 %mul6_i2_24

]]></Node>
<StgValue><ssdm name="add9_i2_24"/></StgValue>
</operation>
</state>

<state id="750" st_id="750">

<operation id="4741" st_id="750" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:182 %add9_i2_24 = dadd i64 %add9_i2_23, i64 %mul6_i2_24

]]></Node>
<StgValue><ssdm name="add9_i2_24"/></StgValue>
</operation>
</state>

<state id="751" st_id="751">

<operation id="4742" st_id="751" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:182 %add9_i2_24 = dadd i64 %add9_i2_23, i64 %mul6_i2_24

]]></Node>
<StgValue><ssdm name="add9_i2_24"/></StgValue>
</operation>
</state>

<state id="752" st_id="752">

<operation id="4743" st_id="752" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:182 %add9_i2_24 = dadd i64 %add9_i2_23, i64 %mul6_i2_24

]]></Node>
<StgValue><ssdm name="add9_i2_24"/></StgValue>
</operation>
</state>

<state id="753" st_id="753">

<operation id="4744" st_id="753" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:189 %add9_i2_25 = dadd i64 %add9_i2_24, i64 %mul6_i2_25

]]></Node>
<StgValue><ssdm name="add9_i2_25"/></StgValue>
</operation>
</state>

<state id="754" st_id="754">

<operation id="4745" st_id="754" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:189 %add9_i2_25 = dadd i64 %add9_i2_24, i64 %mul6_i2_25

]]></Node>
<StgValue><ssdm name="add9_i2_25"/></StgValue>
</operation>
</state>

<state id="755" st_id="755">

<operation id="4746" st_id="755" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:189 %add9_i2_25 = dadd i64 %add9_i2_24, i64 %mul6_i2_25

]]></Node>
<StgValue><ssdm name="add9_i2_25"/></StgValue>
</operation>
</state>

<state id="756" st_id="756">

<operation id="4747" st_id="756" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:189 %add9_i2_25 = dadd i64 %add9_i2_24, i64 %mul6_i2_25

]]></Node>
<StgValue><ssdm name="add9_i2_25"/></StgValue>
</operation>
</state>

<state id="757" st_id="757">

<operation id="4748" st_id="757" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:189 %add9_i2_25 = dadd i64 %add9_i2_24, i64 %mul6_i2_25

]]></Node>
<StgValue><ssdm name="add9_i2_25"/></StgValue>
</operation>
</state>

<state id="758" st_id="758">

<operation id="4749" st_id="758" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:196 %add9_i2_26 = dadd i64 %add9_i2_25, i64 %mul6_i2_26

]]></Node>
<StgValue><ssdm name="add9_i2_26"/></StgValue>
</operation>
</state>

<state id="759" st_id="759">

<operation id="4750" st_id="759" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:196 %add9_i2_26 = dadd i64 %add9_i2_25, i64 %mul6_i2_26

]]></Node>
<StgValue><ssdm name="add9_i2_26"/></StgValue>
</operation>
</state>

<state id="760" st_id="760">

<operation id="4751" st_id="760" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:196 %add9_i2_26 = dadd i64 %add9_i2_25, i64 %mul6_i2_26

]]></Node>
<StgValue><ssdm name="add9_i2_26"/></StgValue>
</operation>
</state>

<state id="761" st_id="761">

<operation id="4752" st_id="761" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:196 %add9_i2_26 = dadd i64 %add9_i2_25, i64 %mul6_i2_26

]]></Node>
<StgValue><ssdm name="add9_i2_26"/></StgValue>
</operation>
</state>

<state id="762" st_id="762">

<operation id="4753" st_id="762" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:196 %add9_i2_26 = dadd i64 %add9_i2_25, i64 %mul6_i2_26

]]></Node>
<StgValue><ssdm name="add9_i2_26"/></StgValue>
</operation>
</state>

<state id="763" st_id="763">

<operation id="4754" st_id="763" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:203 %add9_i2_27 = dadd i64 %add9_i2_26, i64 %mul6_i2_27

]]></Node>
<StgValue><ssdm name="add9_i2_27"/></StgValue>
</operation>
</state>

<state id="764" st_id="764">

<operation id="4755" st_id="764" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:203 %add9_i2_27 = dadd i64 %add9_i2_26, i64 %mul6_i2_27

]]></Node>
<StgValue><ssdm name="add9_i2_27"/></StgValue>
</operation>
</state>

<state id="765" st_id="765">

<operation id="4756" st_id="765" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:203 %add9_i2_27 = dadd i64 %add9_i2_26, i64 %mul6_i2_27

]]></Node>
<StgValue><ssdm name="add9_i2_27"/></StgValue>
</operation>
</state>

<state id="766" st_id="766">

<operation id="4757" st_id="766" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:203 %add9_i2_27 = dadd i64 %add9_i2_26, i64 %mul6_i2_27

]]></Node>
<StgValue><ssdm name="add9_i2_27"/></StgValue>
</operation>
</state>

<state id="767" st_id="767">

<operation id="4758" st_id="767" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:203 %add9_i2_27 = dadd i64 %add9_i2_26, i64 %mul6_i2_27

]]></Node>
<StgValue><ssdm name="add9_i2_27"/></StgValue>
</operation>
</state>

<state id="768" st_id="768">

<operation id="4759" st_id="768" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:210 %add9_i2_28 = dadd i64 %add9_i2_27, i64 %mul6_i2_28

]]></Node>
<StgValue><ssdm name="add9_i2_28"/></StgValue>
</operation>
</state>

<state id="769" st_id="769">

<operation id="4760" st_id="769" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:210 %add9_i2_28 = dadd i64 %add9_i2_27, i64 %mul6_i2_28

]]></Node>
<StgValue><ssdm name="add9_i2_28"/></StgValue>
</operation>
</state>

<state id="770" st_id="770">

<operation id="4761" st_id="770" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:210 %add9_i2_28 = dadd i64 %add9_i2_27, i64 %mul6_i2_28

]]></Node>
<StgValue><ssdm name="add9_i2_28"/></StgValue>
</operation>
</state>

<state id="771" st_id="771">

<operation id="4762" st_id="771" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:210 %add9_i2_28 = dadd i64 %add9_i2_27, i64 %mul6_i2_28

]]></Node>
<StgValue><ssdm name="add9_i2_28"/></StgValue>
</operation>
</state>

<state id="772" st_id="772">

<operation id="4763" st_id="772" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:210 %add9_i2_28 = dadd i64 %add9_i2_27, i64 %mul6_i2_28

]]></Node>
<StgValue><ssdm name="add9_i2_28"/></StgValue>
</operation>
</state>

<state id="773" st_id="773">

<operation id="4764" st_id="773" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:217 %add9_i2_29 = dadd i64 %add9_i2_28, i64 %mul6_i2_29

]]></Node>
<StgValue><ssdm name="add9_i2_29"/></StgValue>
</operation>
</state>

<state id="774" st_id="774">

<operation id="4765" st_id="774" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:217 %add9_i2_29 = dadd i64 %add9_i2_28, i64 %mul6_i2_29

]]></Node>
<StgValue><ssdm name="add9_i2_29"/></StgValue>
</operation>
</state>

<state id="775" st_id="775">

<operation id="4766" st_id="775" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:217 %add9_i2_29 = dadd i64 %add9_i2_28, i64 %mul6_i2_29

]]></Node>
<StgValue><ssdm name="add9_i2_29"/></StgValue>
</operation>
</state>

<state id="776" st_id="776">

<operation id="4767" st_id="776" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:217 %add9_i2_29 = dadd i64 %add9_i2_28, i64 %mul6_i2_29

]]></Node>
<StgValue><ssdm name="add9_i2_29"/></StgValue>
</operation>
</state>

<state id="777" st_id="777">

<operation id="4768" st_id="777" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:217 %add9_i2_29 = dadd i64 %add9_i2_28, i64 %mul6_i2_29

]]></Node>
<StgValue><ssdm name="add9_i2_29"/></StgValue>
</operation>
</state>

<state id="778" st_id="778">

<operation id="4769" st_id="778" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:224 %add9_i2_30 = dadd i64 %add9_i2_29, i64 %mul6_i2_30

]]></Node>
<StgValue><ssdm name="add9_i2_30"/></StgValue>
</operation>
</state>

<state id="779" st_id="779">

<operation id="4770" st_id="779" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:224 %add9_i2_30 = dadd i64 %add9_i2_29, i64 %mul6_i2_30

]]></Node>
<StgValue><ssdm name="add9_i2_30"/></StgValue>
</operation>
</state>

<state id="780" st_id="780">

<operation id="4771" st_id="780" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:224 %add9_i2_30 = dadd i64 %add9_i2_29, i64 %mul6_i2_30

]]></Node>
<StgValue><ssdm name="add9_i2_30"/></StgValue>
</operation>
</state>

<state id="781" st_id="781">

<operation id="4772" st_id="781" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:224 %add9_i2_30 = dadd i64 %add9_i2_29, i64 %mul6_i2_30

]]></Node>
<StgValue><ssdm name="add9_i2_30"/></StgValue>
</operation>
</state>

<state id="782" st_id="782">

<operation id="4773" st_id="782" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:224 %add9_i2_30 = dadd i64 %add9_i2_29, i64 %mul6_i2_30

]]></Node>
<StgValue><ssdm name="add9_i2_30"/></StgValue>
</operation>
</state>

<state id="783" st_id="783">

<operation id="4774" st_id="783" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:231 %add9_i2_31 = dadd i64 %add9_i2_30, i64 %mul6_i2_31

]]></Node>
<StgValue><ssdm name="add9_i2_31"/></StgValue>
</operation>
</state>

<state id="784" st_id="784">

<operation id="4775" st_id="784" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:231 %add9_i2_31 = dadd i64 %add9_i2_30, i64 %mul6_i2_31

]]></Node>
<StgValue><ssdm name="add9_i2_31"/></StgValue>
</operation>
</state>

<state id="785" st_id="785">

<operation id="4776" st_id="785" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:231 %add9_i2_31 = dadd i64 %add9_i2_30, i64 %mul6_i2_31

]]></Node>
<StgValue><ssdm name="add9_i2_31"/></StgValue>
</operation>
</state>

<state id="786" st_id="786">

<operation id="4777" st_id="786" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:231 %add9_i2_31 = dadd i64 %add9_i2_30, i64 %mul6_i2_31

]]></Node>
<StgValue><ssdm name="add9_i2_31"/></StgValue>
</operation>
</state>

<state id="787" st_id="787">

<operation id="4778" st_id="787" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:231 %add9_i2_31 = dadd i64 %add9_i2_30, i64 %mul6_i2_31

]]></Node>
<StgValue><ssdm name="add9_i2_31"/></StgValue>
</operation>
</state>

<state id="788" st_id="788">

<operation id="4779" st_id="788" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:238 %add9_i2_32 = dadd i64 %add9_i2_31, i64 %mul6_i2_32

]]></Node>
<StgValue><ssdm name="add9_i2_32"/></StgValue>
</operation>
</state>

<state id="789" st_id="789">

<operation id="4780" st_id="789" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:238 %add9_i2_32 = dadd i64 %add9_i2_31, i64 %mul6_i2_32

]]></Node>
<StgValue><ssdm name="add9_i2_32"/></StgValue>
</operation>
</state>

<state id="790" st_id="790">

<operation id="4781" st_id="790" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:238 %add9_i2_32 = dadd i64 %add9_i2_31, i64 %mul6_i2_32

]]></Node>
<StgValue><ssdm name="add9_i2_32"/></StgValue>
</operation>
</state>

<state id="791" st_id="791">

<operation id="4782" st_id="791" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:238 %add9_i2_32 = dadd i64 %add9_i2_31, i64 %mul6_i2_32

]]></Node>
<StgValue><ssdm name="add9_i2_32"/></StgValue>
</operation>
</state>

<state id="792" st_id="792">

<operation id="4783" st_id="792" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:238 %add9_i2_32 = dadd i64 %add9_i2_31, i64 %mul6_i2_32

]]></Node>
<StgValue><ssdm name="add9_i2_32"/></StgValue>
</operation>
</state>

<state id="793" st_id="793">

<operation id="4784" st_id="793" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:245 %add9_i2_33 = dadd i64 %add9_i2_32, i64 %mul6_i2_33

]]></Node>
<StgValue><ssdm name="add9_i2_33"/></StgValue>
</operation>
</state>

<state id="794" st_id="794">

<operation id="4785" st_id="794" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:245 %add9_i2_33 = dadd i64 %add9_i2_32, i64 %mul6_i2_33

]]></Node>
<StgValue><ssdm name="add9_i2_33"/></StgValue>
</operation>
</state>

<state id="795" st_id="795">

<operation id="4786" st_id="795" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:245 %add9_i2_33 = dadd i64 %add9_i2_32, i64 %mul6_i2_33

]]></Node>
<StgValue><ssdm name="add9_i2_33"/></StgValue>
</operation>
</state>

<state id="796" st_id="796">

<operation id="4787" st_id="796" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:245 %add9_i2_33 = dadd i64 %add9_i2_32, i64 %mul6_i2_33

]]></Node>
<StgValue><ssdm name="add9_i2_33"/></StgValue>
</operation>
</state>

<state id="797" st_id="797">

<operation id="4788" st_id="797" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:245 %add9_i2_33 = dadd i64 %add9_i2_32, i64 %mul6_i2_33

]]></Node>
<StgValue><ssdm name="add9_i2_33"/></StgValue>
</operation>
</state>

<state id="798" st_id="798">

<operation id="4789" st_id="798" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:252 %add9_i2_34 = dadd i64 %add9_i2_33, i64 %mul6_i2_34

]]></Node>
<StgValue><ssdm name="add9_i2_34"/></StgValue>
</operation>
</state>

<state id="799" st_id="799">

<operation id="4790" st_id="799" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:252 %add9_i2_34 = dadd i64 %add9_i2_33, i64 %mul6_i2_34

]]></Node>
<StgValue><ssdm name="add9_i2_34"/></StgValue>
</operation>
</state>

<state id="800" st_id="800">

<operation id="4791" st_id="800" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:252 %add9_i2_34 = dadd i64 %add9_i2_33, i64 %mul6_i2_34

]]></Node>
<StgValue><ssdm name="add9_i2_34"/></StgValue>
</operation>
</state>

<state id="801" st_id="801">

<operation id="4792" st_id="801" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:252 %add9_i2_34 = dadd i64 %add9_i2_33, i64 %mul6_i2_34

]]></Node>
<StgValue><ssdm name="add9_i2_34"/></StgValue>
</operation>
</state>

<state id="802" st_id="802">

<operation id="4793" st_id="802" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:252 %add9_i2_34 = dadd i64 %add9_i2_33, i64 %mul6_i2_34

]]></Node>
<StgValue><ssdm name="add9_i2_34"/></StgValue>
</operation>
</state>

<state id="803" st_id="803">

<operation id="4794" st_id="803" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:259 %add9_i2_35 = dadd i64 %add9_i2_34, i64 %mul6_i2_35

]]></Node>
<StgValue><ssdm name="add9_i2_35"/></StgValue>
</operation>
</state>

<state id="804" st_id="804">

<operation id="4795" st_id="804" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:259 %add9_i2_35 = dadd i64 %add9_i2_34, i64 %mul6_i2_35

]]></Node>
<StgValue><ssdm name="add9_i2_35"/></StgValue>
</operation>
</state>

<state id="805" st_id="805">

<operation id="4796" st_id="805" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:259 %add9_i2_35 = dadd i64 %add9_i2_34, i64 %mul6_i2_35

]]></Node>
<StgValue><ssdm name="add9_i2_35"/></StgValue>
</operation>
</state>

<state id="806" st_id="806">

<operation id="4797" st_id="806" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:259 %add9_i2_35 = dadd i64 %add9_i2_34, i64 %mul6_i2_35

]]></Node>
<StgValue><ssdm name="add9_i2_35"/></StgValue>
</operation>
</state>

<state id="807" st_id="807">

<operation id="4798" st_id="807" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:259 %add9_i2_35 = dadd i64 %add9_i2_34, i64 %mul6_i2_35

]]></Node>
<StgValue><ssdm name="add9_i2_35"/></StgValue>
</operation>
</state>

<state id="808" st_id="808">

<operation id="4799" st_id="808" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:266 %add9_i2_36 = dadd i64 %add9_i2_35, i64 %mul6_i2_36

]]></Node>
<StgValue><ssdm name="add9_i2_36"/></StgValue>
</operation>
</state>

<state id="809" st_id="809">

<operation id="4800" st_id="809" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:266 %add9_i2_36 = dadd i64 %add9_i2_35, i64 %mul6_i2_36

]]></Node>
<StgValue><ssdm name="add9_i2_36"/></StgValue>
</operation>
</state>

<state id="810" st_id="810">

<operation id="4801" st_id="810" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:266 %add9_i2_36 = dadd i64 %add9_i2_35, i64 %mul6_i2_36

]]></Node>
<StgValue><ssdm name="add9_i2_36"/></StgValue>
</operation>
</state>

<state id="811" st_id="811">

<operation id="4802" st_id="811" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:266 %add9_i2_36 = dadd i64 %add9_i2_35, i64 %mul6_i2_36

]]></Node>
<StgValue><ssdm name="add9_i2_36"/></StgValue>
</operation>
</state>

<state id="812" st_id="812">

<operation id="4803" st_id="812" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:266 %add9_i2_36 = dadd i64 %add9_i2_35, i64 %mul6_i2_36

]]></Node>
<StgValue><ssdm name="add9_i2_36"/></StgValue>
</operation>
</state>

<state id="813" st_id="813">

<operation id="4804" st_id="813" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:273 %add9_i2_37 = dadd i64 %add9_i2_36, i64 %mul6_i2_37

]]></Node>
<StgValue><ssdm name="add9_i2_37"/></StgValue>
</operation>
</state>

<state id="814" st_id="814">

<operation id="4805" st_id="814" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:273 %add9_i2_37 = dadd i64 %add9_i2_36, i64 %mul6_i2_37

]]></Node>
<StgValue><ssdm name="add9_i2_37"/></StgValue>
</operation>
</state>

<state id="815" st_id="815">

<operation id="4806" st_id="815" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:273 %add9_i2_37 = dadd i64 %add9_i2_36, i64 %mul6_i2_37

]]></Node>
<StgValue><ssdm name="add9_i2_37"/></StgValue>
</operation>
</state>

<state id="816" st_id="816">

<operation id="4807" st_id="816" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:273 %add9_i2_37 = dadd i64 %add9_i2_36, i64 %mul6_i2_37

]]></Node>
<StgValue><ssdm name="add9_i2_37"/></StgValue>
</operation>
</state>

<state id="817" st_id="817">

<operation id="4808" st_id="817" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:273 %add9_i2_37 = dadd i64 %add9_i2_36, i64 %mul6_i2_37

]]></Node>
<StgValue><ssdm name="add9_i2_37"/></StgValue>
</operation>
</state>

<state id="818" st_id="818">

<operation id="4809" st_id="818" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:280 %add9_i2_38 = dadd i64 %add9_i2_37, i64 %mul6_i2_38

]]></Node>
<StgValue><ssdm name="add9_i2_38"/></StgValue>
</operation>
</state>

<state id="819" st_id="819">

<operation id="4810" st_id="819" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:280 %add9_i2_38 = dadd i64 %add9_i2_37, i64 %mul6_i2_38

]]></Node>
<StgValue><ssdm name="add9_i2_38"/></StgValue>
</operation>
</state>

<state id="820" st_id="820">

<operation id="4811" st_id="820" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:280 %add9_i2_38 = dadd i64 %add9_i2_37, i64 %mul6_i2_38

]]></Node>
<StgValue><ssdm name="add9_i2_38"/></StgValue>
</operation>
</state>

<state id="821" st_id="821">

<operation id="4812" st_id="821" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:280 %add9_i2_38 = dadd i64 %add9_i2_37, i64 %mul6_i2_38

]]></Node>
<StgValue><ssdm name="add9_i2_38"/></StgValue>
</operation>
</state>

<state id="822" st_id="822">

<operation id="4813" st_id="822" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:280 %add9_i2_38 = dadd i64 %add9_i2_37, i64 %mul6_i2_38

]]></Node>
<StgValue><ssdm name="add9_i2_38"/></StgValue>
</operation>
</state>

<state id="823" st_id="823">

<operation id="4814" st_id="823" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:287 %add9_i2_39 = dadd i64 %add9_i2_38, i64 %mul6_i2_39

]]></Node>
<StgValue><ssdm name="add9_i2_39"/></StgValue>
</operation>
</state>

<state id="824" st_id="824">

<operation id="4815" st_id="824" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:287 %add9_i2_39 = dadd i64 %add9_i2_38, i64 %mul6_i2_39

]]></Node>
<StgValue><ssdm name="add9_i2_39"/></StgValue>
</operation>
</state>

<state id="825" st_id="825">

<operation id="4816" st_id="825" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:287 %add9_i2_39 = dadd i64 %add9_i2_38, i64 %mul6_i2_39

]]></Node>
<StgValue><ssdm name="add9_i2_39"/></StgValue>
</operation>
</state>

<state id="826" st_id="826">

<operation id="4817" st_id="826" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:287 %add9_i2_39 = dadd i64 %add9_i2_38, i64 %mul6_i2_39

]]></Node>
<StgValue><ssdm name="add9_i2_39"/></StgValue>
</operation>
</state>

<state id="827" st_id="827">

<operation id="4818" st_id="827" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:287 %add9_i2_39 = dadd i64 %add9_i2_38, i64 %mul6_i2_39

]]></Node>
<StgValue><ssdm name="add9_i2_39"/></StgValue>
</operation>
</state>

<state id="828" st_id="828">

<operation id="4819" st_id="828" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:294 %add9_i2_40 = dadd i64 %add9_i2_39, i64 %mul6_i2_40

]]></Node>
<StgValue><ssdm name="add9_i2_40"/></StgValue>
</operation>
</state>

<state id="829" st_id="829">

<operation id="4820" st_id="829" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:294 %add9_i2_40 = dadd i64 %add9_i2_39, i64 %mul6_i2_40

]]></Node>
<StgValue><ssdm name="add9_i2_40"/></StgValue>
</operation>
</state>

<state id="830" st_id="830">

<operation id="4821" st_id="830" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:294 %add9_i2_40 = dadd i64 %add9_i2_39, i64 %mul6_i2_40

]]></Node>
<StgValue><ssdm name="add9_i2_40"/></StgValue>
</operation>
</state>

<state id="831" st_id="831">

<operation id="4822" st_id="831" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:294 %add9_i2_40 = dadd i64 %add9_i2_39, i64 %mul6_i2_40

]]></Node>
<StgValue><ssdm name="add9_i2_40"/></StgValue>
</operation>
</state>

<state id="832" st_id="832">

<operation id="4823" st_id="832" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:294 %add9_i2_40 = dadd i64 %add9_i2_39, i64 %mul6_i2_40

]]></Node>
<StgValue><ssdm name="add9_i2_40"/></StgValue>
</operation>
</state>

<state id="833" st_id="833">

<operation id="4824" st_id="833" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:301 %add9_i2_41 = dadd i64 %add9_i2_40, i64 %mul6_i2_41

]]></Node>
<StgValue><ssdm name="add9_i2_41"/></StgValue>
</operation>
</state>

<state id="834" st_id="834">

<operation id="4825" st_id="834" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:301 %add9_i2_41 = dadd i64 %add9_i2_40, i64 %mul6_i2_41

]]></Node>
<StgValue><ssdm name="add9_i2_41"/></StgValue>
</operation>
</state>

<state id="835" st_id="835">

<operation id="4826" st_id="835" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:301 %add9_i2_41 = dadd i64 %add9_i2_40, i64 %mul6_i2_41

]]></Node>
<StgValue><ssdm name="add9_i2_41"/></StgValue>
</operation>
</state>

<state id="836" st_id="836">

<operation id="4827" st_id="836" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:301 %add9_i2_41 = dadd i64 %add9_i2_40, i64 %mul6_i2_41

]]></Node>
<StgValue><ssdm name="add9_i2_41"/></StgValue>
</operation>
</state>

<state id="837" st_id="837">

<operation id="4828" st_id="837" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:301 %add9_i2_41 = dadd i64 %add9_i2_40, i64 %mul6_i2_41

]]></Node>
<StgValue><ssdm name="add9_i2_41"/></StgValue>
</operation>
</state>

<state id="838" st_id="838">

<operation id="4829" st_id="838" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:308 %add9_i2_42 = dadd i64 %add9_i2_41, i64 %mul6_i2_42

]]></Node>
<StgValue><ssdm name="add9_i2_42"/></StgValue>
</operation>
</state>

<state id="839" st_id="839">

<operation id="4830" st_id="839" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:308 %add9_i2_42 = dadd i64 %add9_i2_41, i64 %mul6_i2_42

]]></Node>
<StgValue><ssdm name="add9_i2_42"/></StgValue>
</operation>
</state>

<state id="840" st_id="840">

<operation id="4831" st_id="840" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:308 %add9_i2_42 = dadd i64 %add9_i2_41, i64 %mul6_i2_42

]]></Node>
<StgValue><ssdm name="add9_i2_42"/></StgValue>
</operation>
</state>

<state id="841" st_id="841">

<operation id="4832" st_id="841" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:308 %add9_i2_42 = dadd i64 %add9_i2_41, i64 %mul6_i2_42

]]></Node>
<StgValue><ssdm name="add9_i2_42"/></StgValue>
</operation>
</state>

<state id="842" st_id="842">

<operation id="4833" st_id="842" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:308 %add9_i2_42 = dadd i64 %add9_i2_41, i64 %mul6_i2_42

]]></Node>
<StgValue><ssdm name="add9_i2_42"/></StgValue>
</operation>
</state>

<state id="843" st_id="843">

<operation id="4834" st_id="843" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:315 %add9_i2_43 = dadd i64 %add9_i2_42, i64 %mul6_i2_43

]]></Node>
<StgValue><ssdm name="add9_i2_43"/></StgValue>
</operation>
</state>

<state id="844" st_id="844">

<operation id="4835" st_id="844" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:315 %add9_i2_43 = dadd i64 %add9_i2_42, i64 %mul6_i2_43

]]></Node>
<StgValue><ssdm name="add9_i2_43"/></StgValue>
</operation>
</state>

<state id="845" st_id="845">

<operation id="4836" st_id="845" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:315 %add9_i2_43 = dadd i64 %add9_i2_42, i64 %mul6_i2_43

]]></Node>
<StgValue><ssdm name="add9_i2_43"/></StgValue>
</operation>
</state>

<state id="846" st_id="846">

<operation id="4837" st_id="846" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:315 %add9_i2_43 = dadd i64 %add9_i2_42, i64 %mul6_i2_43

]]></Node>
<StgValue><ssdm name="add9_i2_43"/></StgValue>
</operation>
</state>

<state id="847" st_id="847">

<operation id="4838" st_id="847" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:315 %add9_i2_43 = dadd i64 %add9_i2_42, i64 %mul6_i2_43

]]></Node>
<StgValue><ssdm name="add9_i2_43"/></StgValue>
</operation>
</state>

<state id="848" st_id="848">

<operation id="4839" st_id="848" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:322 %add9_i2_44 = dadd i64 %add9_i2_43, i64 %mul6_i2_44

]]></Node>
<StgValue><ssdm name="add9_i2_44"/></StgValue>
</operation>
</state>

<state id="849" st_id="849">

<operation id="4840" st_id="849" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:322 %add9_i2_44 = dadd i64 %add9_i2_43, i64 %mul6_i2_44

]]></Node>
<StgValue><ssdm name="add9_i2_44"/></StgValue>
</operation>
</state>

<state id="850" st_id="850">

<operation id="4841" st_id="850" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:322 %add9_i2_44 = dadd i64 %add9_i2_43, i64 %mul6_i2_44

]]></Node>
<StgValue><ssdm name="add9_i2_44"/></StgValue>
</operation>
</state>

<state id="851" st_id="851">

<operation id="4842" st_id="851" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:322 %add9_i2_44 = dadd i64 %add9_i2_43, i64 %mul6_i2_44

]]></Node>
<StgValue><ssdm name="add9_i2_44"/></StgValue>
</operation>
</state>

<state id="852" st_id="852">

<operation id="4843" st_id="852" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:322 %add9_i2_44 = dadd i64 %add9_i2_43, i64 %mul6_i2_44

]]></Node>
<StgValue><ssdm name="add9_i2_44"/></StgValue>
</operation>
</state>

<state id="853" st_id="853">

<operation id="4844" st_id="853" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:329 %add9_i2_45 = dadd i64 %add9_i2_44, i64 %mul6_i2_45

]]></Node>
<StgValue><ssdm name="add9_i2_45"/></StgValue>
</operation>
</state>

<state id="854" st_id="854">

<operation id="4845" st_id="854" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:329 %add9_i2_45 = dadd i64 %add9_i2_44, i64 %mul6_i2_45

]]></Node>
<StgValue><ssdm name="add9_i2_45"/></StgValue>
</operation>
</state>

<state id="855" st_id="855">

<operation id="4846" st_id="855" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:329 %add9_i2_45 = dadd i64 %add9_i2_44, i64 %mul6_i2_45

]]></Node>
<StgValue><ssdm name="add9_i2_45"/></StgValue>
</operation>
</state>

<state id="856" st_id="856">

<operation id="4847" st_id="856" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:329 %add9_i2_45 = dadd i64 %add9_i2_44, i64 %mul6_i2_45

]]></Node>
<StgValue><ssdm name="add9_i2_45"/></StgValue>
</operation>
</state>

<state id="857" st_id="857">

<operation id="4848" st_id="857" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:329 %add9_i2_45 = dadd i64 %add9_i2_44, i64 %mul6_i2_45

]]></Node>
<StgValue><ssdm name="add9_i2_45"/></StgValue>
</operation>
</state>

<state id="858" st_id="858">

<operation id="4849" st_id="858" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:336 %add9_i2_46 = dadd i64 %add9_i2_45, i64 %mul6_i2_46

]]></Node>
<StgValue><ssdm name="add9_i2_46"/></StgValue>
</operation>
</state>

<state id="859" st_id="859">

<operation id="4850" st_id="859" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:336 %add9_i2_46 = dadd i64 %add9_i2_45, i64 %mul6_i2_46

]]></Node>
<StgValue><ssdm name="add9_i2_46"/></StgValue>
</operation>
</state>

<state id="860" st_id="860">

<operation id="4851" st_id="860" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:336 %add9_i2_46 = dadd i64 %add9_i2_45, i64 %mul6_i2_46

]]></Node>
<StgValue><ssdm name="add9_i2_46"/></StgValue>
</operation>
</state>

<state id="861" st_id="861">

<operation id="4852" st_id="861" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:336 %add9_i2_46 = dadd i64 %add9_i2_45, i64 %mul6_i2_46

]]></Node>
<StgValue><ssdm name="add9_i2_46"/></StgValue>
</operation>
</state>

<state id="862" st_id="862">

<operation id="4853" st_id="862" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:336 %add9_i2_46 = dadd i64 %add9_i2_45, i64 %mul6_i2_46

]]></Node>
<StgValue><ssdm name="add9_i2_46"/></StgValue>
</operation>
</state>

<state id="863" st_id="863">

<operation id="4854" st_id="863" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:343 %add9_i2_47 = dadd i64 %add9_i2_46, i64 %mul6_i2_47

]]></Node>
<StgValue><ssdm name="add9_i2_47"/></StgValue>
</operation>
</state>

<state id="864" st_id="864">

<operation id="4855" st_id="864" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:343 %add9_i2_47 = dadd i64 %add9_i2_46, i64 %mul6_i2_47

]]></Node>
<StgValue><ssdm name="add9_i2_47"/></StgValue>
</operation>
</state>

<state id="865" st_id="865">

<operation id="4856" st_id="865" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:343 %add9_i2_47 = dadd i64 %add9_i2_46, i64 %mul6_i2_47

]]></Node>
<StgValue><ssdm name="add9_i2_47"/></StgValue>
</operation>
</state>

<state id="866" st_id="866">

<operation id="4857" st_id="866" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:343 %add9_i2_47 = dadd i64 %add9_i2_46, i64 %mul6_i2_47

]]></Node>
<StgValue><ssdm name="add9_i2_47"/></StgValue>
</operation>
</state>

<state id="867" st_id="867">

<operation id="4858" st_id="867" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:343 %add9_i2_47 = dadd i64 %add9_i2_46, i64 %mul6_i2_47

]]></Node>
<StgValue><ssdm name="add9_i2_47"/></StgValue>
</operation>
</state>

<state id="868" st_id="868">

<operation id="4859" st_id="868" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:350 %add9_i2_48 = dadd i64 %add9_i2_47, i64 %mul6_i2_48

]]></Node>
<StgValue><ssdm name="add9_i2_48"/></StgValue>
</operation>
</state>

<state id="869" st_id="869">

<operation id="4860" st_id="869" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:350 %add9_i2_48 = dadd i64 %add9_i2_47, i64 %mul6_i2_48

]]></Node>
<StgValue><ssdm name="add9_i2_48"/></StgValue>
</operation>
</state>

<state id="870" st_id="870">

<operation id="4861" st_id="870" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:350 %add9_i2_48 = dadd i64 %add9_i2_47, i64 %mul6_i2_48

]]></Node>
<StgValue><ssdm name="add9_i2_48"/></StgValue>
</operation>
</state>

<state id="871" st_id="871">

<operation id="4862" st_id="871" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:350 %add9_i2_48 = dadd i64 %add9_i2_47, i64 %mul6_i2_48

]]></Node>
<StgValue><ssdm name="add9_i2_48"/></StgValue>
</operation>
</state>

<state id="872" st_id="872">

<operation id="4863" st_id="872" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:350 %add9_i2_48 = dadd i64 %add9_i2_47, i64 %mul6_i2_48

]]></Node>
<StgValue><ssdm name="add9_i2_48"/></StgValue>
</operation>
</state>

<state id="873" st_id="873">

<operation id="4864" st_id="873" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:357 %add9_i2_49 = dadd i64 %add9_i2_48, i64 %mul6_i2_49

]]></Node>
<StgValue><ssdm name="add9_i2_49"/></StgValue>
</operation>
</state>

<state id="874" st_id="874">

<operation id="4865" st_id="874" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:357 %add9_i2_49 = dadd i64 %add9_i2_48, i64 %mul6_i2_49

]]></Node>
<StgValue><ssdm name="add9_i2_49"/></StgValue>
</operation>
</state>

<state id="875" st_id="875">

<operation id="4866" st_id="875" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:357 %add9_i2_49 = dadd i64 %add9_i2_48, i64 %mul6_i2_49

]]></Node>
<StgValue><ssdm name="add9_i2_49"/></StgValue>
</operation>
</state>

<state id="876" st_id="876">

<operation id="4867" st_id="876" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:357 %add9_i2_49 = dadd i64 %add9_i2_48, i64 %mul6_i2_49

]]></Node>
<StgValue><ssdm name="add9_i2_49"/></StgValue>
</operation>
</state>

<state id="877" st_id="877">

<operation id="4868" st_id="877" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:357 %add9_i2_49 = dadd i64 %add9_i2_48, i64 %mul6_i2_49

]]></Node>
<StgValue><ssdm name="add9_i2_49"/></StgValue>
</operation>
</state>

<state id="878" st_id="878">

<operation id="4869" st_id="878" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:364 %add9_i2_50 = dadd i64 %add9_i2_49, i64 %mul6_i2_50

]]></Node>
<StgValue><ssdm name="add9_i2_50"/></StgValue>
</operation>
</state>

<state id="879" st_id="879">

<operation id="4870" st_id="879" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
RELU.exit43:0 %activations3_2_4 = phi i64 %activations3_2_1, void %RELU.exit43.preheader, i64 %activations3_2_5, void %.split20347

]]></Node>
<StgValue><ssdm name="activations3_2_4"/></StgValue>
</operation>

<operation id="4871" st_id="879" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
RELU.exit43:1 %activations3_1_4 = phi i64 %activations3_1_1, void %RELU.exit43.preheader, i64 %activations3_1_5, void %.split20347

]]></Node>
<StgValue><ssdm name="activations3_1_4"/></StgValue>
</operation>

<operation id="4872" st_id="879" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
RELU.exit43:2 %activations3_0_41 = phi i64 %activations3_0_1, void %RELU.exit43.preheader, i64 %activations3_0_52, void %.split20347

]]></Node>
<StgValue><ssdm name="activations3_0_41"/></StgValue>
</operation>

<operation id="4873" st_id="879" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
RELU.exit43:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="4874" st_id="879" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
RELU.exit43:7 %empty_79 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="4875" st_id="879" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:364 %add9_i2_50 = dadd i64 %add9_i2_49, i64 %mul6_i2_50

]]></Node>
<StgValue><ssdm name="add9_i2_50"/></StgValue>
</operation>
</state>

<state id="880" st_id="880">

<operation id="4876" st_id="880" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:364 %add9_i2_50 = dadd i64 %add9_i2_49, i64 %mul6_i2_50

]]></Node>
<StgValue><ssdm name="add9_i2_50"/></StgValue>
</operation>
</state>

<state id="881" st_id="881">

<operation id="4877" st_id="881" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:364 %add9_i2_50 = dadd i64 %add9_i2_49, i64 %mul6_i2_50

]]></Node>
<StgValue><ssdm name="add9_i2_50"/></StgValue>
</operation>
</state>

<state id="882" st_id="882">

<operation id="4878" st_id="882" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:364 %add9_i2_50 = dadd i64 %add9_i2_49, i64 %mul6_i2_50

]]></Node>
<StgValue><ssdm name="add9_i2_50"/></StgValue>
</operation>
</state>

<state id="883" st_id="883">

<operation id="4879" st_id="883" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:371 %add9_i2_51 = dadd i64 %add9_i2_50, i64 %mul6_i2_51

]]></Node>
<StgValue><ssdm name="add9_i2_51"/></StgValue>
</operation>
</state>

<state id="884" st_id="884">

<operation id="4880" st_id="884" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:371 %add9_i2_51 = dadd i64 %add9_i2_50, i64 %mul6_i2_51

]]></Node>
<StgValue><ssdm name="add9_i2_51"/></StgValue>
</operation>
</state>

<state id="885" st_id="885">

<operation id="4881" st_id="885" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:371 %add9_i2_51 = dadd i64 %add9_i2_50, i64 %mul6_i2_51

]]></Node>
<StgValue><ssdm name="add9_i2_51"/></StgValue>
</operation>
</state>

<state id="886" st_id="886">

<operation id="4882" st_id="886" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:371 %add9_i2_51 = dadd i64 %add9_i2_50, i64 %mul6_i2_51

]]></Node>
<StgValue><ssdm name="add9_i2_51"/></StgValue>
</operation>
</state>

<state id="887" st_id="887">

<operation id="4883" st_id="887" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:371 %add9_i2_51 = dadd i64 %add9_i2_50, i64 %mul6_i2_51

]]></Node>
<StgValue><ssdm name="add9_i2_51"/></StgValue>
</operation>
</state>

<state id="888" st_id="888">

<operation id="4884" st_id="888" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:378 %add9_i2_52 = dadd i64 %add9_i2_51, i64 %mul6_i2_52

]]></Node>
<StgValue><ssdm name="add9_i2_52"/></StgValue>
</operation>
</state>

<state id="889" st_id="889">

<operation id="4885" st_id="889" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:378 %add9_i2_52 = dadd i64 %add9_i2_51, i64 %mul6_i2_52

]]></Node>
<StgValue><ssdm name="add9_i2_52"/></StgValue>
</operation>
</state>

<state id="890" st_id="890">

<operation id="4886" st_id="890" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:378 %add9_i2_52 = dadd i64 %add9_i2_51, i64 %mul6_i2_52

]]></Node>
<StgValue><ssdm name="add9_i2_52"/></StgValue>
</operation>
</state>

<state id="891" st_id="891">

<operation id="4887" st_id="891" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:378 %add9_i2_52 = dadd i64 %add9_i2_51, i64 %mul6_i2_52

]]></Node>
<StgValue><ssdm name="add9_i2_52"/></StgValue>
</operation>
</state>

<state id="892" st_id="892">

<operation id="4888" st_id="892" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:378 %add9_i2_52 = dadd i64 %add9_i2_51, i64 %mul6_i2_52

]]></Node>
<StgValue><ssdm name="add9_i2_52"/></StgValue>
</operation>
</state>

<state id="893" st_id="893">

<operation id="4889" st_id="893" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:385 %add9_i2_53 = dadd i64 %add9_i2_52, i64 %mul6_i2_53

]]></Node>
<StgValue><ssdm name="add9_i2_53"/></StgValue>
</operation>
</state>

<state id="894" st_id="894">

<operation id="4890" st_id="894" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:385 %add9_i2_53 = dadd i64 %add9_i2_52, i64 %mul6_i2_53

]]></Node>
<StgValue><ssdm name="add9_i2_53"/></StgValue>
</operation>
</state>

<state id="895" st_id="895">

<operation id="4891" st_id="895" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:385 %add9_i2_53 = dadd i64 %add9_i2_52, i64 %mul6_i2_53

]]></Node>
<StgValue><ssdm name="add9_i2_53"/></StgValue>
</operation>
</state>

<state id="896" st_id="896">

<operation id="4892" st_id="896" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:385 %add9_i2_53 = dadd i64 %add9_i2_52, i64 %mul6_i2_53

]]></Node>
<StgValue><ssdm name="add9_i2_53"/></StgValue>
</operation>
</state>

<state id="897" st_id="897">

<operation id="4893" st_id="897" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:385 %add9_i2_53 = dadd i64 %add9_i2_52, i64 %mul6_i2_53

]]></Node>
<StgValue><ssdm name="add9_i2_53"/></StgValue>
</operation>
</state>

<state id="898" st_id="898">

<operation id="4894" st_id="898" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:392 %add9_i2_54 = dadd i64 %add9_i2_53, i64 %mul6_i2_54

]]></Node>
<StgValue><ssdm name="add9_i2_54"/></StgValue>
</operation>
</state>

<state id="899" st_id="899">

<operation id="4895" st_id="899" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:392 %add9_i2_54 = dadd i64 %add9_i2_53, i64 %mul6_i2_54

]]></Node>
<StgValue><ssdm name="add9_i2_54"/></StgValue>
</operation>
</state>

<state id="900" st_id="900">

<operation id="4896" st_id="900" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:392 %add9_i2_54 = dadd i64 %add9_i2_53, i64 %mul6_i2_54

]]></Node>
<StgValue><ssdm name="add9_i2_54"/></StgValue>
</operation>
</state>

<state id="901" st_id="901">

<operation id="4897" st_id="901" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:392 %add9_i2_54 = dadd i64 %add9_i2_53, i64 %mul6_i2_54

]]></Node>
<StgValue><ssdm name="add9_i2_54"/></StgValue>
</operation>
</state>

<state id="902" st_id="902">

<operation id="4898" st_id="902" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:392 %add9_i2_54 = dadd i64 %add9_i2_53, i64 %mul6_i2_54

]]></Node>
<StgValue><ssdm name="add9_i2_54"/></StgValue>
</operation>
</state>

<state id="903" st_id="903">

<operation id="4899" st_id="903" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:399 %add9_i2_55 = dadd i64 %add9_i2_54, i64 %mul6_i2_55

]]></Node>
<StgValue><ssdm name="add9_i2_55"/></StgValue>
</operation>
</state>

<state id="904" st_id="904">

<operation id="4900" st_id="904" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:399 %add9_i2_55 = dadd i64 %add9_i2_54, i64 %mul6_i2_55

]]></Node>
<StgValue><ssdm name="add9_i2_55"/></StgValue>
</operation>
</state>

<state id="905" st_id="905">

<operation id="4901" st_id="905" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:399 %add9_i2_55 = dadd i64 %add9_i2_54, i64 %mul6_i2_55

]]></Node>
<StgValue><ssdm name="add9_i2_55"/></StgValue>
</operation>
</state>

<state id="906" st_id="906">

<operation id="4902" st_id="906" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:399 %add9_i2_55 = dadd i64 %add9_i2_54, i64 %mul6_i2_55

]]></Node>
<StgValue><ssdm name="add9_i2_55"/></StgValue>
</operation>
</state>

<state id="907" st_id="907">

<operation id="4903" st_id="907" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:399 %add9_i2_55 = dadd i64 %add9_i2_54, i64 %mul6_i2_55

]]></Node>
<StgValue><ssdm name="add9_i2_55"/></StgValue>
</operation>
</state>

<state id="908" st_id="908">

<operation id="4904" st_id="908" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:406 %add9_i2_56 = dadd i64 %add9_i2_55, i64 %mul6_i2_56

]]></Node>
<StgValue><ssdm name="add9_i2_56"/></StgValue>
</operation>
</state>

<state id="909" st_id="909">

<operation id="4905" st_id="909" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:406 %add9_i2_56 = dadd i64 %add9_i2_55, i64 %mul6_i2_56

]]></Node>
<StgValue><ssdm name="add9_i2_56"/></StgValue>
</operation>
</state>

<state id="910" st_id="910">

<operation id="4906" st_id="910" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:406 %add9_i2_56 = dadd i64 %add9_i2_55, i64 %mul6_i2_56

]]></Node>
<StgValue><ssdm name="add9_i2_56"/></StgValue>
</operation>
</state>

<state id="911" st_id="911">

<operation id="4907" st_id="911" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:406 %add9_i2_56 = dadd i64 %add9_i2_55, i64 %mul6_i2_56

]]></Node>
<StgValue><ssdm name="add9_i2_56"/></StgValue>
</operation>
</state>

<state id="912" st_id="912">

<operation id="4908" st_id="912" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:406 %add9_i2_56 = dadd i64 %add9_i2_55, i64 %mul6_i2_56

]]></Node>
<StgValue><ssdm name="add9_i2_56"/></StgValue>
</operation>
</state>

<state id="913" st_id="913">

<operation id="4909" st_id="913" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:413 %add9_i2_57 = dadd i64 %add9_i2_56, i64 %mul6_i2_57

]]></Node>
<StgValue><ssdm name="add9_i2_57"/></StgValue>
</operation>
</state>

<state id="914" st_id="914">

<operation id="4910" st_id="914" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:413 %add9_i2_57 = dadd i64 %add9_i2_56, i64 %mul6_i2_57

]]></Node>
<StgValue><ssdm name="add9_i2_57"/></StgValue>
</operation>
</state>

<state id="915" st_id="915">

<operation id="4911" st_id="915" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:413 %add9_i2_57 = dadd i64 %add9_i2_56, i64 %mul6_i2_57

]]></Node>
<StgValue><ssdm name="add9_i2_57"/></StgValue>
</operation>
</state>

<state id="916" st_id="916">

<operation id="4912" st_id="916" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:413 %add9_i2_57 = dadd i64 %add9_i2_56, i64 %mul6_i2_57

]]></Node>
<StgValue><ssdm name="add9_i2_57"/></StgValue>
</operation>
</state>

<state id="917" st_id="917">

<operation id="4913" st_id="917" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:413 %add9_i2_57 = dadd i64 %add9_i2_56, i64 %mul6_i2_57

]]></Node>
<StgValue><ssdm name="add9_i2_57"/></StgValue>
</operation>
</state>

<state id="918" st_id="918">

<operation id="4914" st_id="918" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:420 %add9_i2_58 = dadd i64 %add9_i2_57, i64 %mul6_i2_58

]]></Node>
<StgValue><ssdm name="add9_i2_58"/></StgValue>
</operation>
</state>

<state id="919" st_id="919">

<operation id="4915" st_id="919" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:420 %add9_i2_58 = dadd i64 %add9_i2_57, i64 %mul6_i2_58

]]></Node>
<StgValue><ssdm name="add9_i2_58"/></StgValue>
</operation>
</state>

<state id="920" st_id="920">

<operation id="4916" st_id="920" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:420 %add9_i2_58 = dadd i64 %add9_i2_57, i64 %mul6_i2_58

]]></Node>
<StgValue><ssdm name="add9_i2_58"/></StgValue>
</operation>
</state>

<state id="921" st_id="921">

<operation id="4917" st_id="921" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:420 %add9_i2_58 = dadd i64 %add9_i2_57, i64 %mul6_i2_58

]]></Node>
<StgValue><ssdm name="add9_i2_58"/></StgValue>
</operation>
</state>

<state id="922" st_id="922">

<operation id="4918" st_id="922" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:420 %add9_i2_58 = dadd i64 %add9_i2_57, i64 %mul6_i2_58

]]></Node>
<StgValue><ssdm name="add9_i2_58"/></StgValue>
</operation>
</state>

<state id="923" st_id="923">

<operation id="4919" st_id="923" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:427 %add9_i2_59 = dadd i64 %add9_i2_58, i64 %mul6_i2_59

]]></Node>
<StgValue><ssdm name="add9_i2_59"/></StgValue>
</operation>
</state>

<state id="924" st_id="924">

<operation id="4920" st_id="924" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:427 %add9_i2_59 = dadd i64 %add9_i2_58, i64 %mul6_i2_59

]]></Node>
<StgValue><ssdm name="add9_i2_59"/></StgValue>
</operation>
</state>

<state id="925" st_id="925">

<operation id="4921" st_id="925" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:427 %add9_i2_59 = dadd i64 %add9_i2_58, i64 %mul6_i2_59

]]></Node>
<StgValue><ssdm name="add9_i2_59"/></StgValue>
</operation>
</state>

<state id="926" st_id="926">

<operation id="4922" st_id="926" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:427 %add9_i2_59 = dadd i64 %add9_i2_58, i64 %mul6_i2_59

]]></Node>
<StgValue><ssdm name="add9_i2_59"/></StgValue>
</operation>
</state>

<state id="927" st_id="927">

<operation id="4923" st_id="927" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:427 %add9_i2_59 = dadd i64 %add9_i2_58, i64 %mul6_i2_59

]]></Node>
<StgValue><ssdm name="add9_i2_59"/></StgValue>
</operation>
</state>

<state id="928" st_id="928">

<operation id="4924" st_id="928" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:434 %add9_i2_60 = dadd i64 %add9_i2_59, i64 %mul6_i2_60

]]></Node>
<StgValue><ssdm name="add9_i2_60"/></StgValue>
</operation>
</state>

<state id="929" st_id="929">

<operation id="4925" st_id="929" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:434 %add9_i2_60 = dadd i64 %add9_i2_59, i64 %mul6_i2_60

]]></Node>
<StgValue><ssdm name="add9_i2_60"/></StgValue>
</operation>
</state>

<state id="930" st_id="930">

<operation id="4926" st_id="930" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:434 %add9_i2_60 = dadd i64 %add9_i2_59, i64 %mul6_i2_60

]]></Node>
<StgValue><ssdm name="add9_i2_60"/></StgValue>
</operation>
</state>

<state id="931" st_id="931">

<operation id="4927" st_id="931" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:434 %add9_i2_60 = dadd i64 %add9_i2_59, i64 %mul6_i2_60

]]></Node>
<StgValue><ssdm name="add9_i2_60"/></StgValue>
</operation>
</state>

<state id="932" st_id="932">

<operation id="4928" st_id="932" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:434 %add9_i2_60 = dadd i64 %add9_i2_59, i64 %mul6_i2_60

]]></Node>
<StgValue><ssdm name="add9_i2_60"/></StgValue>
</operation>
</state>

<state id="933" st_id="933">

<operation id="4929" st_id="933" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:441 %add9_i2_61 = dadd i64 %add9_i2_60, i64 %mul6_i2_61

]]></Node>
<StgValue><ssdm name="add9_i2_61"/></StgValue>
</operation>
</state>

<state id="934" st_id="934">

<operation id="4930" st_id="934" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:441 %add9_i2_61 = dadd i64 %add9_i2_60, i64 %mul6_i2_61

]]></Node>
<StgValue><ssdm name="add9_i2_61"/></StgValue>
</operation>
</state>

<state id="935" st_id="935">

<operation id="4931" st_id="935" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:441 %add9_i2_61 = dadd i64 %add9_i2_60, i64 %mul6_i2_61

]]></Node>
<StgValue><ssdm name="add9_i2_61"/></StgValue>
</operation>
</state>

<state id="936" st_id="936">

<operation id="4932" st_id="936" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:441 %add9_i2_61 = dadd i64 %add9_i2_60, i64 %mul6_i2_61

]]></Node>
<StgValue><ssdm name="add9_i2_61"/></StgValue>
</operation>
</state>

<state id="937" st_id="937">

<operation id="4933" st_id="937" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:441 %add9_i2_61 = dadd i64 %add9_i2_60, i64 %mul6_i2_61

]]></Node>
<StgValue><ssdm name="add9_i2_61"/></StgValue>
</operation>
</state>

<state id="938" st_id="938">

<operation id="4934" st_id="938" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:448 %activations3_0 = dadd i64 %add9_i2_61, i64 %mul6_i2_62

]]></Node>
<StgValue><ssdm name="activations3_0"/></StgValue>
</operation>
</state>

<state id="939" st_id="939">

<operation id="4935" st_id="939" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:448 %activations3_0 = dadd i64 %add9_i2_61, i64 %mul6_i2_62

]]></Node>
<StgValue><ssdm name="activations3_0"/></StgValue>
</operation>
</state>

<state id="940" st_id="940">

<operation id="4936" st_id="940" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:448 %activations3_0 = dadd i64 %add9_i2_61, i64 %mul6_i2_62

]]></Node>
<StgValue><ssdm name="activations3_0"/></StgValue>
</operation>
</state>

<state id="941" st_id="941">

<operation id="4937" st_id="941" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:448 %activations3_0 = dadd i64 %add9_i2_61, i64 %mul6_i2_62

]]></Node>
<StgValue><ssdm name="activations3_0"/></StgValue>
</operation>
</state>

<state id="942" st_id="942">

<operation id="4938" st_id="942" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:0 %specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln65"/></StgValue>
</operation>

<operation id="4939" st_id="942" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split20:448 %activations3_0 = dadd i64 %add9_i2_61, i64 %mul6_i2_62

]]></Node>
<StgValue><ssdm name="activations3_0"/></StgValue>
</operation>

<operation id="4940" st_id="942" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split20:449 %switch_ln69 = switch i2 %j_7, void %branch8, i2 0, void %.split20347, i2 1, void %branch7

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="4941" st_id="942" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="j_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="0" op_0_bw="0">
<![CDATA[
branch7:0 %br_ln69 = br void %.split20347

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="4942" st_id="942" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="j_7" val="!0"/>
<literal name="j_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="0" op_0_bw="0">
<![CDATA[
branch8:0 %br_ln69 = br void %.split20347

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="4943" st_id="942" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
.split20347:0 %activations3_2_5 = phi i64 %activations3_0, void %branch8, i64 %activations3_2_4, void %branch7, i64 %activations3_2_4, void %.split20

]]></Node>
<StgValue><ssdm name="activations3_2_5"/></StgValue>
</operation>

<operation id="4944" st_id="942" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
.split20347:1 %activations3_1_5 = phi i64 %activations3_1_4, void %branch8, i64 %activations3_0, void %branch7, i64 %activations3_1_4, void %.split20

]]></Node>
<StgValue><ssdm name="activations3_1_5"/></StgValue>
</operation>

<operation id="4945" st_id="942" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
.split20347:2 %activations3_0_52 = phi i64 %activations3_0_41, void %branch8, i64 %activations3_0_41, void %branch7, i64 %activations3_0, void %.split20

]]></Node>
<StgValue><ssdm name="activations3_0_52"/></StgValue>
</operation>

<operation id="4946" st_id="942" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="0">
<![CDATA[
.split20347:3 %br_ln0 = br void %RELU.exit43

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="943" st_id="943">

<operation id="4947" st_id="943" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="944" st_id="944">

<operation id="4948" st_id="944" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1:3 %i_17 = phi i2 %add_ln28_2, void %.split22343, i2 0, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="4949" st_id="944" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:6 %icmp_ln28_2 = icmp_eq  i2 %i_17, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln28_2"/></StgValue>
</operation>

<operation id="4950" st_id="944" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:8 %br_ln28 = br i1 %icmp_ln28_2, void %.split22, void %matrix_vector_product_with_bias_output_layer.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="4951" st_id="944" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="64" op_0_bw="2">
<![CDATA[
.split22:0 %trunc_ln29_cast = zext i2 %i_17

]]></Node>
<StgValue><ssdm name="trunc_ln29_cast"/></StgValue>
</operation>

<operation id="4952" st_id="944" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split22:3 %biases3_addr = getelementptr i64 %biases3, i64 0, i64 %trunc_ln29_cast

]]></Node>
<StgValue><ssdm name="biases3_addr"/></StgValue>
</operation>

<operation id="4953" st_id="944" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="64" op_0_bw="2">
<![CDATA[
.split22:4 %biases3_load = load i2 %biases3_addr

]]></Node>
<StgValue><ssdm name="biases3_load"/></StgValue>
</operation>
</state>

<state id="945" st_id="945">

<operation id="4954" st_id="945" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader1:0 %activations3_2_6 = phi i64 %activations3_2_7, void %.split22343, i64 %activations3_2_4, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="activations3_2_6"/></StgValue>
</operation>

<operation id="4955" st_id="945" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader1:1 %activations3_1_6 = phi i64 %activations3_1_7, void %.split22343, i64 %activations3_1_4, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="activations3_1_6"/></StgValue>
</operation>

<operation id="4956" st_id="945" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader1:2 %activations3_0_63 = phi i64 %activations3_0_7, void %.split22343, i64 %activations3_0_41, void %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="activations3_0_63"/></StgValue>
</operation>

<operation id="4957" st_id="945" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:4 %add_ln28_2 = add i2 %i_17, i2 1

]]></Node>
<StgValue><ssdm name="add_ln28_2"/></StgValue>
</operation>

<operation id="4958" st_id="945" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="4959" st_id="945" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:7 %empty_80 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="4960" st_id="945" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2">
<![CDATA[
.split22:2 %tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %activations3_0_63, i64 %activations3_1_6, i64 %activations3_2_6, i2 %i_17

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="4961" st_id="945" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="64" op_0_bw="2">
<![CDATA[
.split22:4 %biases3_load = load i2 %biases3_addr

]]></Node>
<StgValue><ssdm name="biases3_load"/></StgValue>
</operation>
</state>

<state id="946" st_id="946">

<operation id="4962" st_id="946" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="64" op_0_bw="64">
<![CDATA[
.split22:5 %bitcast_ln29_2 = bitcast i64 %biases3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln29_2"/></StgValue>
</operation>

<operation id="4963" st_id="946" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:6 %activations3_0_2 = dadd i64 %tmp_5, i64 %bitcast_ln29_2

]]></Node>
<StgValue><ssdm name="activations3_0_2"/></StgValue>
</operation>
</state>

<state id="947" st_id="947">

<operation id="4964" st_id="947" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:6 %activations3_0_2 = dadd i64 %tmp_5, i64 %bitcast_ln29_2

]]></Node>
<StgValue><ssdm name="activations3_0_2"/></StgValue>
</operation>
</state>

<state id="948" st_id="948">

<operation id="4965" st_id="948" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:6 %activations3_0_2 = dadd i64 %tmp_5, i64 %bitcast_ln29_2

]]></Node>
<StgValue><ssdm name="activations3_0_2"/></StgValue>
</operation>
</state>

<state id="949" st_id="949">

<operation id="4966" st_id="949" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:6 %activations3_0_2 = dadd i64 %tmp_5, i64 %bitcast_ln29_2

]]></Node>
<StgValue><ssdm name="activations3_0_2"/></StgValue>
</operation>
</state>

<state id="950" st_id="950">

<operation id="4967" st_id="950" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split22:1 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="4968" st_id="950" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split22:6 %activations3_0_2 = dadd i64 %tmp_5, i64 %bitcast_ln29_2

]]></Node>
<StgValue><ssdm name="activations3_0_2"/></StgValue>
</operation>

<operation id="4969" st_id="950" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split22:7 %switch_ln29 = switch i2 %i_17, void %branch5, i2 0, void %.split22343, i2 1, void %branch4

]]></Node>
<StgValue><ssdm name="switch_ln29"/></StgValue>
</operation>

<operation id="4970" st_id="950" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="0"/>
<literal name="i_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="0" op_0_bw="0">
<![CDATA[
branch4:0 %br_ln29 = br void %.split22343

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="4971" st_id="950" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="0"/>
<literal name="i_17" val="!0"/>
<literal name="i_17" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="0" op_0_bw="0">
<![CDATA[
branch5:0 %br_ln29 = br void %.split22343

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="4972" st_id="950" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
.split22343:0 %activations3_2_7 = phi i64 %activations3_0_2, void %branch5, i64 %activations3_2_6, void %branch4, i64 %activations3_2_6, void %.split22

]]></Node>
<StgValue><ssdm name="activations3_2_7"/></StgValue>
</operation>

<operation id="4973" st_id="950" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
.split22343:1 %activations3_1_7 = phi i64 %activations3_1_6, void %branch5, i64 %activations3_0_2, void %branch4, i64 %activations3_1_6, void %.split22

]]></Node>
<StgValue><ssdm name="activations3_1_7"/></StgValue>
</operation>

<operation id="4974" st_id="950" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
.split22343:2 %activations3_0_7 = phi i64 %activations3_0_63, void %branch5, i64 %activations3_0_63, void %branch4, i64 %activations3_0_2, void %.split22

]]></Node>
<StgValue><ssdm name="activations3_0_7"/></StgValue>
</operation>

<operation id="4975" st_id="950" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="0" op_0_bw="0">
<![CDATA[
.split22343:3 %br_ln0 = br void %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="951" st_id="951">

<operation id="4976" st_id="951" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="0" op_0_bw="0">
<![CDATA[
matrix_vector_product_with_bias_output_layer.exit.preheader:0 %br_ln0 = br void %matrix_vector_product_with_bias_output_layer.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="952" st_id="952">

<operation id="4977" st_id="952" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
matrix_vector_product_with_bias_output_layer.exit:0 %activations3_2_8 = phi i64 %activations3_2_9, void %.split24339, i64 %activations3_2_6, void %matrix_vector_product_with_bias_output_layer.exit.preheader

]]></Node>
<StgValue><ssdm name="activations3_2_8"/></StgValue>
</operation>

<operation id="4978" st_id="952" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
matrix_vector_product_with_bias_output_layer.exit:1 %activations3_1_8 = phi i64 %activations3_1_9, void %.split24339, i64 %activations3_1_6, void %matrix_vector_product_with_bias_output_layer.exit.preheader

]]></Node>
<StgValue><ssdm name="activations3_1_8"/></StgValue>
</operation>

<operation id="4979" st_id="952" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
matrix_vector_product_with_bias_output_layer.exit:2 %activations3_0_8 = phi i64 %activations3_0_9, void %.split24339, i64 %activations3_0_63, void %matrix_vector_product_with_bias_output_layer.exit.preheader

]]></Node>
<StgValue><ssdm name="activations3_0_8"/></StgValue>
</operation>

<operation id="4980" st_id="952" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
matrix_vector_product_with_bias_output_layer.exit:3 %i_18 = phi i2 %add_ln18_2, void %.split24339, i2 0, void %matrix_vector_product_with_bias_output_layer.exit.preheader

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="4981" st_id="952" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
matrix_vector_product_with_bias_output_layer.exit:4 %add_ln18_2 = add i2 %i_18, i2 1

]]></Node>
<StgValue><ssdm name="add_ln18_2"/></StgValue>
</operation>

<operation id="4982" st_id="952" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
matrix_vector_product_with_bias_output_layer.exit:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="4983" st_id="952" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
matrix_vector_product_with_bias_output_layer.exit:6 %icmp_ln18_2 = icmp_eq  i2 %i_18, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln18_2"/></StgValue>
</operation>

<operation id="4984" st_id="952" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
matrix_vector_product_with_bias_output_layer.exit:7 %empty_81 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="4985" st_id="952" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
matrix_vector_product_with_bias_output_layer.exit:8 %br_ln18 = br i1 %icmp_ln18_2, void %.split24, void %RELU.exit79.preheader

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="4986" st_id="952" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2">
<![CDATA[
.split24:1 %tmp_6 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %activations3_0_8, i64 %activations3_1_8, i64 %activations3_2_8, i2 %i_18

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="4987" st_id="952" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="64" op_0_bw="64">
<![CDATA[
.split24:4 %bitcast_ln20_4 = bitcast i64 %tmp_6

]]></Node>
<StgValue><ssdm name="bitcast_ln20_4"/></StgValue>
</operation>

<operation id="4988" st_id="952" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:5 %xor_ln20_2 = xor i64 %bitcast_ln20_4, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln20_2"/></StgValue>
</operation>

<operation id="4989" st_id="952" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split24:10 %switch_ln19 = switch i2 %i_18, void %branch14, i2 0, void %.split24..split24339_crit_edge, i2 1, void %branch13

]]></Node>
<StgValue><ssdm name="switch_ln19"/></StgValue>
</operation>
</state>

<state id="953" st_id="953">

<operation id="4990" st_id="953" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:2 %sub_i2 = dsub i64 1, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sub_i2"/></StgValue>
</operation>

<operation id="4991" st_id="953" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="64" op_0_bw="64">
<![CDATA[
.split24:6 %bitcast_ln20_5 = bitcast i64 %xor_ln20_2

]]></Node>
<StgValue><ssdm name="bitcast_ln20_5"/></StgValue>
</operation>

<operation id="4992" st_id="953" stage="15" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:7 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="954" st_id="954">

<operation id="4993" st_id="954" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:2 %sub_i2 = dsub i64 1, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sub_i2"/></StgValue>
</operation>

<operation id="4994" st_id="954" stage="14" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:7 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="955" st_id="955">

<operation id="4995" st_id="955" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:2 %sub_i2 = dsub i64 1, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sub_i2"/></StgValue>
</operation>

<operation id="4996" st_id="955" stage="13" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:7 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="956" st_id="956">

<operation id="4997" st_id="956" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:2 %sub_i2 = dsub i64 1, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sub_i2"/></StgValue>
</operation>

<operation id="4998" st_id="956" stage="12" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:7 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="957" st_id="957">

<operation id="4999" st_id="957" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:2 %sub_i2 = dsub i64 1, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="sub_i2"/></StgValue>
</operation>

<operation id="5000" st_id="957" stage="11" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:7 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="958" st_id="958">

<operation id="5001" st_id="958" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:3 %dactivations3_0 = dmul i64 %tmp_6, i64 %sub_i2

]]></Node>
<StgValue><ssdm name="dactivations3_0"/></StgValue>
</operation>

<operation id="5002" st_id="958" stage="10" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:7 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="959" st_id="959">

<operation id="5003" st_id="959" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:3 %dactivations3_0 = dmul i64 %tmp_6, i64 %sub_i2

]]></Node>
<StgValue><ssdm name="dactivations3_0"/></StgValue>
</operation>

<operation id="5004" st_id="959" stage="9" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:7 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="960" st_id="960">

<operation id="5005" st_id="960" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:3 %dactivations3_0 = dmul i64 %tmp_6, i64 %sub_i2

]]></Node>
<StgValue><ssdm name="dactivations3_0"/></StgValue>
</operation>

<operation id="5006" st_id="960" stage="8" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:7 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="961" st_id="961">

<operation id="5007" st_id="961" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:3 %dactivations3_0 = dmul i64 %tmp_6, i64 %sub_i2

]]></Node>
<StgValue><ssdm name="dactivations3_0"/></StgValue>
</operation>

<operation id="5008" st_id="961" stage="7" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:7 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="962" st_id="962">

<operation id="5009" st_id="962" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:3 %dactivations3_0 = dmul i64 %tmp_6, i64 %sub_i2

]]></Node>
<StgValue><ssdm name="dactivations3_0"/></StgValue>
</operation>

<operation id="5010" st_id="962" stage="6" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:7 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="963" st_id="963">

<operation id="5011" st_id="963" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:3 %dactivations3_0 = dmul i64 %tmp_6, i64 %sub_i2

]]></Node>
<StgValue><ssdm name="dactivations3_0"/></StgValue>
</operation>

<operation id="5012" st_id="963" stage="5" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:7 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="5013" st_id="963" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
<literal name="i_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch13:0 %store_ln19 = store i64 %dactivations3_0, i64 %dactivations3_2_1

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="5014" st_id="963" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
<literal name="i_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24..split24339_crit_edge:0 %store_ln19 = store i64 %dactivations3_0, i64 %dactivations3_2

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="5015" st_id="963" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
<literal name="i_18" val="!0"/>
<literal name="i_18" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch14:0 %store_ln19 = store i64 %dactivations3_0, i64 %dactivations3_2_2

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>
</state>

<state id="964" st_id="964">

<operation id="5016" st_id="964" stage="4" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:7 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="965" st_id="965">

<operation id="5017" st_id="965" stage="3" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:7 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="966" st_id="966">

<operation id="5018" st_id="966" stage="2" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:7 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="967" st_id="967">

<operation id="5019" st_id="967" stage="1" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:7 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="968" st_id="968">

<operation id="5020" st_id="968" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:8 %add_i1 = dadd i64 %tmp_2, i64 1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="969" st_id="969">

<operation id="5021" st_id="969" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:8 %add_i1 = dadd i64 %tmp_2, i64 1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="970" st_id="970">

<operation id="5022" st_id="970" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:8 %add_i1 = dadd i64 %tmp_2, i64 1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="971" st_id="971">

<operation id="5023" st_id="971" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:8 %add_i1 = dadd i64 %tmp_2, i64 1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="972" st_id="972">

<operation id="5024" st_id="972" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:8 %add_i1 = dadd i64 %tmp_2, i64 1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="973" st_id="973">

<operation id="5025" st_id="973" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="974" st_id="974">

<operation id="5026" st_id="974" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="975" st_id="975">

<operation id="5027" st_id="975" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="976" st_id="976">

<operation id="5028" st_id="976" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="977" st_id="977">

<operation id="5029" st_id="977" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="978" st_id="978">

<operation id="5030" st_id="978" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="979" st_id="979">

<operation id="5031" st_id="979" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="980" st_id="980">

<operation id="5032" st_id="980" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="981" st_id="981">

<operation id="5033" st_id="981" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="982" st_id="982">

<operation id="5034" st_id="982" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="983" st_id="983">

<operation id="5035" st_id="983" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="984" st_id="984">

<operation id="5036" st_id="984" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="985" st_id="985">

<operation id="5037" st_id="985" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="986" st_id="986">

<operation id="5038" st_id="986" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="987" st_id="987">

<operation id="5039" st_id="987" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="988" st_id="988">

<operation id="5040" st_id="988" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="989" st_id="989">

<operation id="5041" st_id="989" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="990" st_id="990">

<operation id="5042" st_id="990" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="991" st_id="991">

<operation id="5043" st_id="991" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="992" st_id="992">

<operation id="5044" st_id="992" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="993" st_id="993">

<operation id="5045" st_id="993" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="994" st_id="994">

<operation id="5046" st_id="994" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="995" st_id="995">

<operation id="5047" st_id="995" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="996" st_id="996">

<operation id="5048" st_id="996" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="997" st_id="997">

<operation id="5049" st_id="997" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="998" st_id="998">

<operation id="5050" st_id="998" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="999" st_id="999">

<operation id="5051" st_id="999" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="1000" st_id="1000">

<operation id="5052" st_id="1000" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="1001" st_id="1001">

<operation id="5053" st_id="1001" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="1002" st_id="1002">

<operation id="5054" st_id="1002" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="1003" st_id="1003">

<operation id="5055" st_id="1003" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split24:0 %specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="5056" st_id="1003" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split24:9 %activations3_0_3 = ddiv i64 1, i64 %add_i1

]]></Node>
<StgValue><ssdm name="activations3_0_3"/></StgValue>
</operation>
</state>

<state id="1004" st_id="1004">

<operation id="5057" st_id="1004" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
<literal name="i_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln0 = br void %.split24339

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="5058" st_id="1004" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
<literal name="i_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="0" op_0_bw="0">
<![CDATA[
.split24..split24339_crit_edge:1 %br_ln19 = br void %.split24339

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="5059" st_id="1004" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
<literal name="i_18" val="!0"/>
<literal name="i_18" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln0 = br void %.split24339

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="5060" st_id="1004" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
.split24339:0 %activations3_2_9 = phi i64 %activations3_0_3, void %branch14, i64 %activations3_2_8, void %branch13, i64 %activations3_2_8, void %.split24..split24339_crit_edge

]]></Node>
<StgValue><ssdm name="activations3_2_9"/></StgValue>
</operation>

<operation id="5061" st_id="1004" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
.split24339:1 %activations3_1_9 = phi i64 %activations3_1_8, void %branch14, i64 %activations3_0_3, void %branch13, i64 %activations3_1_8, void %.split24..split24339_crit_edge

]]></Node>
<StgValue><ssdm name="activations3_1_9"/></StgValue>
</operation>

<operation id="5062" st_id="1004" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
.split24339:2 %activations3_0_9 = phi i64 %activations3_0_8, void %branch14, i64 %activations3_0_8, void %branch13, i64 %activations3_0_3, void %.split24..split24339_crit_edge

]]></Node>
<StgValue><ssdm name="activations3_0_9"/></StgValue>
</operation>

<operation id="5063" st_id="1004" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="0" op_0_bw="0">
<![CDATA[
.split24339:3 %br_ln0 = br void %matrix_vector_product_with_bias_output_layer.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="1005" st_id="1005">

<operation id="5064" st_id="1005" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="0" op_0_bw="0">
<![CDATA[
RELU.exit79.preheader:0 %br_ln0 = br void %RELU.exit79

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="1006" st_id="1006">

<operation id="5065" st_id="1006" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
RELU.exit79:0 %i_19 = phi i2 %add_ln8, void %.split26, i2 0, void %RELU.exit79.preheader

]]></Node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="5066" st_id="1006" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
RELU.exit79:1 %sum = phi i64 %sum_1, void %.split26, i64 0, void %RELU.exit79.preheader

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="5067" st_id="1006" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
RELU.exit79:2 %add_ln8 = add i2 %i_19, i2 1

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="5068" st_id="1006" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
RELU.exit79:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="5069" st_id="1006" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
RELU.exit79:4 %icmp_ln8 = icmp_eq  i2 %i_19, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="5070" st_id="1006" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
RELU.exit79:5 %empty_82 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="5071" st_id="1006" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
RELU.exit79:6 %br_ln8 = br i1 %icmp_ln8, void %.split26, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="5072" st_id="1006" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2">
<![CDATA[
.split26:1 %tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %activations3_0_8, i64 %activations3_1_8, i64 %activations3_2_8, i2 %i_19

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="5073" st_id="1006" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="64" op_0_bw="64">
<![CDATA[
.split26:2 %bitcast_ln9 = bitcast i64 %tmp_7

]]></Node>
<StgValue><ssdm name="bitcast_ln9"/></StgValue>
</operation>

<operation id="5074" st_id="1006" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split26:3 %xor_ln9 = xor i64 %bitcast_ln9, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln9"/></StgValue>
</operation>
</state>

<state id="1007" st_id="1007">

<operation id="5075" st_id="1007" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="64" op_0_bw="64">
<![CDATA[
.split26:4 %bitcast_ln9_1 = bitcast i64 %xor_ln9

]]></Node>
<StgValue><ssdm name="bitcast_ln9_1"/></StgValue>
</operation>

<operation id="5076" st_id="1007" stage="15" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split26:5 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="1008" st_id="1008">

<operation id="5077" st_id="1008" stage="14" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split26:5 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="1009" st_id="1009">

<operation id="5078" st_id="1009" stage="13" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split26:5 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="1010" st_id="1010">

<operation id="5079" st_id="1010" stage="12" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split26:5 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="1011" st_id="1011">

<operation id="5080" st_id="1011" stage="11" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split26:5 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="1012" st_id="1012">

<operation id="5081" st_id="1012" stage="10" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split26:5 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="1013" st_id="1013">

<operation id="5082" st_id="1013" stage="9" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split26:5 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="1014" st_id="1014">

<operation id="5083" st_id="1014" stage="8" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split26:5 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="1015" st_id="1015">

<operation id="5084" st_id="1015" stage="7" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split26:5 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="1016" st_id="1016">

<operation id="5085" st_id="1016" stage="6" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split26:5 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="1017" st_id="1017">

<operation id="5086" st_id="1017" stage="5" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split26:5 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="1018" st_id="1018">

<operation id="5087" st_id="1018" stage="4" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split26:5 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="1019" st_id="1019">

<operation id="5088" st_id="1019" stage="3" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split26:5 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="1020" st_id="1020">

<operation id="5089" st_id="1020" stage="2" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split26:5 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="1021" st_id="1021">

<operation id="5090" st_id="1021" stage="1" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split26:5 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="1022" st_id="1022">

<operation id="5091" st_id="1022" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split26:6 %icmp_ln9 = icmp_eq  i2 %add_ln8, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="5092" st_id="1022" stage="4" lat="4">
<core>DAcc_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.split26:7 %sum_1 = dacc i64 @_ssdm_op_DACC, i64 %tmp_3, i1 %icmp_ln9

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="1023" st_id="1023">

<operation id="5093" st_id="1023" stage="3" lat="4">
<core>DAcc_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.split26:7 %sum_1 = dacc i64 @_ssdm_op_DACC, i64 %tmp_3, i1 %icmp_ln9

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="1024" st_id="1024">

<operation id="5094" st_id="1024" stage="2" lat="4">
<core>DAcc_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.split26:7 %sum_1 = dacc i64 @_ssdm_op_DACC, i64 %tmp_3, i1 %icmp_ln9

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="1025" st_id="1025">

<operation id="5095" st_id="1025" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split26:0 %specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln4"/></StgValue>
</operation>

<operation id="5096" st_id="1025" stage="1" lat="4">
<core>DAcc_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.split26:7 %sum_1 = dacc i64 @_ssdm_op_DACC, i64 %tmp_3, i1 %icmp_ln9

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="5097" st_id="1025" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="0" op_0_bw="0">
<![CDATA[
.split26:8 %br_ln0 = br void %RELU.exit79

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="1026" st_id="1026">

<operation id="5098" st_id="1026" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="1027" st_id="1027">

<operation id="5099" st_id="1027" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:0 %i_20 = phi i2 %add_ln11, void %.split28367, i2 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_20"/></StgValue>
</operation>

<operation id="5100" st_id="1027" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:1 %add_ln11 = add i2 %i_20, i2 1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="5101" st_id="1027" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="5102" st_id="1027" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3 %icmp_ln11 = icmp_eq  i2 %i_20, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="5103" st_id="1027" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %empty_83 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="5104" st_id="1027" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5 %br_ln11 = br i1 %icmp_ln11, void %.split28, void %soft_max.exit

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="5105" st_id="1027" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2">
<![CDATA[
.split28:1 %tmp_8 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %activations3_0_8, i64 %activations3_1_8, i64 %activations3_2_8, i2 %i_20

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="5106" st_id="1027" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="64" op_0_bw="64">
<![CDATA[
.split28:2 %bitcast_ln12 = bitcast i64 %tmp_8

]]></Node>
<StgValue><ssdm name="bitcast_ln12"/></StgValue>
</operation>

<operation id="5107" st_id="1027" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:3 %xor_ln12 = xor i64 %bitcast_ln12, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln12"/></StgValue>
</operation>

<operation id="5108" st_id="1027" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split28:7 %switch_ln12 = switch i2 %i_20, void %branch17, i2 0, void %.split28..split28367_crit_edge, i2 1, void %branch16

]]></Node>
<StgValue><ssdm name="switch_ln12"/></StgValue>
</operation>

<operation id="5109" st_id="1027" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="0" op_0_bw="0">
<![CDATA[
.split28367:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="1028" st_id="1028">

<operation id="5110" st_id="1028" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="64" op_0_bw="64">
<![CDATA[
.split28:4 %bitcast_ln12_1 = bitcast i64 %xor_ln12

]]></Node>
<StgValue><ssdm name="bitcast_ln12_1"/></StgValue>
</operation>

<operation id="5111" st_id="1028" stage="15" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:5 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="1029" st_id="1029">

<operation id="5112" st_id="1029" stage="14" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:5 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="1030" st_id="1030">

<operation id="5113" st_id="1030" stage="13" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:5 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="1031" st_id="1031">

<operation id="5114" st_id="1031" stage="12" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:5 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="1032" st_id="1032">

<operation id="5115" st_id="1032" stage="11" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:5 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="1033" st_id="1033">

<operation id="5116" st_id="1033" stage="10" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:5 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="1034" st_id="1034">

<operation id="5117" st_id="1034" stage="9" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:5 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="1035" st_id="1035">

<operation id="5118" st_id="1035" stage="8" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:5 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="1036" st_id="1036">

<operation id="5119" st_id="1036" stage="7" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:5 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="1037" st_id="1037">

<operation id="5120" st_id="1037" stage="6" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:5 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="1038" st_id="1038">

<operation id="5121" st_id="1038" stage="5" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:5 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="1039" st_id="1039">

<operation id="5122" st_id="1039" stage="4" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:5 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="1040" st_id="1040">

<operation id="5123" st_id="1040" stage="3" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:5 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="1041" st_id="1041">

<operation id="5124" st_id="1041" stage="2" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:5 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="1042" st_id="1042">

<operation id="5125" st_id="1042" stage="1" lat="15">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:5 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="1043" st_id="1043">

<operation id="5126" st_id="1043" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="1044" st_id="1044">

<operation id="5127" st_id="1044" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="1045" st_id="1045">

<operation id="5128" st_id="1045" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="1046" st_id="1046">

<operation id="5129" st_id="1046" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="1047" st_id="1047">

<operation id="5130" st_id="1047" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="1048" st_id="1048">

<operation id="5131" st_id="1048" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="1049" st_id="1049">

<operation id="5132" st_id="1049" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="1050" st_id="1050">

<operation id="5133" st_id="1050" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="1051" st_id="1051">

<operation id="5134" st_id="1051" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="1052" st_id="1052">

<operation id="5135" st_id="1052" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="1053" st_id="1053">

<operation id="5136" st_id="1053" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="1054" st_id="1054">

<operation id="5137" st_id="1054" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="1055" st_id="1055">

<operation id="5138" st_id="1055" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="1056" st_id="1056">

<operation id="5139" st_id="1056" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="1057" st_id="1057">

<operation id="5140" st_id="1057" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="1058" st_id="1058">

<operation id="5141" st_id="1058" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="1059" st_id="1059">

<operation id="5142" st_id="1059" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="1060" st_id="1060">

<operation id="5143" st_id="1060" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="1061" st_id="1061">

<operation id="5144" st_id="1061" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="1062" st_id="1062">

<operation id="5145" st_id="1062" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="1063" st_id="1063">

<operation id="5146" st_id="1063" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="1064" st_id="1064">

<operation id="5147" st_id="1064" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="1065" st_id="1065">

<operation id="5148" st_id="1065" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="1066" st_id="1066">

<operation id="5149" st_id="1066" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="1067" st_id="1067">

<operation id="5150" st_id="1067" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="1068" st_id="1068">

<operation id="5151" st_id="1068" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="1069" st_id="1069">

<operation id="5152" st_id="1069" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="1070" st_id="1070">

<operation id="5153" st_id="1070" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="1071" st_id="1071">

<operation id="5154" st_id="1071" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="1072" st_id="1072">

<operation id="5155" st_id="1072" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>
</state>

<state id="1073" st_id="1073">

<operation id="5156" st_id="1073" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split28:0 %specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln4"/></StgValue>
</operation>

<operation id="5157" st_id="1073" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28:6 %net_outputs_0 = ddiv i64 %tmp_4, i64 %sum

]]></Node>
<StgValue><ssdm name="net_outputs_0"/></StgValue>
</operation>

<operation id="5158" st_id="1073" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch16:0 %store_ln12 = store i64 %net_outputs_0, i64 %net_outputs_2_1

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="5159" st_id="1073" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="0" op_0_bw="0">
<![CDATA[
branch16:1 %br_ln12 = br void %.split28367

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="5160" st_id="1073" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split28..split28367_crit_edge:0 %store_ln12 = store i64 %net_outputs_0, i64 %net_outputs_2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="5161" st_id="1073" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="0" op_0_bw="0">
<![CDATA[
.split28..split28367_crit_edge:1 %br_ln12 = br void %.split28367

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="5162" st_id="1073" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_20" val="!0"/>
<literal name="i_20" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch17:0 %store_ln12 = store i64 %net_outputs_0, i64 %net_outputs_2_2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="5163" st_id="1073" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_20" val="!0"/>
<literal name="i_20" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="0" op_0_bw="0">
<![CDATA[
branch17:1 %br_ln12 = br void %.split28367

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="1074" st_id="1074">

<operation id="5164" st_id="1074" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="7" op_0_bw="8">
<![CDATA[
soft_max.exit:0 %trunc_ln290 = trunc i8 %i

]]></Node>
<StgValue><ssdm name="trunc_ln290"/></StgValue>
</operation>

<operation id="5165" st_id="1074" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
soft_max.exit:1 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln290, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="5166" st_id="1074" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
soft_max.exit:2 %sub_ln290 = sub i9 %shl_ln, i9 %zext_ln275

]]></Node>
<StgValue><ssdm name="sub_ln290"/></StgValue>
</operation>

<operation id="5167" st_id="1074" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="0" op_0_bw="0">
<![CDATA[
soft_max.exit:3 %br_ln80 = br void

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="1075" st_id="1075">

<operation id="5168" st_id="1075" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %i_21 = phi i2 0, void %soft_max.exit, i2 %add_ln80, void %.split30396

]]></Node>
<StgValue><ssdm name="i_21"/></StgValue>
</operation>

<operation id="5169" st_id="1075" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln80 = add i2 %i_21, i2 1

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="5170" st_id="1075" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="5171" st_id="1075" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln80 = icmp_eq  i2 %i_21, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="5172" st_id="1075" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_84 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="5173" st_id="1075" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln80 = br i1 %icmp_ln80, void %.split30, void %take_difference.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="5174" st_id="1075" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="9" op_0_bw="2">
<![CDATA[
.split30:6 %trunc_ln81_cast = zext i2 %i_21

]]></Node>
<StgValue><ssdm name="trunc_ln81_cast"/></StgValue>
</operation>

<operation id="5175" st_id="1075" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split30:9 %add_ln81 = add i9 %trunc_ln81_cast, i9 %sub_ln290

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="5176" st_id="1075" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="64" op_0_bw="9">
<![CDATA[
.split30:10 %zext_ln81 = zext i9 %add_ln81

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="5177" st_id="1075" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split30:11 %training_targets_addr = getelementptr i64 %training_targets, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="training_targets_addr"/></StgValue>
</operation>

<operation id="5178" st_id="1075" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="64" op_0_bw="9">
<![CDATA[
.split30:12 %training_targets_load = load i9 %training_targets_addr

]]></Node>
<StgValue><ssdm name="training_targets_load"/></StgValue>
</operation>

<operation id="5179" st_id="1075" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split30:20 %switch_ln81 = switch i2 %i_21, void %branch20, i2 0, void %.split30..split30396_crit_edge, i2 1, void %branch19

]]></Node>
<StgValue><ssdm name="switch_ln81"/></StgValue>
</operation>

<operation id="5180" st_id="1075" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="0" op_0_bw="0">
<![CDATA[
.split30396:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="1076" st_id="1076">

<operation id="5181" st_id="1076" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="64" op_0_bw="64">
<![CDATA[
.split30:3 %net_outputs_2_load = load i64 %net_outputs_2

]]></Node>
<StgValue><ssdm name="net_outputs_2_load"/></StgValue>
</operation>

<operation id="5182" st_id="1076" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="64" op_0_bw="64">
<![CDATA[
.split30:4 %net_outputs_2_1_load = load i64 %net_outputs_2_1

]]></Node>
<StgValue><ssdm name="net_outputs_2_1_load"/></StgValue>
</operation>

<operation id="5183" st_id="1076" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="64" op_0_bw="64">
<![CDATA[
.split30:5 %net_outputs_2_2_load = load i64 %net_outputs_2_2

]]></Node>
<StgValue><ssdm name="net_outputs_2_2_load"/></StgValue>
</operation>

<operation id="5184" st_id="1076" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2">
<![CDATA[
.split30:8 %tmp_9 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %net_outputs_2_load, i64 %net_outputs_2_1_load, i64 %net_outputs_2_2_load, i2 %i_21

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="5185" st_id="1076" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="64" op_0_bw="9">
<![CDATA[
.split30:12 %training_targets_load = load i9 %training_targets_addr

]]></Node>
<StgValue><ssdm name="training_targets_load"/></StgValue>
</operation>
</state>

<state id="1077" st_id="1077">

<operation id="5186" st_id="1077" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="64" op_0_bw="64">
<![CDATA[
.split30:13 %bitcast_ln81 = bitcast i64 %training_targets_load

]]></Node>
<StgValue><ssdm name="bitcast_ln81"/></StgValue>
</operation>

<operation id="5187" st_id="1077" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:14 %sub_i4 = dsub i64 %tmp_9, i64 %bitcast_ln81

]]></Node>
<StgValue><ssdm name="sub_i4"/></StgValue>
</operation>
</state>

<state id="1078" st_id="1078">

<operation id="5188" st_id="1078" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:14 %sub_i4 = dsub i64 %tmp_9, i64 %bitcast_ln81

]]></Node>
<StgValue><ssdm name="sub_i4"/></StgValue>
</operation>
</state>

<state id="1079" st_id="1079">

<operation id="5189" st_id="1079" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:14 %sub_i4 = dsub i64 %tmp_9, i64 %bitcast_ln81

]]></Node>
<StgValue><ssdm name="sub_i4"/></StgValue>
</operation>
</state>

<state id="1080" st_id="1080">

<operation id="5190" st_id="1080" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:14 %sub_i4 = dsub i64 %tmp_9, i64 %bitcast_ln81

]]></Node>
<StgValue><ssdm name="sub_i4"/></StgValue>
</operation>
</state>

<state id="1081" st_id="1081">

<operation id="5191" st_id="1081" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:14 %sub_i4 = dsub i64 %tmp_9, i64 %bitcast_ln81

]]></Node>
<StgValue><ssdm name="sub_i4"/></StgValue>
</operation>
</state>

<state id="1082" st_id="1082">

<operation id="5192" st_id="1082" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="64" op_0_bw="64">
<![CDATA[
.split30:0 %dactivations3_2_load = load i64 %dactivations3_2

]]></Node>
<StgValue><ssdm name="dactivations3_2_load"/></StgValue>
</operation>

<operation id="5193" st_id="1082" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="64" op_0_bw="64">
<![CDATA[
.split30:1 %dactivations3_2_1_load = load i64 %dactivations3_2_1

]]></Node>
<StgValue><ssdm name="dactivations3_2_1_load"/></StgValue>
</operation>

<operation id="5194" st_id="1082" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="64" op_0_bw="64">
<![CDATA[
.split30:2 %dactivations3_2_2_load = load i64 %dactivations3_2_2

]]></Node>
<StgValue><ssdm name="dactivations3_2_2_load"/></StgValue>
</operation>

<operation id="5195" st_id="1082" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="64" op_0_bw="64">
<![CDATA[
.split30:15 %bitcast_ln81_1 = bitcast i64 %sub_i4

]]></Node>
<StgValue><ssdm name="bitcast_ln81_1"/></StgValue>
</operation>

<operation id="5196" st_id="1082" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:16 %xor_ln81 = xor i64 %bitcast_ln81_1, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln81"/></StgValue>
</operation>

<operation id="5197" st_id="1082" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="64" op_0_bw="64">
<![CDATA[
.split30:17 %bitcast_ln81_2 = bitcast i64 %xor_ln81

]]></Node>
<StgValue><ssdm name="bitcast_ln81_2"/></StgValue>
</operation>

<operation id="5198" st_id="1082" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2">
<![CDATA[
.split30:18 %tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %dactivations3_2_load, i64 %dactivations3_2_1_load, i64 %dactivations3_2_2_load, i2 %i_21

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="5199" st_id="1082" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:19 %output_difference_0 = dmul i64 %bitcast_ln81_2, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="output_difference_0"/></StgValue>
</operation>
</state>

<state id="1083" st_id="1083">

<operation id="5200" st_id="1083" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:19 %output_difference_0 = dmul i64 %bitcast_ln81_2, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="output_difference_0"/></StgValue>
</operation>
</state>

<state id="1084" st_id="1084">

<operation id="5201" st_id="1084" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:19 %output_difference_0 = dmul i64 %bitcast_ln81_2, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="output_difference_0"/></StgValue>
</operation>
</state>

<state id="1085" st_id="1085">

<operation id="5202" st_id="1085" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:19 %output_difference_0 = dmul i64 %bitcast_ln81_2, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="output_difference_0"/></StgValue>
</operation>
</state>

<state id="1086" st_id="1086">

<operation id="5203" st_id="1086" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:19 %output_difference_0 = dmul i64 %bitcast_ln81_2, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="output_difference_0"/></StgValue>
</operation>
</state>

<state id="1087" st_id="1087">

<operation id="5204" st_id="1087" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split30:7 %specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln79"/></StgValue>
</operation>

<operation id="5205" st_id="1087" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30:19 %output_difference_0 = dmul i64 %bitcast_ln81_2, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="output_difference_0"/></StgValue>
</operation>

<operation id="5206" st_id="1087" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch19:0 %store_ln81 = store i64 %output_difference_0, i64 %output_difference_2_1

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="5207" st_id="1087" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="0" op_0_bw="0">
<![CDATA[
branch19:1 %br_ln81 = br void %.split30396

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="5208" st_id="1087" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split30..split30396_crit_edge:0 %store_ln81 = store i64 %output_difference_0, i64 %output_difference_2

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="5209" st_id="1087" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="0" op_0_bw="0">
<![CDATA[
.split30..split30396_crit_edge:1 %br_ln81 = br void %.split30396

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="5210" st_id="1087" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_21" val="!0"/>
<literal name="i_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch20:0 %store_ln81 = store i64 %output_difference_0, i64 %output_difference_2_2

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="5211" st_id="1087" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_21" val="!0"/>
<literal name="i_21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="0" op_0_bw="0">
<![CDATA[
branch20:1 %br_ln81 = br void %.split30396

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="1088" st_id="1088">

<operation id="5212" st_id="1088" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="0" op_0_bw="0">
<![CDATA[
take_difference.exit.preheader:0 %br_ln0 = br void %take_difference.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="1089" st_id="1089">

<operation id="5213" st_id="1089" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
take_difference.exit:0 %i_22 = phi i7 %add_ln89, void %.split34, i7 0, void %take_difference.exit.preheader

]]></Node>
<StgValue><ssdm name="i_22"/></StgValue>
</operation>

<operation id="5214" st_id="1089" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
take_difference.exit:1 %add_ln89 = add i7 %i_22, i7 1

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="5215" st_id="1089" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
take_difference.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="5216" st_id="1089" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
take_difference.exit:3 %icmp_ln89 = icmp_eq  i7 %i_22, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="5217" st_id="1089" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
take_difference.exit:4 %empty_85 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="5218" st_id="1089" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
take_difference.exit:5 %br_ln89 = br i1 %icmp_ln89, void %.split34, void %get_delta_matrix_weights3.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="5219" st_id="1089" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="64" op_0_bw="7">
<![CDATA[
.split34:3 %i_22_cast39 = zext i7 %i_22

]]></Node>
<StgValue><ssdm name="i_22_cast39"/></StgValue>
</operation>

<operation id="5220" st_id="1089" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:6 %activations2_addr_5 = getelementptr i64 %activations2, i64 0, i64 %i_22_cast39

]]></Node>
<StgValue><ssdm name="activations2_addr_5"/></StgValue>
</operation>

<operation id="5221" st_id="1089" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="6">
<![CDATA[
.split34:11 %activations2_load_3 = load i6 %activations2_addr_5

]]></Node>
<StgValue><ssdm name="activations2_load_3"/></StgValue>
</operation>
</state>

<state id="1090" st_id="1090">

<operation id="5222" st_id="1090" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="6">
<![CDATA[
.split34:11 %activations2_load_3 = load i6 %activations2_addr_5

]]></Node>
<StgValue><ssdm name="activations2_load_3"/></StgValue>
</operation>
</state>

<state id="1091" st_id="1091">

<operation id="5223" st_id="1091" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="64" op_0_bw="64">
<![CDATA[
.split34:0 %output_difference_2_load = load i64 %output_difference_2

]]></Node>
<StgValue><ssdm name="output_difference_2_load"/></StgValue>
</operation>

<operation id="5224" st_id="1091" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="64" op_0_bw="64">
<![CDATA[
.split34:1 %output_difference_2_1_load = load i64 %output_difference_2_1

]]></Node>
<StgValue><ssdm name="output_difference_2_1_load"/></StgValue>
</operation>

<operation id="5225" st_id="1091" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:12 %mul_i3 = dmul i64 %activations2_load_3, i64 %output_difference_2_load

]]></Node>
<StgValue><ssdm name="mul_i3"/></StgValue>
</operation>

<operation id="5226" st_id="1091" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:15 %mul_i3_1 = dmul i64 %activations2_load_3, i64 %output_difference_2_1_load

]]></Node>
<StgValue><ssdm name="mul_i3_1"/></StgValue>
</operation>
</state>

<state id="1092" st_id="1092">

<operation id="5227" st_id="1092" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="64" op_0_bw="64">
<![CDATA[
.split34:2 %output_difference_2_2_load = load i64 %output_difference_2_2

]]></Node>
<StgValue><ssdm name="output_difference_2_2_load"/></StgValue>
</operation>

<operation id="5228" st_id="1092" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:12 %mul_i3 = dmul i64 %activations2_load_3, i64 %output_difference_2_load

]]></Node>
<StgValue><ssdm name="mul_i3"/></StgValue>
</operation>

<operation id="5229" st_id="1092" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:15 %mul_i3_1 = dmul i64 %activations2_load_3, i64 %output_difference_2_1_load

]]></Node>
<StgValue><ssdm name="mul_i3_1"/></StgValue>
</operation>

<operation id="5230" st_id="1092" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:20 %mul_i3_2 = dmul i64 %activations2_load_3, i64 %output_difference_2_2_load

]]></Node>
<StgValue><ssdm name="mul_i3_2"/></StgValue>
</operation>
</state>

<state id="1093" st_id="1093">

<operation id="5231" st_id="1093" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:12 %mul_i3 = dmul i64 %activations2_load_3, i64 %output_difference_2_load

]]></Node>
<StgValue><ssdm name="mul_i3"/></StgValue>
</operation>

<operation id="5232" st_id="1093" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:15 %mul_i3_1 = dmul i64 %activations2_load_3, i64 %output_difference_2_1_load

]]></Node>
<StgValue><ssdm name="mul_i3_1"/></StgValue>
</operation>

<operation id="5233" st_id="1093" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:20 %mul_i3_2 = dmul i64 %activations2_load_3, i64 %output_difference_2_2_load

]]></Node>
<StgValue><ssdm name="mul_i3_2"/></StgValue>
</operation>
</state>

<state id="1094" st_id="1094">

<operation id="5234" st_id="1094" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:12 %mul_i3 = dmul i64 %activations2_load_3, i64 %output_difference_2_load

]]></Node>
<StgValue><ssdm name="mul_i3"/></StgValue>
</operation>

<operation id="5235" st_id="1094" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:15 %mul_i3_1 = dmul i64 %activations2_load_3, i64 %output_difference_2_1_load

]]></Node>
<StgValue><ssdm name="mul_i3_1"/></StgValue>
</operation>

<operation id="5236" st_id="1094" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:20 %mul_i3_2 = dmul i64 %activations2_load_3, i64 %output_difference_2_2_load

]]></Node>
<StgValue><ssdm name="mul_i3_2"/></StgValue>
</operation>
</state>

<state id="1095" st_id="1095">

<operation id="5237" st_id="1095" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:12 %mul_i3 = dmul i64 %activations2_load_3, i64 %output_difference_2_load

]]></Node>
<StgValue><ssdm name="mul_i3"/></StgValue>
</operation>

<operation id="5238" st_id="1095" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:15 %mul_i3_1 = dmul i64 %activations2_load_3, i64 %output_difference_2_1_load

]]></Node>
<StgValue><ssdm name="mul_i3_1"/></StgValue>
</operation>

<operation id="5239" st_id="1095" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:20 %mul_i3_2 = dmul i64 %activations2_load_3, i64 %output_difference_2_2_load

]]></Node>
<StgValue><ssdm name="mul_i3_2"/></StgValue>
</operation>
</state>

<state id="1096" st_id="1096">

<operation id="5240" st_id="1096" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:12 %mul_i3 = dmul i64 %activations2_load_3, i64 %output_difference_2_load

]]></Node>
<StgValue><ssdm name="mul_i3"/></StgValue>
</operation>

<operation id="5241" st_id="1096" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:15 %mul_i3_1 = dmul i64 %activations2_load_3, i64 %output_difference_2_1_load

]]></Node>
<StgValue><ssdm name="mul_i3_1"/></StgValue>
</operation>

<operation id="5242" st_id="1096" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:20 %mul_i3_2 = dmul i64 %activations2_load_3, i64 %output_difference_2_2_load

]]></Node>
<StgValue><ssdm name="mul_i3_2"/></StgValue>
</operation>
</state>

<state id="1097" st_id="1097">

<operation id="5243" st_id="1097" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="8" op_0_bw="7">
<![CDATA[
.split34:4 %i_22_cast = zext i7 %i_22

]]></Node>
<StgValue><ssdm name="i_22_cast"/></StgValue>
</operation>

<operation id="5244" st_id="1097" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="6" op_0_bw="7">
<![CDATA[
.split34:7 %empty_86 = trunc i7 %i_22

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="5245" st_id="1097" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.split34:8 %p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_86, i2 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="5246" st_id="1097" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split34:9 %empty_87 = sub i8 %p_shl1, i8 %i_22_cast

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="5247" st_id="1097" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="64" op_0_bw="8">
<![CDATA[
.split34:10 %p_cast41 = zext i8 %empty_87

]]></Node>
<StgValue><ssdm name="p_cast41"/></StgValue>
</operation>

<operation id="5248" st_id="1097" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:13 %delta_weights3_addr = getelementptr i64 %delta_weights3, i64 0, i64 %p_cast41

]]></Node>
<StgValue><ssdm name="delta_weights3_addr"/></StgValue>
</operation>

<operation id="5249" st_id="1097" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.split34:14 %store_ln91 = store i64 %mul_i3, i8 %delta_weights3_addr

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="5250" st_id="1097" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split34:16 %add_ln91 = add i8 %empty_87, i8 1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="5251" st_id="1097" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="64" op_0_bw="8">
<![CDATA[
.split34:17 %zext_ln91 = zext i8 %add_ln91

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="5252" st_id="1097" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:18 %delta_weights3_addr_1 = getelementptr i64 %delta_weights3, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="delta_weights3_addr_1"/></StgValue>
</operation>

<operation id="5253" st_id="1097" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.split34:19 %store_ln91 = store i64 %mul_i3_1, i8 %delta_weights3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="5254" st_id="1097" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split34:20 %mul_i3_2 = dmul i64 %activations2_load_3, i64 %output_difference_2_2_load

]]></Node>
<StgValue><ssdm name="mul_i3_2"/></StgValue>
</operation>
</state>

<state id="1098" st_id="1098">

<operation id="5255" st_id="1098" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split34:5 %specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln88"/></StgValue>
</operation>

<operation id="5256" st_id="1098" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split34:21 %add_ln91_1 = add i8 %empty_87, i8 2

]]></Node>
<StgValue><ssdm name="add_ln91_1"/></StgValue>
</operation>

<operation id="5257" st_id="1098" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="64" op_0_bw="8">
<![CDATA[
.split34:22 %zext_ln91_1 = zext i8 %add_ln91_1

]]></Node>
<StgValue><ssdm name="zext_ln91_1"/></StgValue>
</operation>

<operation id="5258" st_id="1098" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:23 %delta_weights3_addr_2 = getelementptr i64 %delta_weights3, i64 0, i64 %zext_ln91_1

]]></Node>
<StgValue><ssdm name="delta_weights3_addr_2"/></StgValue>
</operation>

<operation id="5259" st_id="1098" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.split34:24 %store_ln91 = store i64 %mul_i3_2, i8 %delta_weights3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="5260" st_id="1098" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="0" op_0_bw="0">
<![CDATA[
.split34:25 %br_ln0 = br void %take_difference.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="1099" st_id="1099">

<operation id="5261" st_id="1099" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="0" op_0_bw="0">
<![CDATA[
get_delta_matrix_weights3.exit.preheader:0 %br_ln0 = br void %get_delta_matrix_weights3.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="1100" st_id="1100">

<operation id="5262" st_id="1100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
get_delta_matrix_weights3.exit:0 %i_23 = phi i7 %add_ln101, void %.split38, i7 0, void %get_delta_matrix_weights3.exit.preheader

]]></Node>
<StgValue><ssdm name="i_23"/></StgValue>
</operation>

<operation id="5263" st_id="1100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
get_delta_matrix_weights3.exit:1 %add_ln101 = add i7 %i_23, i7 1

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="5264" st_id="1100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
get_delta_matrix_weights3.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="5265" st_id="1100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
get_delta_matrix_weights3.exit:3 %icmp_ln101 = icmp_eq  i7 %i_23, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="5266" st_id="1100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
get_delta_matrix_weights3.exit:4 %empty_88 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="5267" st_id="1100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
get_delta_matrix_weights3.exit:5 %br_ln101 = br i1 %icmp_ln101, void %.split38, void %get_oracle_activations2.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="5268" st_id="1100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="8" op_0_bw="7">
<![CDATA[
.split38:4 %i_23_cast = zext i7 %i_23

]]></Node>
<StgValue><ssdm name="i_23_cast"/></StgValue>
</operation>

<operation id="5269" st_id="1100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="6" op_0_bw="7">
<![CDATA[
.split38:7 %empty_89 = trunc i7 %i_23

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="5270" st_id="1100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.split38:8 %p_shl2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_89, i2 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="5271" st_id="1100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split38:9 %empty_90 = sub i8 %p_shl2, i8 %i_23_cast

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="5272" st_id="1100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="64" op_0_bw="8">
<![CDATA[
.split38:10 %zext_ln104 = zext i8 %empty_90

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="5273" st_id="1100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split38:11 %weights3_addr_64 = getelementptr i64 %weights3, i64 0, i64 %zext_ln104

]]></Node>
<StgValue><ssdm name="weights3_addr_64"/></StgValue>
</operation>

<operation id="5274" st_id="1100" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="8">
<![CDATA[
.split38:12 %weights3_load_64 = load i8 %weights3_addr_64

]]></Node>
<StgValue><ssdm name="weights3_load_64"/></StgValue>
</operation>
</state>

<state id="1101" st_id="1101">

<operation id="5275" st_id="1101" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="8">
<![CDATA[
.split38:12 %weights3_load_64 = load i8 %weights3_addr_64

]]></Node>
<StgValue><ssdm name="weights3_load_64"/></StgValue>
</operation>

<operation id="5276" st_id="1101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split38:16 %add_ln104 = add i8 %empty_90, i8 1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="5277" st_id="1101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="64" op_0_bw="8">
<![CDATA[
.split38:17 %zext_ln104_1 = zext i8 %add_ln104

]]></Node>
<StgValue><ssdm name="zext_ln104_1"/></StgValue>
</operation>

<operation id="5278" st_id="1101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split38:18 %weights3_addr_65 = getelementptr i64 %weights3, i64 0, i64 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="weights3_addr_65"/></StgValue>
</operation>

<operation id="5279" st_id="1101" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="64" op_0_bw="8">
<![CDATA[
.split38:19 %weights3_load_65 = load i8 %weights3_addr_65

]]></Node>
<StgValue><ssdm name="weights3_load_65"/></StgValue>
</operation>
</state>

<state id="1102" st_id="1102">

<operation id="5280" st_id="1102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="64" op_0_bw="64">
<![CDATA[
.split38:0 %output_difference_2_load_1 = load i64 %output_difference_2

]]></Node>
<StgValue><ssdm name="output_difference_2_load_1"/></StgValue>
</operation>

<operation id="5281" st_id="1102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="64" op_0_bw="64">
<![CDATA[
.split38:13 %bitcast_ln104 = bitcast i64 %weights3_load_64

]]></Node>
<StgValue><ssdm name="bitcast_ln104"/></StgValue>
</operation>

<operation id="5282" st_id="1102" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:14 %mul6_i3 = dmul i64 %output_difference_2_load_1, i64 %bitcast_ln104

]]></Node>
<StgValue><ssdm name="mul6_i3"/></StgValue>
</operation>

<operation id="5283" st_id="1102" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="64" op_0_bw="8">
<![CDATA[
.split38:19 %weights3_load_65 = load i8 %weights3_addr_65

]]></Node>
<StgValue><ssdm name="weights3_load_65"/></StgValue>
</operation>

<operation id="5284" st_id="1102" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split38:23 %add_ln104_1 = add i8 %empty_90, i8 2

]]></Node>
<StgValue><ssdm name="add_ln104_1"/></StgValue>
</operation>

<operation id="5285" st_id="1102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="64" op_0_bw="8">
<![CDATA[
.split38:24 %zext_ln104_2 = zext i8 %add_ln104_1

]]></Node>
<StgValue><ssdm name="zext_ln104_2"/></StgValue>
</operation>

<operation id="5286" st_id="1102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split38:25 %weights3_addr_66 = getelementptr i64 %weights3, i64 0, i64 %zext_ln104_2

]]></Node>
<StgValue><ssdm name="weights3_addr_66"/></StgValue>
</operation>

<operation id="5287" st_id="1102" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="64" op_0_bw="8">
<![CDATA[
.split38:26 %weights3_load_66 = load i8 %weights3_addr_66

]]></Node>
<StgValue><ssdm name="weights3_load_66"/></StgValue>
</operation>
</state>

<state id="1103" st_id="1103">

<operation id="5288" st_id="1103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="64" op_0_bw="64">
<![CDATA[
.split38:1 %output_difference_2_1_load_1 = load i64 %output_difference_2_1

]]></Node>
<StgValue><ssdm name="output_difference_2_1_load_1"/></StgValue>
</operation>

<operation id="5289" st_id="1103" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:14 %mul6_i3 = dmul i64 %output_difference_2_load_1, i64 %bitcast_ln104

]]></Node>
<StgValue><ssdm name="mul6_i3"/></StgValue>
</operation>

<operation id="5290" st_id="1103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="64" op_0_bw="64">
<![CDATA[
.split38:20 %bitcast_ln104_1 = bitcast i64 %weights3_load_65

]]></Node>
<StgValue><ssdm name="bitcast_ln104_1"/></StgValue>
</operation>

<operation id="5291" st_id="1103" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:21 %mul6_i3_1 = dmul i64 %output_difference_2_1_load_1, i64 %bitcast_ln104_1

]]></Node>
<StgValue><ssdm name="mul6_i3_1"/></StgValue>
</operation>

<operation id="5292" st_id="1103" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="64" op_0_bw="8">
<![CDATA[
.split38:26 %weights3_load_66 = load i8 %weights3_addr_66

]]></Node>
<StgValue><ssdm name="weights3_load_66"/></StgValue>
</operation>
</state>

<state id="1104" st_id="1104">

<operation id="5293" st_id="1104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="64" op_0_bw="64">
<![CDATA[
.split38:2 %output_difference_2_2_load_1 = load i64 %output_difference_2_2

]]></Node>
<StgValue><ssdm name="output_difference_2_2_load_1"/></StgValue>
</operation>

<operation id="5294" st_id="1104" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:14 %mul6_i3 = dmul i64 %output_difference_2_load_1, i64 %bitcast_ln104

]]></Node>
<StgValue><ssdm name="mul6_i3"/></StgValue>
</operation>

<operation id="5295" st_id="1104" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:21 %mul6_i3_1 = dmul i64 %output_difference_2_1_load_1, i64 %bitcast_ln104_1

]]></Node>
<StgValue><ssdm name="mul6_i3_1"/></StgValue>
</operation>

<operation id="5296" st_id="1104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="64" op_0_bw="64">
<![CDATA[
.split38:27 %bitcast_ln104_2 = bitcast i64 %weights3_load_66

]]></Node>
<StgValue><ssdm name="bitcast_ln104_2"/></StgValue>
</operation>

<operation id="5297" st_id="1104" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:28 %mul6_i3_2 = dmul i64 %output_difference_2_2_load_1, i64 %bitcast_ln104_2

]]></Node>
<StgValue><ssdm name="mul6_i3_2"/></StgValue>
</operation>
</state>

<state id="1105" st_id="1105">

<operation id="5298" st_id="1105" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:14 %mul6_i3 = dmul i64 %output_difference_2_load_1, i64 %bitcast_ln104

]]></Node>
<StgValue><ssdm name="mul6_i3"/></StgValue>
</operation>

<operation id="5299" st_id="1105" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:21 %mul6_i3_1 = dmul i64 %output_difference_2_1_load_1, i64 %bitcast_ln104_1

]]></Node>
<StgValue><ssdm name="mul6_i3_1"/></StgValue>
</operation>

<operation id="5300" st_id="1105" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:28 %mul6_i3_2 = dmul i64 %output_difference_2_2_load_1, i64 %bitcast_ln104_2

]]></Node>
<StgValue><ssdm name="mul6_i3_2"/></StgValue>
</operation>
</state>

<state id="1106" st_id="1106">

<operation id="5301" st_id="1106" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:14 %mul6_i3 = dmul i64 %output_difference_2_load_1, i64 %bitcast_ln104

]]></Node>
<StgValue><ssdm name="mul6_i3"/></StgValue>
</operation>

<operation id="5302" st_id="1106" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:21 %mul6_i3_1 = dmul i64 %output_difference_2_1_load_1, i64 %bitcast_ln104_1

]]></Node>
<StgValue><ssdm name="mul6_i3_1"/></StgValue>
</operation>

<operation id="5303" st_id="1106" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:28 %mul6_i3_2 = dmul i64 %output_difference_2_2_load_1, i64 %bitcast_ln104_2

]]></Node>
<StgValue><ssdm name="mul6_i3_2"/></StgValue>
</operation>
</state>

<state id="1107" st_id="1107">

<operation id="5304" st_id="1107" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:14 %mul6_i3 = dmul i64 %output_difference_2_load_1, i64 %bitcast_ln104

]]></Node>
<StgValue><ssdm name="mul6_i3"/></StgValue>
</operation>

<operation id="5305" st_id="1107" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:21 %mul6_i3_1 = dmul i64 %output_difference_2_1_load_1, i64 %bitcast_ln104_1

]]></Node>
<StgValue><ssdm name="mul6_i3_1"/></StgValue>
</operation>

<operation id="5306" st_id="1107" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:28 %mul6_i3_2 = dmul i64 %output_difference_2_2_load_1, i64 %bitcast_ln104_2

]]></Node>
<StgValue><ssdm name="mul6_i3_2"/></StgValue>
</operation>
</state>

<state id="1108" st_id="1108">

<operation id="5307" st_id="1108" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:15 %add9_i3 = dadd i64 %mul6_i3, i64 0

]]></Node>
<StgValue><ssdm name="add9_i3"/></StgValue>
</operation>

<operation id="5308" st_id="1108" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:21 %mul6_i3_1 = dmul i64 %output_difference_2_1_load_1, i64 %bitcast_ln104_1

]]></Node>
<StgValue><ssdm name="mul6_i3_1"/></StgValue>
</operation>

<operation id="5309" st_id="1108" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:28 %mul6_i3_2 = dmul i64 %output_difference_2_2_load_1, i64 %bitcast_ln104_2

]]></Node>
<StgValue><ssdm name="mul6_i3_2"/></StgValue>
</operation>
</state>

<state id="1109" st_id="1109">

<operation id="5310" st_id="1109" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:15 %add9_i3 = dadd i64 %mul6_i3, i64 0

]]></Node>
<StgValue><ssdm name="add9_i3"/></StgValue>
</operation>

<operation id="5311" st_id="1109" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:28 %mul6_i3_2 = dmul i64 %output_difference_2_2_load_1, i64 %bitcast_ln104_2

]]></Node>
<StgValue><ssdm name="mul6_i3_2"/></StgValue>
</operation>
</state>

<state id="1110" st_id="1110">

<operation id="5312" st_id="1110" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:15 %add9_i3 = dadd i64 %mul6_i3, i64 0

]]></Node>
<StgValue><ssdm name="add9_i3"/></StgValue>
</operation>
</state>

<state id="1111" st_id="1111">

<operation id="5313" st_id="1111" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:15 %add9_i3 = dadd i64 %mul6_i3, i64 0

]]></Node>
<StgValue><ssdm name="add9_i3"/></StgValue>
</operation>
</state>

<state id="1112" st_id="1112">

<operation id="5314" st_id="1112" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:15 %add9_i3 = dadd i64 %mul6_i3, i64 0

]]></Node>
<StgValue><ssdm name="add9_i3"/></StgValue>
</operation>
</state>

<state id="1113" st_id="1113">

<operation id="5315" st_id="1113" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:22 %add9_i3_1 = dadd i64 %add9_i3, i64 %mul6_i3_1

]]></Node>
<StgValue><ssdm name="add9_i3_1"/></StgValue>
</operation>
</state>

<state id="1114" st_id="1114">

<operation id="5316" st_id="1114" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:22 %add9_i3_1 = dadd i64 %add9_i3, i64 %mul6_i3_1

]]></Node>
<StgValue><ssdm name="add9_i3_1"/></StgValue>
</operation>
</state>

<state id="1115" st_id="1115">

<operation id="5317" st_id="1115" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:22 %add9_i3_1 = dadd i64 %add9_i3, i64 %mul6_i3_1

]]></Node>
<StgValue><ssdm name="add9_i3_1"/></StgValue>
</operation>
</state>

<state id="1116" st_id="1116">

<operation id="5318" st_id="1116" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:22 %add9_i3_1 = dadd i64 %add9_i3, i64 %mul6_i3_1

]]></Node>
<StgValue><ssdm name="add9_i3_1"/></StgValue>
</operation>
</state>

<state id="1117" st_id="1117">

<operation id="5319" st_id="1117" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:22 %add9_i3_1 = dadd i64 %add9_i3, i64 %mul6_i3_1

]]></Node>
<StgValue><ssdm name="add9_i3_1"/></StgValue>
</operation>
</state>

<state id="1118" st_id="1118">

<operation id="5320" st_id="1118" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:29 %add9_i3_2 = dadd i64 %add9_i3_1, i64 %mul6_i3_2

]]></Node>
<StgValue><ssdm name="add9_i3_2"/></StgValue>
</operation>
</state>

<state id="1119" st_id="1119">

<operation id="5321" st_id="1119" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:29 %add9_i3_2 = dadd i64 %add9_i3_1, i64 %mul6_i3_2

]]></Node>
<StgValue><ssdm name="add9_i3_2"/></StgValue>
</operation>
</state>

<state id="1120" st_id="1120">

<operation id="5322" st_id="1120" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:29 %add9_i3_2 = dadd i64 %add9_i3_1, i64 %mul6_i3_2

]]></Node>
<StgValue><ssdm name="add9_i3_2"/></StgValue>
</operation>
</state>

<state id="1121" st_id="1121">

<operation id="5323" st_id="1121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="64" op_0_bw="7">
<![CDATA[
.split38:3 %i_23_cast40 = zext i7 %i_23

]]></Node>
<StgValue><ssdm name="i_23_cast40"/></StgValue>
</operation>

<operation id="5324" st_id="1121" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:29 %add9_i3_2 = dadd i64 %add9_i3_1, i64 %mul6_i3_2

]]></Node>
<StgValue><ssdm name="add9_i3_2"/></StgValue>
</operation>

<operation id="5325" st_id="1121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split38:30 %dactivations2_addr_1 = getelementptr i64 %dactivations2, i64 0, i64 %i_23_cast40

]]></Node>
<StgValue><ssdm name="dactivations2_addr_1"/></StgValue>
</operation>

<operation id="5326" st_id="1121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="64" op_0_bw="6">
<![CDATA[
.split38:31 %dactivations2_load = load i6 %dactivations2_addr_1

]]></Node>
<StgValue><ssdm name="dactivations2_load"/></StgValue>
</operation>
</state>

<state id="1122" st_id="1122">

<operation id="5327" st_id="1122" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:29 %add9_i3_2 = dadd i64 %add9_i3_1, i64 %mul6_i3_2

]]></Node>
<StgValue><ssdm name="add9_i3_2"/></StgValue>
</operation>

<operation id="5328" st_id="1122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="64" op_0_bw="6">
<![CDATA[
.split38:31 %dactivations2_load = load i6 %dactivations2_addr_1

]]></Node>
<StgValue><ssdm name="dactivations2_load"/></StgValue>
</operation>
</state>

<state id="1123" st_id="1123">

<operation id="5329" st_id="1123" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:32 %mul14_i = dmul i64 %add9_i3_2, i64 %dactivations2_load

]]></Node>
<StgValue><ssdm name="mul14_i"/></StgValue>
</operation>
</state>

<state id="1124" st_id="1124">

<operation id="5330" st_id="1124" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:32 %mul14_i = dmul i64 %add9_i3_2, i64 %dactivations2_load

]]></Node>
<StgValue><ssdm name="mul14_i"/></StgValue>
</operation>
</state>

<state id="1125" st_id="1125">

<operation id="5331" st_id="1125" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:32 %mul14_i = dmul i64 %add9_i3_2, i64 %dactivations2_load

]]></Node>
<StgValue><ssdm name="mul14_i"/></StgValue>
</operation>
</state>

<state id="1126" st_id="1126">

<operation id="5332" st_id="1126" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:32 %mul14_i = dmul i64 %add9_i3_2, i64 %dactivations2_load

]]></Node>
<StgValue><ssdm name="mul14_i"/></StgValue>
</operation>
</state>

<state id="1127" st_id="1127">

<operation id="5333" st_id="1127" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:32 %mul14_i = dmul i64 %add9_i3_2, i64 %dactivations2_load

]]></Node>
<StgValue><ssdm name="mul14_i"/></StgValue>
</operation>
</state>

<state id="1128" st_id="1128">

<operation id="5334" st_id="1128" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split38:32 %mul14_i = dmul i64 %add9_i3_2, i64 %dactivations2_load

]]></Node>
<StgValue><ssdm name="mul14_i"/></StgValue>
</operation>
</state>

<state id="1129" st_id="1129">

<operation id="5335" st_id="1129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split38:5 %specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln100"/></StgValue>
</operation>

<operation id="5336" st_id="1129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split38:6 %oracle_activations2_addr = getelementptr i64 %oracle_activations2, i64 0, i64 %i_23_cast40

]]></Node>
<StgValue><ssdm name="oracle_activations2_addr"/></StgValue>
</operation>

<operation id="5337" st_id="1129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
.split38:33 %store_ln106 = store i64 %mul14_i, i6 %oracle_activations2_addr

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="5338" st_id="1129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="0" op_0_bw="0">
<![CDATA[
.split38:34 %br_ln0 = br void %get_delta_matrix_weights3.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="1130" st_id="1130">

<operation id="5339" st_id="1130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:0 %oracle_activations2_load = load i6 %oracle_activations2_addr_1

]]></Node>
<StgValue><ssdm name="oracle_activations2_load"/></StgValue>
</operation>

<operation id="5340" st_id="1130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:1 %oracle_activations2_load_1 = load i6 %oracle_activations2_addr_2

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_1"/></StgValue>
</operation>
</state>

<state id="1131" st_id="1131">

<operation id="5341" st_id="1131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:0 %oracle_activations2_load = load i6 %oracle_activations2_addr_1

]]></Node>
<StgValue><ssdm name="oracle_activations2_load"/></StgValue>
</operation>

<operation id="5342" st_id="1131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:1 %oracle_activations2_load_1 = load i6 %oracle_activations2_addr_2

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_1"/></StgValue>
</operation>

<operation id="5343" st_id="1131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:2 %oracle_activations2_load_2 = load i6 %oracle_activations2_addr_3

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_2"/></StgValue>
</operation>

<operation id="5344" st_id="1131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:3 %oracle_activations2_load_3 = load i6 %oracle_activations2_addr_4

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_3"/></StgValue>
</operation>
</state>

<state id="1132" st_id="1132">

<operation id="5345" st_id="1132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:2 %oracle_activations2_load_2 = load i6 %oracle_activations2_addr_3

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_2"/></StgValue>
</operation>

<operation id="5346" st_id="1132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:3 %oracle_activations2_load_3 = load i6 %oracle_activations2_addr_4

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_3"/></StgValue>
</operation>

<operation id="5347" st_id="1132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:4 %oracle_activations2_load_4 = load i6 %oracle_activations2_addr_5

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_4"/></StgValue>
</operation>

<operation id="5348" st_id="1132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:5 %oracle_activations2_load_5 = load i6 %oracle_activations2_addr_6

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_5"/></StgValue>
</operation>
</state>

<state id="1133" st_id="1133">

<operation id="5349" st_id="1133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:4 %oracle_activations2_load_4 = load i6 %oracle_activations2_addr_5

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_4"/></StgValue>
</operation>

<operation id="5350" st_id="1133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:5 %oracle_activations2_load_5 = load i6 %oracle_activations2_addr_6

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_5"/></StgValue>
</operation>

<operation id="5351" st_id="1133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:6 %oracle_activations2_load_6 = load i6 %oracle_activations2_addr_7

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_6"/></StgValue>
</operation>

<operation id="5352" st_id="1133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:7 %oracle_activations2_load_7 = load i6 %oracle_activations2_addr_8

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_7"/></StgValue>
</operation>
</state>

<state id="1134" st_id="1134">

<operation id="5353" st_id="1134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:6 %oracle_activations2_load_6 = load i6 %oracle_activations2_addr_7

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_6"/></StgValue>
</operation>

<operation id="5354" st_id="1134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:7 %oracle_activations2_load_7 = load i6 %oracle_activations2_addr_8

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_7"/></StgValue>
</operation>

<operation id="5355" st_id="1134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:8 %oracle_activations2_load_8 = load i6 %oracle_activations2_addr_9

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_8"/></StgValue>
</operation>

<operation id="5356" st_id="1134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:9 %oracle_activations2_load_9 = load i6 %oracle_activations2_addr_10

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_9"/></StgValue>
</operation>
</state>

<state id="1135" st_id="1135">

<operation id="5357" st_id="1135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:8 %oracle_activations2_load_8 = load i6 %oracle_activations2_addr_9

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_8"/></StgValue>
</operation>

<operation id="5358" st_id="1135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:9 %oracle_activations2_load_9 = load i6 %oracle_activations2_addr_10

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_9"/></StgValue>
</operation>

<operation id="5359" st_id="1135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:10 %oracle_activations2_load_10 = load i6 %oracle_activations2_addr_11

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_10"/></StgValue>
</operation>

<operation id="5360" st_id="1135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:11 %oracle_activations2_load_11 = load i6 %oracle_activations2_addr_12

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_11"/></StgValue>
</operation>
</state>

<state id="1136" st_id="1136">

<operation id="5361" st_id="1136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:10 %oracle_activations2_load_10 = load i6 %oracle_activations2_addr_11

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_10"/></StgValue>
</operation>

<operation id="5362" st_id="1136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:11 %oracle_activations2_load_11 = load i6 %oracle_activations2_addr_12

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_11"/></StgValue>
</operation>

<operation id="5363" st_id="1136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:12 %oracle_activations2_load_12 = load i6 %oracle_activations2_addr_13

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_12"/></StgValue>
</operation>

<operation id="5364" st_id="1136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:13 %oracle_activations2_load_13 = load i6 %oracle_activations2_addr_14

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_13"/></StgValue>
</operation>
</state>

<state id="1137" st_id="1137">

<operation id="5365" st_id="1137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:12 %oracle_activations2_load_12 = load i6 %oracle_activations2_addr_13

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_12"/></StgValue>
</operation>

<operation id="5366" st_id="1137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:13 %oracle_activations2_load_13 = load i6 %oracle_activations2_addr_14

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_13"/></StgValue>
</operation>

<operation id="5367" st_id="1137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:14 %oracle_activations2_load_14 = load i6 %oracle_activations2_addr_15

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_14"/></StgValue>
</operation>

<operation id="5368" st_id="1137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:15 %oracle_activations2_load_15 = load i6 %oracle_activations2_addr_16

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_15"/></StgValue>
</operation>
</state>

<state id="1138" st_id="1138">

<operation id="5369" st_id="1138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:14 %oracle_activations2_load_14 = load i6 %oracle_activations2_addr_15

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_14"/></StgValue>
</operation>

<operation id="5370" st_id="1138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:15 %oracle_activations2_load_15 = load i6 %oracle_activations2_addr_16

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_15"/></StgValue>
</operation>

<operation id="5371" st_id="1138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:16 %oracle_activations2_load_16 = load i6 %oracle_activations2_addr_17

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_16"/></StgValue>
</operation>

<operation id="5372" st_id="1138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:17 %oracle_activations2_load_17 = load i6 %oracle_activations2_addr_18

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_17"/></StgValue>
</operation>
</state>

<state id="1139" st_id="1139">

<operation id="5373" st_id="1139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:16 %oracle_activations2_load_16 = load i6 %oracle_activations2_addr_17

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_16"/></StgValue>
</operation>

<operation id="5374" st_id="1139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:17 %oracle_activations2_load_17 = load i6 %oracle_activations2_addr_18

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_17"/></StgValue>
</operation>

<operation id="5375" st_id="1139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:18 %oracle_activations2_load_18 = load i6 %oracle_activations2_addr_19

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_18"/></StgValue>
</operation>

<operation id="5376" st_id="1139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:19 %oracle_activations2_load_19 = load i6 %oracle_activations2_addr_20

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_19"/></StgValue>
</operation>
</state>

<state id="1140" st_id="1140">

<operation id="5377" st_id="1140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:18 %oracle_activations2_load_18 = load i6 %oracle_activations2_addr_19

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_18"/></StgValue>
</operation>

<operation id="5378" st_id="1140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:19 %oracle_activations2_load_19 = load i6 %oracle_activations2_addr_20

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_19"/></StgValue>
</operation>

<operation id="5379" st_id="1140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:20 %oracle_activations2_load_20 = load i6 %oracle_activations2_addr_21

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_20"/></StgValue>
</operation>

<operation id="5380" st_id="1140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:21 %oracle_activations2_load_21 = load i6 %oracle_activations2_addr_22

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_21"/></StgValue>
</operation>
</state>

<state id="1141" st_id="1141">

<operation id="5381" st_id="1141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:20 %oracle_activations2_load_20 = load i6 %oracle_activations2_addr_21

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_20"/></StgValue>
</operation>

<operation id="5382" st_id="1141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:21 %oracle_activations2_load_21 = load i6 %oracle_activations2_addr_22

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_21"/></StgValue>
</operation>

<operation id="5383" st_id="1141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:22 %oracle_activations2_load_22 = load i6 %oracle_activations2_addr_23

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_22"/></StgValue>
</operation>

<operation id="5384" st_id="1141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:23 %oracle_activations2_load_23 = load i6 %oracle_activations2_addr_24

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_23"/></StgValue>
</operation>
</state>

<state id="1142" st_id="1142">

<operation id="5385" st_id="1142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:22 %oracle_activations2_load_22 = load i6 %oracle_activations2_addr_23

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_22"/></StgValue>
</operation>

<operation id="5386" st_id="1142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:23 %oracle_activations2_load_23 = load i6 %oracle_activations2_addr_24

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_23"/></StgValue>
</operation>

<operation id="5387" st_id="1142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:24 %oracle_activations2_load_24 = load i6 %oracle_activations2_addr_25

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_24"/></StgValue>
</operation>

<operation id="5388" st_id="1142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:25 %oracle_activations2_load_25 = load i6 %oracle_activations2_addr_26

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_25"/></StgValue>
</operation>
</state>

<state id="1143" st_id="1143">

<operation id="5389" st_id="1143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:24 %oracle_activations2_load_24 = load i6 %oracle_activations2_addr_25

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_24"/></StgValue>
</operation>

<operation id="5390" st_id="1143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:25 %oracle_activations2_load_25 = load i6 %oracle_activations2_addr_26

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_25"/></StgValue>
</operation>

<operation id="5391" st_id="1143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:26 %oracle_activations2_load_26 = load i6 %oracle_activations2_addr_27

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_26"/></StgValue>
</operation>

<operation id="5392" st_id="1143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:27 %oracle_activations2_load_27 = load i6 %oracle_activations2_addr_28

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_27"/></StgValue>
</operation>
</state>

<state id="1144" st_id="1144">

<operation id="5393" st_id="1144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:26 %oracle_activations2_load_26 = load i6 %oracle_activations2_addr_27

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_26"/></StgValue>
</operation>

<operation id="5394" st_id="1144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:27 %oracle_activations2_load_27 = load i6 %oracle_activations2_addr_28

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_27"/></StgValue>
</operation>

<operation id="5395" st_id="1144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:28 %oracle_activations2_load_28 = load i6 %oracle_activations2_addr_29

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_28"/></StgValue>
</operation>

<operation id="5396" st_id="1144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:29 %oracle_activations2_load_29 = load i6 %oracle_activations2_addr_30

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_29"/></StgValue>
</operation>
</state>

<state id="1145" st_id="1145">

<operation id="5397" st_id="1145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:28 %oracle_activations2_load_28 = load i6 %oracle_activations2_addr_29

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_28"/></StgValue>
</operation>

<operation id="5398" st_id="1145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:29 %oracle_activations2_load_29 = load i6 %oracle_activations2_addr_30

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_29"/></StgValue>
</operation>

<operation id="5399" st_id="1145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:30 %oracle_activations2_load_30 = load i6 %oracle_activations2_addr_31

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_30"/></StgValue>
</operation>

<operation id="5400" st_id="1145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:31 %oracle_activations2_load_31 = load i6 %oracle_activations2_addr_32

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_31"/></StgValue>
</operation>
</state>

<state id="1146" st_id="1146">

<operation id="5401" st_id="1146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:30 %oracle_activations2_load_30 = load i6 %oracle_activations2_addr_31

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_30"/></StgValue>
</operation>

<operation id="5402" st_id="1146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:31 %oracle_activations2_load_31 = load i6 %oracle_activations2_addr_32

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_31"/></StgValue>
</operation>

<operation id="5403" st_id="1146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:32 %oracle_activations2_load_32 = load i6 %oracle_activations2_addr_33

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_32"/></StgValue>
</operation>

<operation id="5404" st_id="1146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:33 %oracle_activations2_load_33 = load i6 %oracle_activations2_addr_34

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_33"/></StgValue>
</operation>
</state>

<state id="1147" st_id="1147">

<operation id="5405" st_id="1147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:32 %oracle_activations2_load_32 = load i6 %oracle_activations2_addr_33

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_32"/></StgValue>
</operation>

<operation id="5406" st_id="1147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:33 %oracle_activations2_load_33 = load i6 %oracle_activations2_addr_34

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_33"/></StgValue>
</operation>

<operation id="5407" st_id="1147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:34 %oracle_activations2_load_34 = load i6 %oracle_activations2_addr_35

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_34"/></StgValue>
</operation>

<operation id="5408" st_id="1147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:35 %oracle_activations2_load_35 = load i6 %oracle_activations2_addr_36

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_35"/></StgValue>
</operation>
</state>

<state id="1148" st_id="1148">

<operation id="5409" st_id="1148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:34 %oracle_activations2_load_34 = load i6 %oracle_activations2_addr_35

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_34"/></StgValue>
</operation>

<operation id="5410" st_id="1148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:35 %oracle_activations2_load_35 = load i6 %oracle_activations2_addr_36

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_35"/></StgValue>
</operation>

<operation id="5411" st_id="1148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:36 %oracle_activations2_load_36 = load i6 %oracle_activations2_addr_37

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_36"/></StgValue>
</operation>

<operation id="5412" st_id="1148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:37 %oracle_activations2_load_37 = load i6 %oracle_activations2_addr_38

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_37"/></StgValue>
</operation>
</state>

<state id="1149" st_id="1149">

<operation id="5413" st_id="1149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:36 %oracle_activations2_load_36 = load i6 %oracle_activations2_addr_37

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_36"/></StgValue>
</operation>

<operation id="5414" st_id="1149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:37 %oracle_activations2_load_37 = load i6 %oracle_activations2_addr_38

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_37"/></StgValue>
</operation>

<operation id="5415" st_id="1149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:38 %oracle_activations2_load_38 = load i6 %oracle_activations2_addr_39

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_38"/></StgValue>
</operation>

<operation id="5416" st_id="1149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:39 %oracle_activations2_load_39 = load i6 %oracle_activations2_addr_40

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_39"/></StgValue>
</operation>
</state>

<state id="1150" st_id="1150">

<operation id="5417" st_id="1150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:38 %oracle_activations2_load_38 = load i6 %oracle_activations2_addr_39

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_38"/></StgValue>
</operation>

<operation id="5418" st_id="1150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:39 %oracle_activations2_load_39 = load i6 %oracle_activations2_addr_40

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_39"/></StgValue>
</operation>

<operation id="5419" st_id="1150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:40 %oracle_activations2_load_40 = load i6 %oracle_activations2_addr_41

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_40"/></StgValue>
</operation>

<operation id="5420" st_id="1150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:41 %oracle_activations2_load_41 = load i6 %oracle_activations2_addr_42

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_41"/></StgValue>
</operation>
</state>

<state id="1151" st_id="1151">

<operation id="5421" st_id="1151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:40 %oracle_activations2_load_40 = load i6 %oracle_activations2_addr_41

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_40"/></StgValue>
</operation>

<operation id="5422" st_id="1151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:41 %oracle_activations2_load_41 = load i6 %oracle_activations2_addr_42

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_41"/></StgValue>
</operation>

<operation id="5423" st_id="1151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:42 %oracle_activations2_load_42 = load i6 %oracle_activations2_addr_43

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_42"/></StgValue>
</operation>

<operation id="5424" st_id="1151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:43 %oracle_activations2_load_43 = load i6 %oracle_activations2_addr_44

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_43"/></StgValue>
</operation>
</state>

<state id="1152" st_id="1152">

<operation id="5425" st_id="1152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:42 %oracle_activations2_load_42 = load i6 %oracle_activations2_addr_43

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_42"/></StgValue>
</operation>

<operation id="5426" st_id="1152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:43 %oracle_activations2_load_43 = load i6 %oracle_activations2_addr_44

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_43"/></StgValue>
</operation>

<operation id="5427" st_id="1152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:44 %oracle_activations2_load_44 = load i6 %oracle_activations2_addr_45

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_44"/></StgValue>
</operation>

<operation id="5428" st_id="1152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:45 %oracle_activations2_load_45 = load i6 %oracle_activations2_addr_46

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_45"/></StgValue>
</operation>
</state>

<state id="1153" st_id="1153">

<operation id="5429" st_id="1153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:44 %oracle_activations2_load_44 = load i6 %oracle_activations2_addr_45

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_44"/></StgValue>
</operation>

<operation id="5430" st_id="1153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:45 %oracle_activations2_load_45 = load i6 %oracle_activations2_addr_46

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_45"/></StgValue>
</operation>

<operation id="5431" st_id="1153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:46 %oracle_activations2_load_46 = load i6 %oracle_activations2_addr_47

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_46"/></StgValue>
</operation>

<operation id="5432" st_id="1153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:47 %oracle_activations2_load_47 = load i6 %oracle_activations2_addr_48

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_47"/></StgValue>
</operation>
</state>

<state id="1154" st_id="1154">

<operation id="5433" st_id="1154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:46 %oracle_activations2_load_46 = load i6 %oracle_activations2_addr_47

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_46"/></StgValue>
</operation>

<operation id="5434" st_id="1154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:47 %oracle_activations2_load_47 = load i6 %oracle_activations2_addr_48

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_47"/></StgValue>
</operation>

<operation id="5435" st_id="1154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:48 %oracle_activations2_load_48 = load i6 %oracle_activations2_addr_49

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_48"/></StgValue>
</operation>

<operation id="5436" st_id="1154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:49 %oracle_activations2_load_49 = load i6 %oracle_activations2_addr_50

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_49"/></StgValue>
</operation>
</state>

<state id="1155" st_id="1155">

<operation id="5437" st_id="1155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:48 %oracle_activations2_load_48 = load i6 %oracle_activations2_addr_49

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_48"/></StgValue>
</operation>

<operation id="5438" st_id="1155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:49 %oracle_activations2_load_49 = load i6 %oracle_activations2_addr_50

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_49"/></StgValue>
</operation>

<operation id="5439" st_id="1155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:50 %oracle_activations2_load_50 = load i6 %oracle_activations2_addr_51

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_50"/></StgValue>
</operation>

<operation id="5440" st_id="1155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:51 %oracle_activations2_load_51 = load i6 %oracle_activations2_addr_52

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_51"/></StgValue>
</operation>
</state>

<state id="1156" st_id="1156">

<operation id="5441" st_id="1156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:50 %oracle_activations2_load_50 = load i6 %oracle_activations2_addr_51

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_50"/></StgValue>
</operation>

<operation id="5442" st_id="1156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:51 %oracle_activations2_load_51 = load i6 %oracle_activations2_addr_52

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_51"/></StgValue>
</operation>

<operation id="5443" st_id="1156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:52 %oracle_activations2_load_52 = load i6 %oracle_activations2_addr_53

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_52"/></StgValue>
</operation>

<operation id="5444" st_id="1156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:53 %oracle_activations2_load_53 = load i6 %oracle_activations2_addr_54

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_53"/></StgValue>
</operation>
</state>

<state id="1157" st_id="1157">

<operation id="5445" st_id="1157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:52 %oracle_activations2_load_52 = load i6 %oracle_activations2_addr_53

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_52"/></StgValue>
</operation>

<operation id="5446" st_id="1157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:53 %oracle_activations2_load_53 = load i6 %oracle_activations2_addr_54

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_53"/></StgValue>
</operation>

<operation id="5447" st_id="1157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:54 %oracle_activations2_load_54 = load i6 %oracle_activations2_addr_55

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_54"/></StgValue>
</operation>

<operation id="5448" st_id="1157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:55 %oracle_activations2_load_55 = load i6 %oracle_activations2_addr_56

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_55"/></StgValue>
</operation>
</state>

<state id="1158" st_id="1158">

<operation id="5449" st_id="1158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:54 %oracle_activations2_load_54 = load i6 %oracle_activations2_addr_55

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_54"/></StgValue>
</operation>

<operation id="5450" st_id="1158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:55 %oracle_activations2_load_55 = load i6 %oracle_activations2_addr_56

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_55"/></StgValue>
</operation>

<operation id="5451" st_id="1158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:56 %oracle_activations2_load_56 = load i6 %oracle_activations2_addr_57

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_56"/></StgValue>
</operation>

<operation id="5452" st_id="1158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:57 %oracle_activations2_load_57 = load i6 %oracle_activations2_addr_58

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_57"/></StgValue>
</operation>
</state>

<state id="1159" st_id="1159">

<operation id="5453" st_id="1159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:56 %oracle_activations2_load_56 = load i6 %oracle_activations2_addr_57

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_56"/></StgValue>
</operation>

<operation id="5454" st_id="1159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:57 %oracle_activations2_load_57 = load i6 %oracle_activations2_addr_58

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_57"/></StgValue>
</operation>

<operation id="5455" st_id="1159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:58 %oracle_activations2_load_58 = load i6 %oracle_activations2_addr_59

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_58"/></StgValue>
</operation>

<operation id="5456" st_id="1159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:59 %oracle_activations2_load_59 = load i6 %oracle_activations2_addr_60

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_59"/></StgValue>
</operation>
</state>

<state id="1160" st_id="1160">

<operation id="5457" st_id="1160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:58 %oracle_activations2_load_58 = load i6 %oracle_activations2_addr_59

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_58"/></StgValue>
</operation>

<operation id="5458" st_id="1160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:59 %oracle_activations2_load_59 = load i6 %oracle_activations2_addr_60

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_59"/></StgValue>
</operation>

<operation id="5459" st_id="1160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:60 %oracle_activations2_load_60 = load i6 %oracle_activations2_addr_61

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_60"/></StgValue>
</operation>

<operation id="5460" st_id="1160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:61 %oracle_activations2_load_61 = load i6 %oracle_activations2_addr_62

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_61"/></StgValue>
</operation>
</state>

<state id="1161" st_id="1161">

<operation id="5461" st_id="1161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:60 %oracle_activations2_load_60 = load i6 %oracle_activations2_addr_61

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_60"/></StgValue>
</operation>

<operation id="5462" st_id="1161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:61 %oracle_activations2_load_61 = load i6 %oracle_activations2_addr_62

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_61"/></StgValue>
</operation>

<operation id="5463" st_id="1161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:62 %oracle_activations2_load_62 = load i6 %oracle_activations2_addr_63

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_62"/></StgValue>
</operation>

<operation id="5464" st_id="1161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:63 %oracle_activations2_load_63 = load i6 %oracle_activations2_addr_64

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_63"/></StgValue>
</operation>
</state>

<state id="1162" st_id="1162">

<operation id="5465" st_id="1162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:62 %oracle_activations2_load_62 = load i6 %oracle_activations2_addr_63

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_62"/></StgValue>
</operation>

<operation id="5466" st_id="1162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations2.exit.preheader:63 %oracle_activations2_load_63 = load i6 %oracle_activations2_addr_64

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_63"/></StgValue>
</operation>

<operation id="5467" st_id="1162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="0" op_0_bw="0">
<![CDATA[
get_oracle_activations2.exit.preheader:64 %br_ln0 = br void %get_oracle_activations2.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="1163" st_id="1163">

<operation id="5468" st_id="1163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
get_oracle_activations2.exit:0 %i_24 = phi i7 %add_ln114, void %.split42, i7 0, void %get_oracle_activations2.exit.preheader

]]></Node>
<StgValue><ssdm name="i_24"/></StgValue>
</operation>

<operation id="5469" st_id="1163" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
get_oracle_activations2.exit:1 %add_ln114 = add i7 %i_24, i7 1

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="5470" st_id="1163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
get_oracle_activations2.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="5471" st_id="1163" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
get_oracle_activations2.exit:3 %icmp_ln114 = icmp_eq  i7 %i_24, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="5472" st_id="1163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
get_oracle_activations2.exit:4 %empty_91 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="5473" st_id="1163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
get_oracle_activations2.exit:5 %br_ln114 = br i1 %icmp_ln114, void %.split42, void %get_delta_matrix_weights2.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="5474" st_id="1163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="64" op_0_bw="7">
<![CDATA[
.split42:0 %i_24_cast43 = zext i7 %i_24

]]></Node>
<StgValue><ssdm name="i_24_cast43"/></StgValue>
</operation>

<operation id="5475" st_id="1163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:2 %activations1_addr_68 = getelementptr i64 %activations1, i64 0, i64 %i_24_cast43

]]></Node>
<StgValue><ssdm name="activations1_addr_68"/></StgValue>
</operation>

<operation id="5476" st_id="1163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="6" op_0_bw="7">
<![CDATA[
.split42:3 %empty_92 = trunc i7 %i_24

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="5477" st_id="1163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="64" op_0_bw="6">
<![CDATA[
.split42:6 %activations1_load_66 = load i6 %activations1_addr_68

]]></Node>
<StgValue><ssdm name="activations1_load_66"/></StgValue>
</operation>
</state>

<state id="1164" st_id="1164">

<operation id="5478" st_id="1164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="64" op_0_bw="6">
<![CDATA[
.split42:6 %activations1_load_66 = load i6 %activations1_addr_68

]]></Node>
<StgValue><ssdm name="activations1_load_66"/></StgValue>
</operation>
</state>

<state id="1165" st_id="1165">

<operation id="5479" st_id="1165" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:7 %mul_i4 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load

]]></Node>
<StgValue><ssdm name="mul_i4"/></StgValue>
</operation>

<operation id="5480" st_id="1165" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:10 %mul_i4_1 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_1

]]></Node>
<StgValue><ssdm name="mul_i4_1"/></StgValue>
</operation>
</state>

<state id="1166" st_id="1166">

<operation id="5481" st_id="1166" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:7 %mul_i4 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load

]]></Node>
<StgValue><ssdm name="mul_i4"/></StgValue>
</operation>

<operation id="5482" st_id="1166" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:10 %mul_i4_1 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_1

]]></Node>
<StgValue><ssdm name="mul_i4_1"/></StgValue>
</operation>

<operation id="5483" st_id="1166" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:15 %mul_i4_2 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_2

]]></Node>
<StgValue><ssdm name="mul_i4_2"/></StgValue>
</operation>

<operation id="5484" st_id="1166" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:20 %mul_i4_3 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_3

]]></Node>
<StgValue><ssdm name="mul_i4_3"/></StgValue>
</operation>
</state>

<state id="1167" st_id="1167">

<operation id="5485" st_id="1167" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:7 %mul_i4 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load

]]></Node>
<StgValue><ssdm name="mul_i4"/></StgValue>
</operation>

<operation id="5486" st_id="1167" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:10 %mul_i4_1 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_1

]]></Node>
<StgValue><ssdm name="mul_i4_1"/></StgValue>
</operation>

<operation id="5487" st_id="1167" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:15 %mul_i4_2 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_2

]]></Node>
<StgValue><ssdm name="mul_i4_2"/></StgValue>
</operation>

<operation id="5488" st_id="1167" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:20 %mul_i4_3 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_3

]]></Node>
<StgValue><ssdm name="mul_i4_3"/></StgValue>
</operation>

<operation id="5489" st_id="1167" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:25 %mul_i4_4 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_4

]]></Node>
<StgValue><ssdm name="mul_i4_4"/></StgValue>
</operation>

<operation id="5490" st_id="1167" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:30 %mul_i4_5 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_5

]]></Node>
<StgValue><ssdm name="mul_i4_5"/></StgValue>
</operation>
</state>

<state id="1168" st_id="1168">

<operation id="5491" st_id="1168" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:7 %mul_i4 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load

]]></Node>
<StgValue><ssdm name="mul_i4"/></StgValue>
</operation>

<operation id="5492" st_id="1168" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:10 %mul_i4_1 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_1

]]></Node>
<StgValue><ssdm name="mul_i4_1"/></StgValue>
</operation>

<operation id="5493" st_id="1168" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:15 %mul_i4_2 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_2

]]></Node>
<StgValue><ssdm name="mul_i4_2"/></StgValue>
</operation>

<operation id="5494" st_id="1168" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:20 %mul_i4_3 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_3

]]></Node>
<StgValue><ssdm name="mul_i4_3"/></StgValue>
</operation>

<operation id="5495" st_id="1168" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:25 %mul_i4_4 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_4

]]></Node>
<StgValue><ssdm name="mul_i4_4"/></StgValue>
</operation>

<operation id="5496" st_id="1168" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:30 %mul_i4_5 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_5

]]></Node>
<StgValue><ssdm name="mul_i4_5"/></StgValue>
</operation>

<operation id="5497" st_id="1168" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:35 %mul_i4_6 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_6

]]></Node>
<StgValue><ssdm name="mul_i4_6"/></StgValue>
</operation>

<operation id="5498" st_id="1168" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:40 %mul_i4_7 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_7

]]></Node>
<StgValue><ssdm name="mul_i4_7"/></StgValue>
</operation>
</state>

<state id="1169" st_id="1169">

<operation id="5499" st_id="1169" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:7 %mul_i4 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load

]]></Node>
<StgValue><ssdm name="mul_i4"/></StgValue>
</operation>

<operation id="5500" st_id="1169" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:10 %mul_i4_1 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_1

]]></Node>
<StgValue><ssdm name="mul_i4_1"/></StgValue>
</operation>

<operation id="5501" st_id="1169" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:15 %mul_i4_2 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_2

]]></Node>
<StgValue><ssdm name="mul_i4_2"/></StgValue>
</operation>

<operation id="5502" st_id="1169" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:20 %mul_i4_3 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_3

]]></Node>
<StgValue><ssdm name="mul_i4_3"/></StgValue>
</operation>

<operation id="5503" st_id="1169" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:25 %mul_i4_4 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_4

]]></Node>
<StgValue><ssdm name="mul_i4_4"/></StgValue>
</operation>

<operation id="5504" st_id="1169" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:30 %mul_i4_5 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_5

]]></Node>
<StgValue><ssdm name="mul_i4_5"/></StgValue>
</operation>

<operation id="5505" st_id="1169" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:35 %mul_i4_6 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_6

]]></Node>
<StgValue><ssdm name="mul_i4_6"/></StgValue>
</operation>

<operation id="5506" st_id="1169" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:40 %mul_i4_7 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_7

]]></Node>
<StgValue><ssdm name="mul_i4_7"/></StgValue>
</operation>

<operation id="5507" st_id="1169" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:45 %mul_i4_8 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_8

]]></Node>
<StgValue><ssdm name="mul_i4_8"/></StgValue>
</operation>

<operation id="5508" st_id="1169" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:50 %mul_i4_9 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_9

]]></Node>
<StgValue><ssdm name="mul_i4_9"/></StgValue>
</operation>
</state>

<state id="1170" st_id="1170">

<operation id="5509" st_id="1170" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:7 %mul_i4 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load

]]></Node>
<StgValue><ssdm name="mul_i4"/></StgValue>
</operation>

<operation id="5510" st_id="1170" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:10 %mul_i4_1 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_1

]]></Node>
<StgValue><ssdm name="mul_i4_1"/></StgValue>
</operation>

<operation id="5511" st_id="1170" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:15 %mul_i4_2 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_2

]]></Node>
<StgValue><ssdm name="mul_i4_2"/></StgValue>
</operation>

<operation id="5512" st_id="1170" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:20 %mul_i4_3 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_3

]]></Node>
<StgValue><ssdm name="mul_i4_3"/></StgValue>
</operation>

<operation id="5513" st_id="1170" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:25 %mul_i4_4 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_4

]]></Node>
<StgValue><ssdm name="mul_i4_4"/></StgValue>
</operation>

<operation id="5514" st_id="1170" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:30 %mul_i4_5 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_5

]]></Node>
<StgValue><ssdm name="mul_i4_5"/></StgValue>
</operation>

<operation id="5515" st_id="1170" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:35 %mul_i4_6 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_6

]]></Node>
<StgValue><ssdm name="mul_i4_6"/></StgValue>
</operation>

<operation id="5516" st_id="1170" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:40 %mul_i4_7 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_7

]]></Node>
<StgValue><ssdm name="mul_i4_7"/></StgValue>
</operation>

<operation id="5517" st_id="1170" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:45 %mul_i4_8 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_8

]]></Node>
<StgValue><ssdm name="mul_i4_8"/></StgValue>
</operation>

<operation id="5518" st_id="1170" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:50 %mul_i4_9 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_9

]]></Node>
<StgValue><ssdm name="mul_i4_9"/></StgValue>
</operation>

<operation id="5519" st_id="1170" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:55 %mul_i4_s = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_10

]]></Node>
<StgValue><ssdm name="mul_i4_s"/></StgValue>
</operation>

<operation id="5520" st_id="1170" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:60 %mul_i4_10 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_11

]]></Node>
<StgValue><ssdm name="mul_i4_10"/></StgValue>
</operation>
</state>

<state id="1171" st_id="1171">

<operation id="5521" st_id="1171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split42:4 %tmp_12 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_92, i6 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="5522" st_id="1171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="64" op_0_bw="12">
<![CDATA[
.split42:5 %p_cast45 = zext i12 %tmp_12

]]></Node>
<StgValue><ssdm name="p_cast45"/></StgValue>
</operation>

<operation id="5523" st_id="1171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:8 %delta_weights2_addr = getelementptr i64 %delta_weights2, i64 0, i64 %p_cast45

]]></Node>
<StgValue><ssdm name="delta_weights2_addr"/></StgValue>
</operation>

<operation id="5524" st_id="1171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:9 %store_ln116 = store i64 %mul_i4, i12 %delta_weights2_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5525" st_id="1171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:11 %or_ln116 = or i12 %tmp_12, i12 1

]]></Node>
<StgValue><ssdm name="or_ln116"/></StgValue>
</operation>

<operation id="5526" st_id="1171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="64" op_0_bw="12">
<![CDATA[
.split42:12 %zext_ln116 = zext i12 %or_ln116

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="5527" st_id="1171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:13 %delta_weights2_addr_1 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_1"/></StgValue>
</operation>

<operation id="5528" st_id="1171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:14 %store_ln116 = store i64 %mul_i4_1, i12 %delta_weights2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5529" st_id="1171" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:15 %mul_i4_2 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_2

]]></Node>
<StgValue><ssdm name="mul_i4_2"/></StgValue>
</operation>

<operation id="5530" st_id="1171" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:20 %mul_i4_3 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_3

]]></Node>
<StgValue><ssdm name="mul_i4_3"/></StgValue>
</operation>

<operation id="5531" st_id="1171" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:25 %mul_i4_4 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_4

]]></Node>
<StgValue><ssdm name="mul_i4_4"/></StgValue>
</operation>

<operation id="5532" st_id="1171" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:30 %mul_i4_5 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_5

]]></Node>
<StgValue><ssdm name="mul_i4_5"/></StgValue>
</operation>

<operation id="5533" st_id="1171" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:35 %mul_i4_6 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_6

]]></Node>
<StgValue><ssdm name="mul_i4_6"/></StgValue>
</operation>

<operation id="5534" st_id="1171" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:40 %mul_i4_7 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_7

]]></Node>
<StgValue><ssdm name="mul_i4_7"/></StgValue>
</operation>

<operation id="5535" st_id="1171" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:45 %mul_i4_8 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_8

]]></Node>
<StgValue><ssdm name="mul_i4_8"/></StgValue>
</operation>

<operation id="5536" st_id="1171" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:50 %mul_i4_9 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_9

]]></Node>
<StgValue><ssdm name="mul_i4_9"/></StgValue>
</operation>

<operation id="5537" st_id="1171" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:55 %mul_i4_s = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_10

]]></Node>
<StgValue><ssdm name="mul_i4_s"/></StgValue>
</operation>

<operation id="5538" st_id="1171" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:60 %mul_i4_10 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_11

]]></Node>
<StgValue><ssdm name="mul_i4_10"/></StgValue>
</operation>

<operation id="5539" st_id="1171" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:65 %mul_i4_11 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_12

]]></Node>
<StgValue><ssdm name="mul_i4_11"/></StgValue>
</operation>

<operation id="5540" st_id="1171" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:70 %mul_i4_12 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_13

]]></Node>
<StgValue><ssdm name="mul_i4_12"/></StgValue>
</operation>
</state>

<state id="1172" st_id="1172">

<operation id="5541" st_id="1172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:16 %or_ln116_1 = or i12 %tmp_12, i12 2

]]></Node>
<StgValue><ssdm name="or_ln116_1"/></StgValue>
</operation>

<operation id="5542" st_id="1172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="64" op_0_bw="12">
<![CDATA[
.split42:17 %zext_ln116_1 = zext i12 %or_ln116_1

]]></Node>
<StgValue><ssdm name="zext_ln116_1"/></StgValue>
</operation>

<operation id="5543" st_id="1172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:18 %delta_weights2_addr_2 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_1

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_2"/></StgValue>
</operation>

<operation id="5544" st_id="1172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:19 %store_ln116 = store i64 %mul_i4_2, i12 %delta_weights2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5545" st_id="1172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:21 %or_ln116_2 = or i12 %tmp_12, i12 3

]]></Node>
<StgValue><ssdm name="or_ln116_2"/></StgValue>
</operation>

<operation id="5546" st_id="1172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="64" op_0_bw="12">
<![CDATA[
.split42:22 %zext_ln116_2 = zext i12 %or_ln116_2

]]></Node>
<StgValue><ssdm name="zext_ln116_2"/></StgValue>
</operation>

<operation id="5547" st_id="1172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:23 %delta_weights2_addr_3 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_2

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_3"/></StgValue>
</operation>

<operation id="5548" st_id="1172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:24 %store_ln116 = store i64 %mul_i4_3, i12 %delta_weights2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5549" st_id="1172" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:25 %mul_i4_4 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_4

]]></Node>
<StgValue><ssdm name="mul_i4_4"/></StgValue>
</operation>

<operation id="5550" st_id="1172" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:30 %mul_i4_5 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_5

]]></Node>
<StgValue><ssdm name="mul_i4_5"/></StgValue>
</operation>

<operation id="5551" st_id="1172" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:35 %mul_i4_6 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_6

]]></Node>
<StgValue><ssdm name="mul_i4_6"/></StgValue>
</operation>

<operation id="5552" st_id="1172" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:40 %mul_i4_7 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_7

]]></Node>
<StgValue><ssdm name="mul_i4_7"/></StgValue>
</operation>

<operation id="5553" st_id="1172" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:45 %mul_i4_8 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_8

]]></Node>
<StgValue><ssdm name="mul_i4_8"/></StgValue>
</operation>

<operation id="5554" st_id="1172" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:50 %mul_i4_9 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_9

]]></Node>
<StgValue><ssdm name="mul_i4_9"/></StgValue>
</operation>

<operation id="5555" st_id="1172" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:55 %mul_i4_s = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_10

]]></Node>
<StgValue><ssdm name="mul_i4_s"/></StgValue>
</operation>

<operation id="5556" st_id="1172" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:60 %mul_i4_10 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_11

]]></Node>
<StgValue><ssdm name="mul_i4_10"/></StgValue>
</operation>

<operation id="5557" st_id="1172" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:65 %mul_i4_11 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_12

]]></Node>
<StgValue><ssdm name="mul_i4_11"/></StgValue>
</operation>

<operation id="5558" st_id="1172" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:70 %mul_i4_12 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_13

]]></Node>
<StgValue><ssdm name="mul_i4_12"/></StgValue>
</operation>

<operation id="5559" st_id="1172" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:75 %mul_i4_13 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_14

]]></Node>
<StgValue><ssdm name="mul_i4_13"/></StgValue>
</operation>

<operation id="5560" st_id="1172" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:80 %mul_i4_14 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_15

]]></Node>
<StgValue><ssdm name="mul_i4_14"/></StgValue>
</operation>
</state>

<state id="1173" st_id="1173">

<operation id="5561" st_id="1173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:26 %or_ln116_3 = or i12 %tmp_12, i12 4

]]></Node>
<StgValue><ssdm name="or_ln116_3"/></StgValue>
</operation>

<operation id="5562" st_id="1173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="64" op_0_bw="12">
<![CDATA[
.split42:27 %zext_ln116_3 = zext i12 %or_ln116_3

]]></Node>
<StgValue><ssdm name="zext_ln116_3"/></StgValue>
</operation>

<operation id="5563" st_id="1173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:28 %delta_weights2_addr_4 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_4"/></StgValue>
</operation>

<operation id="5564" st_id="1173" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:29 %store_ln116 = store i64 %mul_i4_4, i12 %delta_weights2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5565" st_id="1173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:31 %or_ln116_4 = or i12 %tmp_12, i12 5

]]></Node>
<StgValue><ssdm name="or_ln116_4"/></StgValue>
</operation>

<operation id="5566" st_id="1173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="64" op_0_bw="12">
<![CDATA[
.split42:32 %zext_ln116_4 = zext i12 %or_ln116_4

]]></Node>
<StgValue><ssdm name="zext_ln116_4"/></StgValue>
</operation>

<operation id="5567" st_id="1173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:33 %delta_weights2_addr_5 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_4

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_5"/></StgValue>
</operation>

<operation id="5568" st_id="1173" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:34 %store_ln116 = store i64 %mul_i4_5, i12 %delta_weights2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5569" st_id="1173" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:35 %mul_i4_6 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_6

]]></Node>
<StgValue><ssdm name="mul_i4_6"/></StgValue>
</operation>

<operation id="5570" st_id="1173" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:40 %mul_i4_7 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_7

]]></Node>
<StgValue><ssdm name="mul_i4_7"/></StgValue>
</operation>

<operation id="5571" st_id="1173" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:45 %mul_i4_8 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_8

]]></Node>
<StgValue><ssdm name="mul_i4_8"/></StgValue>
</operation>

<operation id="5572" st_id="1173" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:50 %mul_i4_9 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_9

]]></Node>
<StgValue><ssdm name="mul_i4_9"/></StgValue>
</operation>

<operation id="5573" st_id="1173" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:55 %mul_i4_s = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_10

]]></Node>
<StgValue><ssdm name="mul_i4_s"/></StgValue>
</operation>

<operation id="5574" st_id="1173" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:60 %mul_i4_10 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_11

]]></Node>
<StgValue><ssdm name="mul_i4_10"/></StgValue>
</operation>

<operation id="5575" st_id="1173" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:65 %mul_i4_11 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_12

]]></Node>
<StgValue><ssdm name="mul_i4_11"/></StgValue>
</operation>

<operation id="5576" st_id="1173" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:70 %mul_i4_12 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_13

]]></Node>
<StgValue><ssdm name="mul_i4_12"/></StgValue>
</operation>

<operation id="5577" st_id="1173" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:75 %mul_i4_13 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_14

]]></Node>
<StgValue><ssdm name="mul_i4_13"/></StgValue>
</operation>

<operation id="5578" st_id="1173" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:80 %mul_i4_14 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_15

]]></Node>
<StgValue><ssdm name="mul_i4_14"/></StgValue>
</operation>

<operation id="5579" st_id="1173" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:85 %mul_i4_15 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_16

]]></Node>
<StgValue><ssdm name="mul_i4_15"/></StgValue>
</operation>

<operation id="5580" st_id="1173" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:90 %mul_i4_16 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_17

]]></Node>
<StgValue><ssdm name="mul_i4_16"/></StgValue>
</operation>
</state>

<state id="1174" st_id="1174">

<operation id="5581" st_id="1174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:36 %or_ln116_5 = or i12 %tmp_12, i12 6

]]></Node>
<StgValue><ssdm name="or_ln116_5"/></StgValue>
</operation>

<operation id="5582" st_id="1174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="64" op_0_bw="12">
<![CDATA[
.split42:37 %zext_ln116_5 = zext i12 %or_ln116_5

]]></Node>
<StgValue><ssdm name="zext_ln116_5"/></StgValue>
</operation>

<operation id="5583" st_id="1174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:38 %delta_weights2_addr_6 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_5

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_6"/></StgValue>
</operation>

<operation id="5584" st_id="1174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:39 %store_ln116 = store i64 %mul_i4_6, i12 %delta_weights2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5585" st_id="1174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:41 %or_ln116_6 = or i12 %tmp_12, i12 7

]]></Node>
<StgValue><ssdm name="or_ln116_6"/></StgValue>
</operation>

<operation id="5586" st_id="1174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="64" op_0_bw="12">
<![CDATA[
.split42:42 %zext_ln116_6 = zext i12 %or_ln116_6

]]></Node>
<StgValue><ssdm name="zext_ln116_6"/></StgValue>
</operation>

<operation id="5587" st_id="1174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:43 %delta_weights2_addr_7 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_6

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_7"/></StgValue>
</operation>

<operation id="5588" st_id="1174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:44 %store_ln116 = store i64 %mul_i4_7, i12 %delta_weights2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5589" st_id="1174" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:45 %mul_i4_8 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_8

]]></Node>
<StgValue><ssdm name="mul_i4_8"/></StgValue>
</operation>

<operation id="5590" st_id="1174" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:50 %mul_i4_9 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_9

]]></Node>
<StgValue><ssdm name="mul_i4_9"/></StgValue>
</operation>

<operation id="5591" st_id="1174" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:55 %mul_i4_s = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_10

]]></Node>
<StgValue><ssdm name="mul_i4_s"/></StgValue>
</operation>

<operation id="5592" st_id="1174" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:60 %mul_i4_10 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_11

]]></Node>
<StgValue><ssdm name="mul_i4_10"/></StgValue>
</operation>

<operation id="5593" st_id="1174" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:65 %mul_i4_11 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_12

]]></Node>
<StgValue><ssdm name="mul_i4_11"/></StgValue>
</operation>

<operation id="5594" st_id="1174" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:70 %mul_i4_12 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_13

]]></Node>
<StgValue><ssdm name="mul_i4_12"/></StgValue>
</operation>

<operation id="5595" st_id="1174" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:75 %mul_i4_13 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_14

]]></Node>
<StgValue><ssdm name="mul_i4_13"/></StgValue>
</operation>

<operation id="5596" st_id="1174" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:80 %mul_i4_14 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_15

]]></Node>
<StgValue><ssdm name="mul_i4_14"/></StgValue>
</operation>

<operation id="5597" st_id="1174" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:85 %mul_i4_15 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_16

]]></Node>
<StgValue><ssdm name="mul_i4_15"/></StgValue>
</operation>

<operation id="5598" st_id="1174" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:90 %mul_i4_16 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_17

]]></Node>
<StgValue><ssdm name="mul_i4_16"/></StgValue>
</operation>

<operation id="5599" st_id="1174" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:95 %mul_i4_17 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_18

]]></Node>
<StgValue><ssdm name="mul_i4_17"/></StgValue>
</operation>

<operation id="5600" st_id="1174" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:100 %mul_i4_18 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_19

]]></Node>
<StgValue><ssdm name="mul_i4_18"/></StgValue>
</operation>
</state>

<state id="1175" st_id="1175">

<operation id="5601" st_id="1175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:46 %or_ln116_7 = or i12 %tmp_12, i12 8

]]></Node>
<StgValue><ssdm name="or_ln116_7"/></StgValue>
</operation>

<operation id="5602" st_id="1175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="64" op_0_bw="12">
<![CDATA[
.split42:47 %zext_ln116_7 = zext i12 %or_ln116_7

]]></Node>
<StgValue><ssdm name="zext_ln116_7"/></StgValue>
</operation>

<operation id="5603" st_id="1175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:48 %delta_weights2_addr_8 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_7

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_8"/></StgValue>
</operation>

<operation id="5604" st_id="1175" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:49 %store_ln116 = store i64 %mul_i4_8, i12 %delta_weights2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5605" st_id="1175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:51 %or_ln116_8 = or i12 %tmp_12, i12 9

]]></Node>
<StgValue><ssdm name="or_ln116_8"/></StgValue>
</operation>

<operation id="5606" st_id="1175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="64" op_0_bw="12">
<![CDATA[
.split42:52 %zext_ln116_8 = zext i12 %or_ln116_8

]]></Node>
<StgValue><ssdm name="zext_ln116_8"/></StgValue>
</operation>

<operation id="5607" st_id="1175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:53 %delta_weights2_addr_9 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_8

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_9"/></StgValue>
</operation>

<operation id="5608" st_id="1175" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:54 %store_ln116 = store i64 %mul_i4_9, i12 %delta_weights2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5609" st_id="1175" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:55 %mul_i4_s = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_10

]]></Node>
<StgValue><ssdm name="mul_i4_s"/></StgValue>
</operation>

<operation id="5610" st_id="1175" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:60 %mul_i4_10 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_11

]]></Node>
<StgValue><ssdm name="mul_i4_10"/></StgValue>
</operation>

<operation id="5611" st_id="1175" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:65 %mul_i4_11 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_12

]]></Node>
<StgValue><ssdm name="mul_i4_11"/></StgValue>
</operation>

<operation id="5612" st_id="1175" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:70 %mul_i4_12 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_13

]]></Node>
<StgValue><ssdm name="mul_i4_12"/></StgValue>
</operation>

<operation id="5613" st_id="1175" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:75 %mul_i4_13 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_14

]]></Node>
<StgValue><ssdm name="mul_i4_13"/></StgValue>
</operation>

<operation id="5614" st_id="1175" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:80 %mul_i4_14 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_15

]]></Node>
<StgValue><ssdm name="mul_i4_14"/></StgValue>
</operation>

<operation id="5615" st_id="1175" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:85 %mul_i4_15 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_16

]]></Node>
<StgValue><ssdm name="mul_i4_15"/></StgValue>
</operation>

<operation id="5616" st_id="1175" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:90 %mul_i4_16 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_17

]]></Node>
<StgValue><ssdm name="mul_i4_16"/></StgValue>
</operation>

<operation id="5617" st_id="1175" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:95 %mul_i4_17 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_18

]]></Node>
<StgValue><ssdm name="mul_i4_17"/></StgValue>
</operation>

<operation id="5618" st_id="1175" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:100 %mul_i4_18 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_19

]]></Node>
<StgValue><ssdm name="mul_i4_18"/></StgValue>
</operation>

<operation id="5619" st_id="1175" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:105 %mul_i4_19 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_20

]]></Node>
<StgValue><ssdm name="mul_i4_19"/></StgValue>
</operation>

<operation id="5620" st_id="1175" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:110 %mul_i4_20 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_21

]]></Node>
<StgValue><ssdm name="mul_i4_20"/></StgValue>
</operation>
</state>

<state id="1176" st_id="1176">

<operation id="5621" st_id="1176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:56 %or_ln116_9 = or i12 %tmp_12, i12 10

]]></Node>
<StgValue><ssdm name="or_ln116_9"/></StgValue>
</operation>

<operation id="5622" st_id="1176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="64" op_0_bw="12">
<![CDATA[
.split42:57 %zext_ln116_9 = zext i12 %or_ln116_9

]]></Node>
<StgValue><ssdm name="zext_ln116_9"/></StgValue>
</operation>

<operation id="5623" st_id="1176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:58 %delta_weights2_addr_10 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_9

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_10"/></StgValue>
</operation>

<operation id="5624" st_id="1176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:59 %store_ln116 = store i64 %mul_i4_s, i12 %delta_weights2_addr_10

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5625" st_id="1176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:61 %or_ln116_10 = or i12 %tmp_12, i12 11

]]></Node>
<StgValue><ssdm name="or_ln116_10"/></StgValue>
</operation>

<operation id="5626" st_id="1176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="64" op_0_bw="12">
<![CDATA[
.split42:62 %zext_ln116_10 = zext i12 %or_ln116_10

]]></Node>
<StgValue><ssdm name="zext_ln116_10"/></StgValue>
</operation>

<operation id="5627" st_id="1176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:63 %delta_weights2_addr_11 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_10

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_11"/></StgValue>
</operation>

<operation id="5628" st_id="1176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:64 %store_ln116 = store i64 %mul_i4_10, i12 %delta_weights2_addr_11

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5629" st_id="1176" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:65 %mul_i4_11 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_12

]]></Node>
<StgValue><ssdm name="mul_i4_11"/></StgValue>
</operation>

<operation id="5630" st_id="1176" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:70 %mul_i4_12 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_13

]]></Node>
<StgValue><ssdm name="mul_i4_12"/></StgValue>
</operation>

<operation id="5631" st_id="1176" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:75 %mul_i4_13 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_14

]]></Node>
<StgValue><ssdm name="mul_i4_13"/></StgValue>
</operation>

<operation id="5632" st_id="1176" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:80 %mul_i4_14 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_15

]]></Node>
<StgValue><ssdm name="mul_i4_14"/></StgValue>
</operation>

<operation id="5633" st_id="1176" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:85 %mul_i4_15 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_16

]]></Node>
<StgValue><ssdm name="mul_i4_15"/></StgValue>
</operation>

<operation id="5634" st_id="1176" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:90 %mul_i4_16 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_17

]]></Node>
<StgValue><ssdm name="mul_i4_16"/></StgValue>
</operation>

<operation id="5635" st_id="1176" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:95 %mul_i4_17 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_18

]]></Node>
<StgValue><ssdm name="mul_i4_17"/></StgValue>
</operation>

<operation id="5636" st_id="1176" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:100 %mul_i4_18 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_19

]]></Node>
<StgValue><ssdm name="mul_i4_18"/></StgValue>
</operation>

<operation id="5637" st_id="1176" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:105 %mul_i4_19 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_20

]]></Node>
<StgValue><ssdm name="mul_i4_19"/></StgValue>
</operation>

<operation id="5638" st_id="1176" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:110 %mul_i4_20 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_21

]]></Node>
<StgValue><ssdm name="mul_i4_20"/></StgValue>
</operation>

<operation id="5639" st_id="1176" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:115 %mul_i4_21 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_22

]]></Node>
<StgValue><ssdm name="mul_i4_21"/></StgValue>
</operation>

<operation id="5640" st_id="1176" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:120 %mul_i4_22 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_23

]]></Node>
<StgValue><ssdm name="mul_i4_22"/></StgValue>
</operation>
</state>

<state id="1177" st_id="1177">

<operation id="5641" st_id="1177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:66 %or_ln116_11 = or i12 %tmp_12, i12 12

]]></Node>
<StgValue><ssdm name="or_ln116_11"/></StgValue>
</operation>

<operation id="5642" st_id="1177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="64" op_0_bw="12">
<![CDATA[
.split42:67 %zext_ln116_11 = zext i12 %or_ln116_11

]]></Node>
<StgValue><ssdm name="zext_ln116_11"/></StgValue>
</operation>

<operation id="5643" st_id="1177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:68 %delta_weights2_addr_12 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_11

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_12"/></StgValue>
</operation>

<operation id="5644" st_id="1177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:69 %store_ln116 = store i64 %mul_i4_11, i12 %delta_weights2_addr_12

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5645" st_id="1177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:71 %or_ln116_12 = or i12 %tmp_12, i12 13

]]></Node>
<StgValue><ssdm name="or_ln116_12"/></StgValue>
</operation>

<operation id="5646" st_id="1177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="64" op_0_bw="12">
<![CDATA[
.split42:72 %zext_ln116_12 = zext i12 %or_ln116_12

]]></Node>
<StgValue><ssdm name="zext_ln116_12"/></StgValue>
</operation>

<operation id="5647" st_id="1177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:73 %delta_weights2_addr_13 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_12

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_13"/></StgValue>
</operation>

<operation id="5648" st_id="1177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:74 %store_ln116 = store i64 %mul_i4_12, i12 %delta_weights2_addr_13

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5649" st_id="1177" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:75 %mul_i4_13 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_14

]]></Node>
<StgValue><ssdm name="mul_i4_13"/></StgValue>
</operation>

<operation id="5650" st_id="1177" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:80 %mul_i4_14 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_15

]]></Node>
<StgValue><ssdm name="mul_i4_14"/></StgValue>
</operation>

<operation id="5651" st_id="1177" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:85 %mul_i4_15 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_16

]]></Node>
<StgValue><ssdm name="mul_i4_15"/></StgValue>
</operation>

<operation id="5652" st_id="1177" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:90 %mul_i4_16 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_17

]]></Node>
<StgValue><ssdm name="mul_i4_16"/></StgValue>
</operation>

<operation id="5653" st_id="1177" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:95 %mul_i4_17 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_18

]]></Node>
<StgValue><ssdm name="mul_i4_17"/></StgValue>
</operation>

<operation id="5654" st_id="1177" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:100 %mul_i4_18 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_19

]]></Node>
<StgValue><ssdm name="mul_i4_18"/></StgValue>
</operation>

<operation id="5655" st_id="1177" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:105 %mul_i4_19 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_20

]]></Node>
<StgValue><ssdm name="mul_i4_19"/></StgValue>
</operation>

<operation id="5656" st_id="1177" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:110 %mul_i4_20 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_21

]]></Node>
<StgValue><ssdm name="mul_i4_20"/></StgValue>
</operation>

<operation id="5657" st_id="1177" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:115 %mul_i4_21 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_22

]]></Node>
<StgValue><ssdm name="mul_i4_21"/></StgValue>
</operation>

<operation id="5658" st_id="1177" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:120 %mul_i4_22 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_23

]]></Node>
<StgValue><ssdm name="mul_i4_22"/></StgValue>
</operation>

<operation id="5659" st_id="1177" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:125 %mul_i4_23 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_24

]]></Node>
<StgValue><ssdm name="mul_i4_23"/></StgValue>
</operation>

<operation id="5660" st_id="1177" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:130 %mul_i4_24 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_25

]]></Node>
<StgValue><ssdm name="mul_i4_24"/></StgValue>
</operation>
</state>

<state id="1178" st_id="1178">

<operation id="5661" st_id="1178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:76 %or_ln116_13 = or i12 %tmp_12, i12 14

]]></Node>
<StgValue><ssdm name="or_ln116_13"/></StgValue>
</operation>

<operation id="5662" st_id="1178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="64" op_0_bw="12">
<![CDATA[
.split42:77 %zext_ln116_13 = zext i12 %or_ln116_13

]]></Node>
<StgValue><ssdm name="zext_ln116_13"/></StgValue>
</operation>

<operation id="5663" st_id="1178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:78 %delta_weights2_addr_14 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_13

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_14"/></StgValue>
</operation>

<operation id="5664" st_id="1178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:79 %store_ln116 = store i64 %mul_i4_13, i12 %delta_weights2_addr_14

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5665" st_id="1178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:81 %or_ln116_14 = or i12 %tmp_12, i12 15

]]></Node>
<StgValue><ssdm name="or_ln116_14"/></StgValue>
</operation>

<operation id="5666" st_id="1178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="64" op_0_bw="12">
<![CDATA[
.split42:82 %zext_ln116_14 = zext i12 %or_ln116_14

]]></Node>
<StgValue><ssdm name="zext_ln116_14"/></StgValue>
</operation>

<operation id="5667" st_id="1178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:83 %delta_weights2_addr_15 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_14

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_15"/></StgValue>
</operation>

<operation id="5668" st_id="1178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:84 %store_ln116 = store i64 %mul_i4_14, i12 %delta_weights2_addr_15

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5669" st_id="1178" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:85 %mul_i4_15 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_16

]]></Node>
<StgValue><ssdm name="mul_i4_15"/></StgValue>
</operation>

<operation id="5670" st_id="1178" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:90 %mul_i4_16 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_17

]]></Node>
<StgValue><ssdm name="mul_i4_16"/></StgValue>
</operation>

<operation id="5671" st_id="1178" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:95 %mul_i4_17 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_18

]]></Node>
<StgValue><ssdm name="mul_i4_17"/></StgValue>
</operation>

<operation id="5672" st_id="1178" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:100 %mul_i4_18 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_19

]]></Node>
<StgValue><ssdm name="mul_i4_18"/></StgValue>
</operation>

<operation id="5673" st_id="1178" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:105 %mul_i4_19 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_20

]]></Node>
<StgValue><ssdm name="mul_i4_19"/></StgValue>
</operation>

<operation id="5674" st_id="1178" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:110 %mul_i4_20 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_21

]]></Node>
<StgValue><ssdm name="mul_i4_20"/></StgValue>
</operation>

<operation id="5675" st_id="1178" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:115 %mul_i4_21 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_22

]]></Node>
<StgValue><ssdm name="mul_i4_21"/></StgValue>
</operation>

<operation id="5676" st_id="1178" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:120 %mul_i4_22 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_23

]]></Node>
<StgValue><ssdm name="mul_i4_22"/></StgValue>
</operation>

<operation id="5677" st_id="1178" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:125 %mul_i4_23 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_24

]]></Node>
<StgValue><ssdm name="mul_i4_23"/></StgValue>
</operation>

<operation id="5678" st_id="1178" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:130 %mul_i4_24 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_25

]]></Node>
<StgValue><ssdm name="mul_i4_24"/></StgValue>
</operation>

<operation id="5679" st_id="1178" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:135 %mul_i4_25 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_26

]]></Node>
<StgValue><ssdm name="mul_i4_25"/></StgValue>
</operation>

<operation id="5680" st_id="1178" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:140 %mul_i4_26 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_27

]]></Node>
<StgValue><ssdm name="mul_i4_26"/></StgValue>
</operation>
</state>

<state id="1179" st_id="1179">

<operation id="5681" st_id="1179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:86 %or_ln116_15 = or i12 %tmp_12, i12 16

]]></Node>
<StgValue><ssdm name="or_ln116_15"/></StgValue>
</operation>

<operation id="5682" st_id="1179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="64" op_0_bw="12">
<![CDATA[
.split42:87 %zext_ln116_15 = zext i12 %or_ln116_15

]]></Node>
<StgValue><ssdm name="zext_ln116_15"/></StgValue>
</operation>

<operation id="5683" st_id="1179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:88 %delta_weights2_addr_16 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_15

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_16"/></StgValue>
</operation>

<operation id="5684" st_id="1179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:89 %store_ln116 = store i64 %mul_i4_15, i12 %delta_weights2_addr_16

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5685" st_id="1179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:91 %or_ln116_16 = or i12 %tmp_12, i12 17

]]></Node>
<StgValue><ssdm name="or_ln116_16"/></StgValue>
</operation>

<operation id="5686" st_id="1179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="64" op_0_bw="12">
<![CDATA[
.split42:92 %zext_ln116_16 = zext i12 %or_ln116_16

]]></Node>
<StgValue><ssdm name="zext_ln116_16"/></StgValue>
</operation>

<operation id="5687" st_id="1179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:93 %delta_weights2_addr_17 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_16

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_17"/></StgValue>
</operation>

<operation id="5688" st_id="1179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:94 %store_ln116 = store i64 %mul_i4_16, i12 %delta_weights2_addr_17

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5689" st_id="1179" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:95 %mul_i4_17 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_18

]]></Node>
<StgValue><ssdm name="mul_i4_17"/></StgValue>
</operation>

<operation id="5690" st_id="1179" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:100 %mul_i4_18 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_19

]]></Node>
<StgValue><ssdm name="mul_i4_18"/></StgValue>
</operation>

<operation id="5691" st_id="1179" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:105 %mul_i4_19 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_20

]]></Node>
<StgValue><ssdm name="mul_i4_19"/></StgValue>
</operation>

<operation id="5692" st_id="1179" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:110 %mul_i4_20 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_21

]]></Node>
<StgValue><ssdm name="mul_i4_20"/></StgValue>
</operation>

<operation id="5693" st_id="1179" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:115 %mul_i4_21 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_22

]]></Node>
<StgValue><ssdm name="mul_i4_21"/></StgValue>
</operation>

<operation id="5694" st_id="1179" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:120 %mul_i4_22 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_23

]]></Node>
<StgValue><ssdm name="mul_i4_22"/></StgValue>
</operation>

<operation id="5695" st_id="1179" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:125 %mul_i4_23 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_24

]]></Node>
<StgValue><ssdm name="mul_i4_23"/></StgValue>
</operation>

<operation id="5696" st_id="1179" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:130 %mul_i4_24 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_25

]]></Node>
<StgValue><ssdm name="mul_i4_24"/></StgValue>
</operation>

<operation id="5697" st_id="1179" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:135 %mul_i4_25 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_26

]]></Node>
<StgValue><ssdm name="mul_i4_25"/></StgValue>
</operation>

<operation id="5698" st_id="1179" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:140 %mul_i4_26 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_27

]]></Node>
<StgValue><ssdm name="mul_i4_26"/></StgValue>
</operation>

<operation id="5699" st_id="1179" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:145 %mul_i4_27 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_28

]]></Node>
<StgValue><ssdm name="mul_i4_27"/></StgValue>
</operation>

<operation id="5700" st_id="1179" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:150 %mul_i4_28 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_29

]]></Node>
<StgValue><ssdm name="mul_i4_28"/></StgValue>
</operation>
</state>

<state id="1180" st_id="1180">

<operation id="5701" st_id="1180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:96 %or_ln116_17 = or i12 %tmp_12, i12 18

]]></Node>
<StgValue><ssdm name="or_ln116_17"/></StgValue>
</operation>

<operation id="5702" st_id="1180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="64" op_0_bw="12">
<![CDATA[
.split42:97 %zext_ln116_17 = zext i12 %or_ln116_17

]]></Node>
<StgValue><ssdm name="zext_ln116_17"/></StgValue>
</operation>

<operation id="5703" st_id="1180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:98 %delta_weights2_addr_18 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_17

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_18"/></StgValue>
</operation>

<operation id="5704" st_id="1180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:99 %store_ln116 = store i64 %mul_i4_17, i12 %delta_weights2_addr_18

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5705" st_id="1180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:101 %or_ln116_18 = or i12 %tmp_12, i12 19

]]></Node>
<StgValue><ssdm name="or_ln116_18"/></StgValue>
</operation>

<operation id="5706" st_id="1180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="64" op_0_bw="12">
<![CDATA[
.split42:102 %zext_ln116_18 = zext i12 %or_ln116_18

]]></Node>
<StgValue><ssdm name="zext_ln116_18"/></StgValue>
</operation>

<operation id="5707" st_id="1180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:103 %delta_weights2_addr_19 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_18

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_19"/></StgValue>
</operation>

<operation id="5708" st_id="1180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:104 %store_ln116 = store i64 %mul_i4_18, i12 %delta_weights2_addr_19

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5709" st_id="1180" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:105 %mul_i4_19 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_20

]]></Node>
<StgValue><ssdm name="mul_i4_19"/></StgValue>
</operation>

<operation id="5710" st_id="1180" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:110 %mul_i4_20 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_21

]]></Node>
<StgValue><ssdm name="mul_i4_20"/></StgValue>
</operation>

<operation id="5711" st_id="1180" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:115 %mul_i4_21 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_22

]]></Node>
<StgValue><ssdm name="mul_i4_21"/></StgValue>
</operation>

<operation id="5712" st_id="1180" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:120 %mul_i4_22 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_23

]]></Node>
<StgValue><ssdm name="mul_i4_22"/></StgValue>
</operation>

<operation id="5713" st_id="1180" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:125 %mul_i4_23 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_24

]]></Node>
<StgValue><ssdm name="mul_i4_23"/></StgValue>
</operation>

<operation id="5714" st_id="1180" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:130 %mul_i4_24 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_25

]]></Node>
<StgValue><ssdm name="mul_i4_24"/></StgValue>
</operation>

<operation id="5715" st_id="1180" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:135 %mul_i4_25 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_26

]]></Node>
<StgValue><ssdm name="mul_i4_25"/></StgValue>
</operation>

<operation id="5716" st_id="1180" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:140 %mul_i4_26 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_27

]]></Node>
<StgValue><ssdm name="mul_i4_26"/></StgValue>
</operation>

<operation id="5717" st_id="1180" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:145 %mul_i4_27 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_28

]]></Node>
<StgValue><ssdm name="mul_i4_27"/></StgValue>
</operation>

<operation id="5718" st_id="1180" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:150 %mul_i4_28 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_29

]]></Node>
<StgValue><ssdm name="mul_i4_28"/></StgValue>
</operation>

<operation id="5719" st_id="1180" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:155 %mul_i4_29 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_30

]]></Node>
<StgValue><ssdm name="mul_i4_29"/></StgValue>
</operation>

<operation id="5720" st_id="1180" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:160 %mul_i4_30 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_31

]]></Node>
<StgValue><ssdm name="mul_i4_30"/></StgValue>
</operation>
</state>

<state id="1181" st_id="1181">

<operation id="5721" st_id="1181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:106 %or_ln116_19 = or i12 %tmp_12, i12 20

]]></Node>
<StgValue><ssdm name="or_ln116_19"/></StgValue>
</operation>

<operation id="5722" st_id="1181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="64" op_0_bw="12">
<![CDATA[
.split42:107 %zext_ln116_19 = zext i12 %or_ln116_19

]]></Node>
<StgValue><ssdm name="zext_ln116_19"/></StgValue>
</operation>

<operation id="5723" st_id="1181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:108 %delta_weights2_addr_20 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_19

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_20"/></StgValue>
</operation>

<operation id="5724" st_id="1181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:109 %store_ln116 = store i64 %mul_i4_19, i12 %delta_weights2_addr_20

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5725" st_id="1181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:111 %or_ln116_20 = or i12 %tmp_12, i12 21

]]></Node>
<StgValue><ssdm name="or_ln116_20"/></StgValue>
</operation>

<operation id="5726" st_id="1181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="64" op_0_bw="12">
<![CDATA[
.split42:112 %zext_ln116_20 = zext i12 %or_ln116_20

]]></Node>
<StgValue><ssdm name="zext_ln116_20"/></StgValue>
</operation>

<operation id="5727" st_id="1181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:113 %delta_weights2_addr_21 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_20

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_21"/></StgValue>
</operation>

<operation id="5728" st_id="1181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:114 %store_ln116 = store i64 %mul_i4_20, i12 %delta_weights2_addr_21

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5729" st_id="1181" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:115 %mul_i4_21 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_22

]]></Node>
<StgValue><ssdm name="mul_i4_21"/></StgValue>
</operation>

<operation id="5730" st_id="1181" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:120 %mul_i4_22 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_23

]]></Node>
<StgValue><ssdm name="mul_i4_22"/></StgValue>
</operation>

<operation id="5731" st_id="1181" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:125 %mul_i4_23 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_24

]]></Node>
<StgValue><ssdm name="mul_i4_23"/></StgValue>
</operation>

<operation id="5732" st_id="1181" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:130 %mul_i4_24 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_25

]]></Node>
<StgValue><ssdm name="mul_i4_24"/></StgValue>
</operation>

<operation id="5733" st_id="1181" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:135 %mul_i4_25 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_26

]]></Node>
<StgValue><ssdm name="mul_i4_25"/></StgValue>
</operation>

<operation id="5734" st_id="1181" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:140 %mul_i4_26 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_27

]]></Node>
<StgValue><ssdm name="mul_i4_26"/></StgValue>
</operation>

<operation id="5735" st_id="1181" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:145 %mul_i4_27 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_28

]]></Node>
<StgValue><ssdm name="mul_i4_27"/></StgValue>
</operation>

<operation id="5736" st_id="1181" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:150 %mul_i4_28 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_29

]]></Node>
<StgValue><ssdm name="mul_i4_28"/></StgValue>
</operation>

<operation id="5737" st_id="1181" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:155 %mul_i4_29 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_30

]]></Node>
<StgValue><ssdm name="mul_i4_29"/></StgValue>
</operation>

<operation id="5738" st_id="1181" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:160 %mul_i4_30 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_31

]]></Node>
<StgValue><ssdm name="mul_i4_30"/></StgValue>
</operation>

<operation id="5739" st_id="1181" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:165 %mul_i4_31 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_32

]]></Node>
<StgValue><ssdm name="mul_i4_31"/></StgValue>
</operation>

<operation id="5740" st_id="1181" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:170 %mul_i4_32 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_33

]]></Node>
<StgValue><ssdm name="mul_i4_32"/></StgValue>
</operation>
</state>

<state id="1182" st_id="1182">

<operation id="5741" st_id="1182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:116 %or_ln116_21 = or i12 %tmp_12, i12 22

]]></Node>
<StgValue><ssdm name="or_ln116_21"/></StgValue>
</operation>

<operation id="5742" st_id="1182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="64" op_0_bw="12">
<![CDATA[
.split42:117 %zext_ln116_21 = zext i12 %or_ln116_21

]]></Node>
<StgValue><ssdm name="zext_ln116_21"/></StgValue>
</operation>

<operation id="5743" st_id="1182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:118 %delta_weights2_addr_22 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_21

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_22"/></StgValue>
</operation>

<operation id="5744" st_id="1182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:119 %store_ln116 = store i64 %mul_i4_21, i12 %delta_weights2_addr_22

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5745" st_id="1182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:121 %or_ln116_22 = or i12 %tmp_12, i12 23

]]></Node>
<StgValue><ssdm name="or_ln116_22"/></StgValue>
</operation>

<operation id="5746" st_id="1182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="64" op_0_bw="12">
<![CDATA[
.split42:122 %zext_ln116_22 = zext i12 %or_ln116_22

]]></Node>
<StgValue><ssdm name="zext_ln116_22"/></StgValue>
</operation>

<operation id="5747" st_id="1182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:123 %delta_weights2_addr_23 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_22

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_23"/></StgValue>
</operation>

<operation id="5748" st_id="1182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:124 %store_ln116 = store i64 %mul_i4_22, i12 %delta_weights2_addr_23

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5749" st_id="1182" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:125 %mul_i4_23 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_24

]]></Node>
<StgValue><ssdm name="mul_i4_23"/></StgValue>
</operation>

<operation id="5750" st_id="1182" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:130 %mul_i4_24 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_25

]]></Node>
<StgValue><ssdm name="mul_i4_24"/></StgValue>
</operation>

<operation id="5751" st_id="1182" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:135 %mul_i4_25 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_26

]]></Node>
<StgValue><ssdm name="mul_i4_25"/></StgValue>
</operation>

<operation id="5752" st_id="1182" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:140 %mul_i4_26 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_27

]]></Node>
<StgValue><ssdm name="mul_i4_26"/></StgValue>
</operation>

<operation id="5753" st_id="1182" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:145 %mul_i4_27 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_28

]]></Node>
<StgValue><ssdm name="mul_i4_27"/></StgValue>
</operation>

<operation id="5754" st_id="1182" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:150 %mul_i4_28 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_29

]]></Node>
<StgValue><ssdm name="mul_i4_28"/></StgValue>
</operation>

<operation id="5755" st_id="1182" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:155 %mul_i4_29 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_30

]]></Node>
<StgValue><ssdm name="mul_i4_29"/></StgValue>
</operation>

<operation id="5756" st_id="1182" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:160 %mul_i4_30 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_31

]]></Node>
<StgValue><ssdm name="mul_i4_30"/></StgValue>
</operation>

<operation id="5757" st_id="1182" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:165 %mul_i4_31 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_32

]]></Node>
<StgValue><ssdm name="mul_i4_31"/></StgValue>
</operation>

<operation id="5758" st_id="1182" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:170 %mul_i4_32 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_33

]]></Node>
<StgValue><ssdm name="mul_i4_32"/></StgValue>
</operation>

<operation id="5759" st_id="1182" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:175 %mul_i4_33 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_34

]]></Node>
<StgValue><ssdm name="mul_i4_33"/></StgValue>
</operation>

<operation id="5760" st_id="1182" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:180 %mul_i4_34 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_35

]]></Node>
<StgValue><ssdm name="mul_i4_34"/></StgValue>
</operation>
</state>

<state id="1183" st_id="1183">

<operation id="5761" st_id="1183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:126 %or_ln116_23 = or i12 %tmp_12, i12 24

]]></Node>
<StgValue><ssdm name="or_ln116_23"/></StgValue>
</operation>

<operation id="5762" st_id="1183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="64" op_0_bw="12">
<![CDATA[
.split42:127 %zext_ln116_23 = zext i12 %or_ln116_23

]]></Node>
<StgValue><ssdm name="zext_ln116_23"/></StgValue>
</operation>

<operation id="5763" st_id="1183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:128 %delta_weights2_addr_24 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_23

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_24"/></StgValue>
</operation>

<operation id="5764" st_id="1183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:129 %store_ln116 = store i64 %mul_i4_23, i12 %delta_weights2_addr_24

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5765" st_id="1183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:131 %or_ln116_24 = or i12 %tmp_12, i12 25

]]></Node>
<StgValue><ssdm name="or_ln116_24"/></StgValue>
</operation>

<operation id="5766" st_id="1183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="64" op_0_bw="12">
<![CDATA[
.split42:132 %zext_ln116_24 = zext i12 %or_ln116_24

]]></Node>
<StgValue><ssdm name="zext_ln116_24"/></StgValue>
</operation>

<operation id="5767" st_id="1183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:133 %delta_weights2_addr_25 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_24

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_25"/></StgValue>
</operation>

<operation id="5768" st_id="1183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:134 %store_ln116 = store i64 %mul_i4_24, i12 %delta_weights2_addr_25

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5769" st_id="1183" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:135 %mul_i4_25 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_26

]]></Node>
<StgValue><ssdm name="mul_i4_25"/></StgValue>
</operation>

<operation id="5770" st_id="1183" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:140 %mul_i4_26 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_27

]]></Node>
<StgValue><ssdm name="mul_i4_26"/></StgValue>
</operation>

<operation id="5771" st_id="1183" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:145 %mul_i4_27 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_28

]]></Node>
<StgValue><ssdm name="mul_i4_27"/></StgValue>
</operation>

<operation id="5772" st_id="1183" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:150 %mul_i4_28 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_29

]]></Node>
<StgValue><ssdm name="mul_i4_28"/></StgValue>
</operation>

<operation id="5773" st_id="1183" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:155 %mul_i4_29 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_30

]]></Node>
<StgValue><ssdm name="mul_i4_29"/></StgValue>
</operation>

<operation id="5774" st_id="1183" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:160 %mul_i4_30 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_31

]]></Node>
<StgValue><ssdm name="mul_i4_30"/></StgValue>
</operation>

<operation id="5775" st_id="1183" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:165 %mul_i4_31 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_32

]]></Node>
<StgValue><ssdm name="mul_i4_31"/></StgValue>
</operation>

<operation id="5776" st_id="1183" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:170 %mul_i4_32 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_33

]]></Node>
<StgValue><ssdm name="mul_i4_32"/></StgValue>
</operation>

<operation id="5777" st_id="1183" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:175 %mul_i4_33 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_34

]]></Node>
<StgValue><ssdm name="mul_i4_33"/></StgValue>
</operation>

<operation id="5778" st_id="1183" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:180 %mul_i4_34 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_35

]]></Node>
<StgValue><ssdm name="mul_i4_34"/></StgValue>
</operation>

<operation id="5779" st_id="1183" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:185 %mul_i4_35 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_36

]]></Node>
<StgValue><ssdm name="mul_i4_35"/></StgValue>
</operation>

<operation id="5780" st_id="1183" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:190 %mul_i4_36 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_37

]]></Node>
<StgValue><ssdm name="mul_i4_36"/></StgValue>
</operation>
</state>

<state id="1184" st_id="1184">

<operation id="5781" st_id="1184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:136 %or_ln116_25 = or i12 %tmp_12, i12 26

]]></Node>
<StgValue><ssdm name="or_ln116_25"/></StgValue>
</operation>

<operation id="5782" st_id="1184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="64" op_0_bw="12">
<![CDATA[
.split42:137 %zext_ln116_25 = zext i12 %or_ln116_25

]]></Node>
<StgValue><ssdm name="zext_ln116_25"/></StgValue>
</operation>

<operation id="5783" st_id="1184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:138 %delta_weights2_addr_26 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_25

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_26"/></StgValue>
</operation>

<operation id="5784" st_id="1184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:139 %store_ln116 = store i64 %mul_i4_25, i12 %delta_weights2_addr_26

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5785" st_id="1184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:141 %or_ln116_26 = or i12 %tmp_12, i12 27

]]></Node>
<StgValue><ssdm name="or_ln116_26"/></StgValue>
</operation>

<operation id="5786" st_id="1184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="64" op_0_bw="12">
<![CDATA[
.split42:142 %zext_ln116_26 = zext i12 %or_ln116_26

]]></Node>
<StgValue><ssdm name="zext_ln116_26"/></StgValue>
</operation>

<operation id="5787" st_id="1184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:143 %delta_weights2_addr_27 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_26

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_27"/></StgValue>
</operation>

<operation id="5788" st_id="1184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:144 %store_ln116 = store i64 %mul_i4_26, i12 %delta_weights2_addr_27

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5789" st_id="1184" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:145 %mul_i4_27 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_28

]]></Node>
<StgValue><ssdm name="mul_i4_27"/></StgValue>
</operation>

<operation id="5790" st_id="1184" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:150 %mul_i4_28 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_29

]]></Node>
<StgValue><ssdm name="mul_i4_28"/></StgValue>
</operation>

<operation id="5791" st_id="1184" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:155 %mul_i4_29 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_30

]]></Node>
<StgValue><ssdm name="mul_i4_29"/></StgValue>
</operation>

<operation id="5792" st_id="1184" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:160 %mul_i4_30 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_31

]]></Node>
<StgValue><ssdm name="mul_i4_30"/></StgValue>
</operation>

<operation id="5793" st_id="1184" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:165 %mul_i4_31 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_32

]]></Node>
<StgValue><ssdm name="mul_i4_31"/></StgValue>
</operation>

<operation id="5794" st_id="1184" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:170 %mul_i4_32 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_33

]]></Node>
<StgValue><ssdm name="mul_i4_32"/></StgValue>
</operation>

<operation id="5795" st_id="1184" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:175 %mul_i4_33 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_34

]]></Node>
<StgValue><ssdm name="mul_i4_33"/></StgValue>
</operation>

<operation id="5796" st_id="1184" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:180 %mul_i4_34 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_35

]]></Node>
<StgValue><ssdm name="mul_i4_34"/></StgValue>
</operation>

<operation id="5797" st_id="1184" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:185 %mul_i4_35 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_36

]]></Node>
<StgValue><ssdm name="mul_i4_35"/></StgValue>
</operation>

<operation id="5798" st_id="1184" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:190 %mul_i4_36 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_37

]]></Node>
<StgValue><ssdm name="mul_i4_36"/></StgValue>
</operation>

<operation id="5799" st_id="1184" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:195 %mul_i4_37 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_38

]]></Node>
<StgValue><ssdm name="mul_i4_37"/></StgValue>
</operation>

<operation id="5800" st_id="1184" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:200 %mul_i4_38 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_39

]]></Node>
<StgValue><ssdm name="mul_i4_38"/></StgValue>
</operation>
</state>

<state id="1185" st_id="1185">

<operation id="5801" st_id="1185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:146 %or_ln116_27 = or i12 %tmp_12, i12 28

]]></Node>
<StgValue><ssdm name="or_ln116_27"/></StgValue>
</operation>

<operation id="5802" st_id="1185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="64" op_0_bw="12">
<![CDATA[
.split42:147 %zext_ln116_27 = zext i12 %or_ln116_27

]]></Node>
<StgValue><ssdm name="zext_ln116_27"/></StgValue>
</operation>

<operation id="5803" st_id="1185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:148 %delta_weights2_addr_28 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_27

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_28"/></StgValue>
</operation>

<operation id="5804" st_id="1185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:149 %store_ln116 = store i64 %mul_i4_27, i12 %delta_weights2_addr_28

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5805" st_id="1185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:151 %or_ln116_28 = or i12 %tmp_12, i12 29

]]></Node>
<StgValue><ssdm name="or_ln116_28"/></StgValue>
</operation>

<operation id="5806" st_id="1185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="64" op_0_bw="12">
<![CDATA[
.split42:152 %zext_ln116_28 = zext i12 %or_ln116_28

]]></Node>
<StgValue><ssdm name="zext_ln116_28"/></StgValue>
</operation>

<operation id="5807" st_id="1185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:153 %delta_weights2_addr_29 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_28

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_29"/></StgValue>
</operation>

<operation id="5808" st_id="1185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:154 %store_ln116 = store i64 %mul_i4_28, i12 %delta_weights2_addr_29

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5809" st_id="1185" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:155 %mul_i4_29 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_30

]]></Node>
<StgValue><ssdm name="mul_i4_29"/></StgValue>
</operation>

<operation id="5810" st_id="1185" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:160 %mul_i4_30 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_31

]]></Node>
<StgValue><ssdm name="mul_i4_30"/></StgValue>
</operation>

<operation id="5811" st_id="1185" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:165 %mul_i4_31 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_32

]]></Node>
<StgValue><ssdm name="mul_i4_31"/></StgValue>
</operation>

<operation id="5812" st_id="1185" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:170 %mul_i4_32 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_33

]]></Node>
<StgValue><ssdm name="mul_i4_32"/></StgValue>
</operation>

<operation id="5813" st_id="1185" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:175 %mul_i4_33 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_34

]]></Node>
<StgValue><ssdm name="mul_i4_33"/></StgValue>
</operation>

<operation id="5814" st_id="1185" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:180 %mul_i4_34 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_35

]]></Node>
<StgValue><ssdm name="mul_i4_34"/></StgValue>
</operation>

<operation id="5815" st_id="1185" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:185 %mul_i4_35 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_36

]]></Node>
<StgValue><ssdm name="mul_i4_35"/></StgValue>
</operation>

<operation id="5816" st_id="1185" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:190 %mul_i4_36 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_37

]]></Node>
<StgValue><ssdm name="mul_i4_36"/></StgValue>
</operation>

<operation id="5817" st_id="1185" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:195 %mul_i4_37 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_38

]]></Node>
<StgValue><ssdm name="mul_i4_37"/></StgValue>
</operation>

<operation id="5818" st_id="1185" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:200 %mul_i4_38 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_39

]]></Node>
<StgValue><ssdm name="mul_i4_38"/></StgValue>
</operation>

<operation id="5819" st_id="1185" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:205 %mul_i4_39 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_40

]]></Node>
<StgValue><ssdm name="mul_i4_39"/></StgValue>
</operation>

<operation id="5820" st_id="1185" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:210 %mul_i4_40 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_41

]]></Node>
<StgValue><ssdm name="mul_i4_40"/></StgValue>
</operation>
</state>

<state id="1186" st_id="1186">

<operation id="5821" st_id="1186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:156 %or_ln116_29 = or i12 %tmp_12, i12 30

]]></Node>
<StgValue><ssdm name="or_ln116_29"/></StgValue>
</operation>

<operation id="5822" st_id="1186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="64" op_0_bw="12">
<![CDATA[
.split42:157 %zext_ln116_29 = zext i12 %or_ln116_29

]]></Node>
<StgValue><ssdm name="zext_ln116_29"/></StgValue>
</operation>

<operation id="5823" st_id="1186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:158 %delta_weights2_addr_30 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_29

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_30"/></StgValue>
</operation>

<operation id="5824" st_id="1186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:159 %store_ln116 = store i64 %mul_i4_29, i12 %delta_weights2_addr_30

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5825" st_id="1186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:161 %or_ln116_30 = or i12 %tmp_12, i12 31

]]></Node>
<StgValue><ssdm name="or_ln116_30"/></StgValue>
</operation>

<operation id="5826" st_id="1186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="64" op_0_bw="12">
<![CDATA[
.split42:162 %zext_ln116_30 = zext i12 %or_ln116_30

]]></Node>
<StgValue><ssdm name="zext_ln116_30"/></StgValue>
</operation>

<operation id="5827" st_id="1186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:163 %delta_weights2_addr_31 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_30

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_31"/></StgValue>
</operation>

<operation id="5828" st_id="1186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:164 %store_ln116 = store i64 %mul_i4_30, i12 %delta_weights2_addr_31

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5829" st_id="1186" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:165 %mul_i4_31 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_32

]]></Node>
<StgValue><ssdm name="mul_i4_31"/></StgValue>
</operation>

<operation id="5830" st_id="1186" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:170 %mul_i4_32 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_33

]]></Node>
<StgValue><ssdm name="mul_i4_32"/></StgValue>
</operation>

<operation id="5831" st_id="1186" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:175 %mul_i4_33 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_34

]]></Node>
<StgValue><ssdm name="mul_i4_33"/></StgValue>
</operation>

<operation id="5832" st_id="1186" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:180 %mul_i4_34 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_35

]]></Node>
<StgValue><ssdm name="mul_i4_34"/></StgValue>
</operation>

<operation id="5833" st_id="1186" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:185 %mul_i4_35 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_36

]]></Node>
<StgValue><ssdm name="mul_i4_35"/></StgValue>
</operation>

<operation id="5834" st_id="1186" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:190 %mul_i4_36 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_37

]]></Node>
<StgValue><ssdm name="mul_i4_36"/></StgValue>
</operation>

<operation id="5835" st_id="1186" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:195 %mul_i4_37 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_38

]]></Node>
<StgValue><ssdm name="mul_i4_37"/></StgValue>
</operation>

<operation id="5836" st_id="1186" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:200 %mul_i4_38 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_39

]]></Node>
<StgValue><ssdm name="mul_i4_38"/></StgValue>
</operation>

<operation id="5837" st_id="1186" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:205 %mul_i4_39 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_40

]]></Node>
<StgValue><ssdm name="mul_i4_39"/></StgValue>
</operation>

<operation id="5838" st_id="1186" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:210 %mul_i4_40 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_41

]]></Node>
<StgValue><ssdm name="mul_i4_40"/></StgValue>
</operation>

<operation id="5839" st_id="1186" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:215 %mul_i4_41 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_42

]]></Node>
<StgValue><ssdm name="mul_i4_41"/></StgValue>
</operation>

<operation id="5840" st_id="1186" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:220 %mul_i4_42 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_43

]]></Node>
<StgValue><ssdm name="mul_i4_42"/></StgValue>
</operation>
</state>

<state id="1187" st_id="1187">

<operation id="5841" st_id="1187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:166 %or_ln116_31 = or i12 %tmp_12, i12 32

]]></Node>
<StgValue><ssdm name="or_ln116_31"/></StgValue>
</operation>

<operation id="5842" st_id="1187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="64" op_0_bw="12">
<![CDATA[
.split42:167 %zext_ln116_31 = zext i12 %or_ln116_31

]]></Node>
<StgValue><ssdm name="zext_ln116_31"/></StgValue>
</operation>

<operation id="5843" st_id="1187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:168 %delta_weights2_addr_32 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_31

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_32"/></StgValue>
</operation>

<operation id="5844" st_id="1187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:169 %store_ln116 = store i64 %mul_i4_31, i12 %delta_weights2_addr_32

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5845" st_id="1187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:171 %or_ln116_32 = or i12 %tmp_12, i12 33

]]></Node>
<StgValue><ssdm name="or_ln116_32"/></StgValue>
</operation>

<operation id="5846" st_id="1187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="64" op_0_bw="12">
<![CDATA[
.split42:172 %zext_ln116_32 = zext i12 %or_ln116_32

]]></Node>
<StgValue><ssdm name="zext_ln116_32"/></StgValue>
</operation>

<operation id="5847" st_id="1187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:173 %delta_weights2_addr_33 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_32

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_33"/></StgValue>
</operation>

<operation id="5848" st_id="1187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:174 %store_ln116 = store i64 %mul_i4_32, i12 %delta_weights2_addr_33

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5849" st_id="1187" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:175 %mul_i4_33 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_34

]]></Node>
<StgValue><ssdm name="mul_i4_33"/></StgValue>
</operation>

<operation id="5850" st_id="1187" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:180 %mul_i4_34 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_35

]]></Node>
<StgValue><ssdm name="mul_i4_34"/></StgValue>
</operation>

<operation id="5851" st_id="1187" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:185 %mul_i4_35 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_36

]]></Node>
<StgValue><ssdm name="mul_i4_35"/></StgValue>
</operation>

<operation id="5852" st_id="1187" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:190 %mul_i4_36 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_37

]]></Node>
<StgValue><ssdm name="mul_i4_36"/></StgValue>
</operation>

<operation id="5853" st_id="1187" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:195 %mul_i4_37 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_38

]]></Node>
<StgValue><ssdm name="mul_i4_37"/></StgValue>
</operation>

<operation id="5854" st_id="1187" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:200 %mul_i4_38 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_39

]]></Node>
<StgValue><ssdm name="mul_i4_38"/></StgValue>
</operation>

<operation id="5855" st_id="1187" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:205 %mul_i4_39 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_40

]]></Node>
<StgValue><ssdm name="mul_i4_39"/></StgValue>
</operation>

<operation id="5856" st_id="1187" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:210 %mul_i4_40 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_41

]]></Node>
<StgValue><ssdm name="mul_i4_40"/></StgValue>
</operation>

<operation id="5857" st_id="1187" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:215 %mul_i4_41 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_42

]]></Node>
<StgValue><ssdm name="mul_i4_41"/></StgValue>
</operation>

<operation id="5858" st_id="1187" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:220 %mul_i4_42 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_43

]]></Node>
<StgValue><ssdm name="mul_i4_42"/></StgValue>
</operation>

<operation id="5859" st_id="1187" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:225 %mul_i4_43 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_44

]]></Node>
<StgValue><ssdm name="mul_i4_43"/></StgValue>
</operation>

<operation id="5860" st_id="1187" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:230 %mul_i4_44 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_45

]]></Node>
<StgValue><ssdm name="mul_i4_44"/></StgValue>
</operation>
</state>

<state id="1188" st_id="1188">

<operation id="5861" st_id="1188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:176 %or_ln116_33 = or i12 %tmp_12, i12 34

]]></Node>
<StgValue><ssdm name="or_ln116_33"/></StgValue>
</operation>

<operation id="5862" st_id="1188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="64" op_0_bw="12">
<![CDATA[
.split42:177 %zext_ln116_33 = zext i12 %or_ln116_33

]]></Node>
<StgValue><ssdm name="zext_ln116_33"/></StgValue>
</operation>

<operation id="5863" st_id="1188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:178 %delta_weights2_addr_34 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_33

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_34"/></StgValue>
</operation>

<operation id="5864" st_id="1188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:179 %store_ln116 = store i64 %mul_i4_33, i12 %delta_weights2_addr_34

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5865" st_id="1188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:181 %or_ln116_34 = or i12 %tmp_12, i12 35

]]></Node>
<StgValue><ssdm name="or_ln116_34"/></StgValue>
</operation>

<operation id="5866" st_id="1188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="64" op_0_bw="12">
<![CDATA[
.split42:182 %zext_ln116_34 = zext i12 %or_ln116_34

]]></Node>
<StgValue><ssdm name="zext_ln116_34"/></StgValue>
</operation>

<operation id="5867" st_id="1188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:183 %delta_weights2_addr_35 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_34

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_35"/></StgValue>
</operation>

<operation id="5868" st_id="1188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:184 %store_ln116 = store i64 %mul_i4_34, i12 %delta_weights2_addr_35

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5869" st_id="1188" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:185 %mul_i4_35 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_36

]]></Node>
<StgValue><ssdm name="mul_i4_35"/></StgValue>
</operation>

<operation id="5870" st_id="1188" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:190 %mul_i4_36 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_37

]]></Node>
<StgValue><ssdm name="mul_i4_36"/></StgValue>
</operation>

<operation id="5871" st_id="1188" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:195 %mul_i4_37 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_38

]]></Node>
<StgValue><ssdm name="mul_i4_37"/></StgValue>
</operation>

<operation id="5872" st_id="1188" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:200 %mul_i4_38 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_39

]]></Node>
<StgValue><ssdm name="mul_i4_38"/></StgValue>
</operation>

<operation id="5873" st_id="1188" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:205 %mul_i4_39 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_40

]]></Node>
<StgValue><ssdm name="mul_i4_39"/></StgValue>
</operation>

<operation id="5874" st_id="1188" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:210 %mul_i4_40 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_41

]]></Node>
<StgValue><ssdm name="mul_i4_40"/></StgValue>
</operation>

<operation id="5875" st_id="1188" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:215 %mul_i4_41 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_42

]]></Node>
<StgValue><ssdm name="mul_i4_41"/></StgValue>
</operation>

<operation id="5876" st_id="1188" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:220 %mul_i4_42 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_43

]]></Node>
<StgValue><ssdm name="mul_i4_42"/></StgValue>
</operation>

<operation id="5877" st_id="1188" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:225 %mul_i4_43 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_44

]]></Node>
<StgValue><ssdm name="mul_i4_43"/></StgValue>
</operation>

<operation id="5878" st_id="1188" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:230 %mul_i4_44 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_45

]]></Node>
<StgValue><ssdm name="mul_i4_44"/></StgValue>
</operation>

<operation id="5879" st_id="1188" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:235 %mul_i4_45 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_46

]]></Node>
<StgValue><ssdm name="mul_i4_45"/></StgValue>
</operation>

<operation id="5880" st_id="1188" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:240 %mul_i4_46 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_47

]]></Node>
<StgValue><ssdm name="mul_i4_46"/></StgValue>
</operation>
</state>

<state id="1189" st_id="1189">

<operation id="5881" st_id="1189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:186 %or_ln116_35 = or i12 %tmp_12, i12 36

]]></Node>
<StgValue><ssdm name="or_ln116_35"/></StgValue>
</operation>

<operation id="5882" st_id="1189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="64" op_0_bw="12">
<![CDATA[
.split42:187 %zext_ln116_35 = zext i12 %or_ln116_35

]]></Node>
<StgValue><ssdm name="zext_ln116_35"/></StgValue>
</operation>

<operation id="5883" st_id="1189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:188 %delta_weights2_addr_36 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_35

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_36"/></StgValue>
</operation>

<operation id="5884" st_id="1189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:189 %store_ln116 = store i64 %mul_i4_35, i12 %delta_weights2_addr_36

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5885" st_id="1189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:191 %or_ln116_36 = or i12 %tmp_12, i12 37

]]></Node>
<StgValue><ssdm name="or_ln116_36"/></StgValue>
</operation>

<operation id="5886" st_id="1189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="64" op_0_bw="12">
<![CDATA[
.split42:192 %zext_ln116_36 = zext i12 %or_ln116_36

]]></Node>
<StgValue><ssdm name="zext_ln116_36"/></StgValue>
</operation>

<operation id="5887" st_id="1189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:193 %delta_weights2_addr_37 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_36

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_37"/></StgValue>
</operation>

<operation id="5888" st_id="1189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:194 %store_ln116 = store i64 %mul_i4_36, i12 %delta_weights2_addr_37

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5889" st_id="1189" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:195 %mul_i4_37 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_38

]]></Node>
<StgValue><ssdm name="mul_i4_37"/></StgValue>
</operation>

<operation id="5890" st_id="1189" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:200 %mul_i4_38 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_39

]]></Node>
<StgValue><ssdm name="mul_i4_38"/></StgValue>
</operation>

<operation id="5891" st_id="1189" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:205 %mul_i4_39 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_40

]]></Node>
<StgValue><ssdm name="mul_i4_39"/></StgValue>
</operation>

<operation id="5892" st_id="1189" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:210 %mul_i4_40 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_41

]]></Node>
<StgValue><ssdm name="mul_i4_40"/></StgValue>
</operation>

<operation id="5893" st_id="1189" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:215 %mul_i4_41 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_42

]]></Node>
<StgValue><ssdm name="mul_i4_41"/></StgValue>
</operation>

<operation id="5894" st_id="1189" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:220 %mul_i4_42 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_43

]]></Node>
<StgValue><ssdm name="mul_i4_42"/></StgValue>
</operation>

<operation id="5895" st_id="1189" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:225 %mul_i4_43 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_44

]]></Node>
<StgValue><ssdm name="mul_i4_43"/></StgValue>
</operation>

<operation id="5896" st_id="1189" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:230 %mul_i4_44 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_45

]]></Node>
<StgValue><ssdm name="mul_i4_44"/></StgValue>
</operation>

<operation id="5897" st_id="1189" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:235 %mul_i4_45 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_46

]]></Node>
<StgValue><ssdm name="mul_i4_45"/></StgValue>
</operation>

<operation id="5898" st_id="1189" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:240 %mul_i4_46 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_47

]]></Node>
<StgValue><ssdm name="mul_i4_46"/></StgValue>
</operation>

<operation id="5899" st_id="1189" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:245 %mul_i4_47 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_48

]]></Node>
<StgValue><ssdm name="mul_i4_47"/></StgValue>
</operation>

<operation id="5900" st_id="1189" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:250 %mul_i4_48 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_49

]]></Node>
<StgValue><ssdm name="mul_i4_48"/></StgValue>
</operation>
</state>

<state id="1190" st_id="1190">

<operation id="5901" st_id="1190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:196 %or_ln116_37 = or i12 %tmp_12, i12 38

]]></Node>
<StgValue><ssdm name="or_ln116_37"/></StgValue>
</operation>

<operation id="5902" st_id="1190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="64" op_0_bw="12">
<![CDATA[
.split42:197 %zext_ln116_37 = zext i12 %or_ln116_37

]]></Node>
<StgValue><ssdm name="zext_ln116_37"/></StgValue>
</operation>

<operation id="5903" st_id="1190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:198 %delta_weights2_addr_38 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_37

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_38"/></StgValue>
</operation>

<operation id="5904" st_id="1190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:199 %store_ln116 = store i64 %mul_i4_37, i12 %delta_weights2_addr_38

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5905" st_id="1190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:201 %or_ln116_38 = or i12 %tmp_12, i12 39

]]></Node>
<StgValue><ssdm name="or_ln116_38"/></StgValue>
</operation>

<operation id="5906" st_id="1190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="64" op_0_bw="12">
<![CDATA[
.split42:202 %zext_ln116_38 = zext i12 %or_ln116_38

]]></Node>
<StgValue><ssdm name="zext_ln116_38"/></StgValue>
</operation>

<operation id="5907" st_id="1190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:203 %delta_weights2_addr_39 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_38

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_39"/></StgValue>
</operation>

<operation id="5908" st_id="1190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:204 %store_ln116 = store i64 %mul_i4_38, i12 %delta_weights2_addr_39

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5909" st_id="1190" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:205 %mul_i4_39 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_40

]]></Node>
<StgValue><ssdm name="mul_i4_39"/></StgValue>
</operation>

<operation id="5910" st_id="1190" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:210 %mul_i4_40 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_41

]]></Node>
<StgValue><ssdm name="mul_i4_40"/></StgValue>
</operation>

<operation id="5911" st_id="1190" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:215 %mul_i4_41 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_42

]]></Node>
<StgValue><ssdm name="mul_i4_41"/></StgValue>
</operation>

<operation id="5912" st_id="1190" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:220 %mul_i4_42 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_43

]]></Node>
<StgValue><ssdm name="mul_i4_42"/></StgValue>
</operation>

<operation id="5913" st_id="1190" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:225 %mul_i4_43 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_44

]]></Node>
<StgValue><ssdm name="mul_i4_43"/></StgValue>
</operation>

<operation id="5914" st_id="1190" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:230 %mul_i4_44 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_45

]]></Node>
<StgValue><ssdm name="mul_i4_44"/></StgValue>
</operation>

<operation id="5915" st_id="1190" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:235 %mul_i4_45 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_46

]]></Node>
<StgValue><ssdm name="mul_i4_45"/></StgValue>
</operation>

<operation id="5916" st_id="1190" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:240 %mul_i4_46 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_47

]]></Node>
<StgValue><ssdm name="mul_i4_46"/></StgValue>
</operation>

<operation id="5917" st_id="1190" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:245 %mul_i4_47 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_48

]]></Node>
<StgValue><ssdm name="mul_i4_47"/></StgValue>
</operation>

<operation id="5918" st_id="1190" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:250 %mul_i4_48 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_49

]]></Node>
<StgValue><ssdm name="mul_i4_48"/></StgValue>
</operation>

<operation id="5919" st_id="1190" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:255 %mul_i4_49 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_50

]]></Node>
<StgValue><ssdm name="mul_i4_49"/></StgValue>
</operation>

<operation id="5920" st_id="1190" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:260 %mul_i4_50 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_51

]]></Node>
<StgValue><ssdm name="mul_i4_50"/></StgValue>
</operation>
</state>

<state id="1191" st_id="1191">

<operation id="5921" st_id="1191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:206 %or_ln116_39 = or i12 %tmp_12, i12 40

]]></Node>
<StgValue><ssdm name="or_ln116_39"/></StgValue>
</operation>

<operation id="5922" st_id="1191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="64" op_0_bw="12">
<![CDATA[
.split42:207 %zext_ln116_39 = zext i12 %or_ln116_39

]]></Node>
<StgValue><ssdm name="zext_ln116_39"/></StgValue>
</operation>

<operation id="5923" st_id="1191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:208 %delta_weights2_addr_40 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_39

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_40"/></StgValue>
</operation>

<operation id="5924" st_id="1191" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:209 %store_ln116 = store i64 %mul_i4_39, i12 %delta_weights2_addr_40

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5925" st_id="1191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:211 %or_ln116_40 = or i12 %tmp_12, i12 41

]]></Node>
<StgValue><ssdm name="or_ln116_40"/></StgValue>
</operation>

<operation id="5926" st_id="1191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="64" op_0_bw="12">
<![CDATA[
.split42:212 %zext_ln116_40 = zext i12 %or_ln116_40

]]></Node>
<StgValue><ssdm name="zext_ln116_40"/></StgValue>
</operation>

<operation id="5927" st_id="1191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:213 %delta_weights2_addr_41 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_40

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_41"/></StgValue>
</operation>

<operation id="5928" st_id="1191" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:214 %store_ln116 = store i64 %mul_i4_40, i12 %delta_weights2_addr_41

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5929" st_id="1191" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:215 %mul_i4_41 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_42

]]></Node>
<StgValue><ssdm name="mul_i4_41"/></StgValue>
</operation>

<operation id="5930" st_id="1191" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:220 %mul_i4_42 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_43

]]></Node>
<StgValue><ssdm name="mul_i4_42"/></StgValue>
</operation>

<operation id="5931" st_id="1191" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:225 %mul_i4_43 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_44

]]></Node>
<StgValue><ssdm name="mul_i4_43"/></StgValue>
</operation>

<operation id="5932" st_id="1191" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:230 %mul_i4_44 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_45

]]></Node>
<StgValue><ssdm name="mul_i4_44"/></StgValue>
</operation>

<operation id="5933" st_id="1191" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:235 %mul_i4_45 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_46

]]></Node>
<StgValue><ssdm name="mul_i4_45"/></StgValue>
</operation>

<operation id="5934" st_id="1191" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:240 %mul_i4_46 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_47

]]></Node>
<StgValue><ssdm name="mul_i4_46"/></StgValue>
</operation>

<operation id="5935" st_id="1191" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:245 %mul_i4_47 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_48

]]></Node>
<StgValue><ssdm name="mul_i4_47"/></StgValue>
</operation>

<operation id="5936" st_id="1191" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:250 %mul_i4_48 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_49

]]></Node>
<StgValue><ssdm name="mul_i4_48"/></StgValue>
</operation>

<operation id="5937" st_id="1191" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:255 %mul_i4_49 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_50

]]></Node>
<StgValue><ssdm name="mul_i4_49"/></StgValue>
</operation>

<operation id="5938" st_id="1191" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:260 %mul_i4_50 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_51

]]></Node>
<StgValue><ssdm name="mul_i4_50"/></StgValue>
</operation>

<operation id="5939" st_id="1191" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:265 %mul_i4_51 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_52

]]></Node>
<StgValue><ssdm name="mul_i4_51"/></StgValue>
</operation>

<operation id="5940" st_id="1191" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:270 %mul_i4_52 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_53

]]></Node>
<StgValue><ssdm name="mul_i4_52"/></StgValue>
</operation>
</state>

<state id="1192" st_id="1192">

<operation id="5941" st_id="1192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:216 %or_ln116_41 = or i12 %tmp_12, i12 42

]]></Node>
<StgValue><ssdm name="or_ln116_41"/></StgValue>
</operation>

<operation id="5942" st_id="1192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="64" op_0_bw="12">
<![CDATA[
.split42:217 %zext_ln116_41 = zext i12 %or_ln116_41

]]></Node>
<StgValue><ssdm name="zext_ln116_41"/></StgValue>
</operation>

<operation id="5943" st_id="1192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:218 %delta_weights2_addr_42 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_41

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_42"/></StgValue>
</operation>

<operation id="5944" st_id="1192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:219 %store_ln116 = store i64 %mul_i4_41, i12 %delta_weights2_addr_42

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5945" st_id="1192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:221 %or_ln116_42 = or i12 %tmp_12, i12 43

]]></Node>
<StgValue><ssdm name="or_ln116_42"/></StgValue>
</operation>

<operation id="5946" st_id="1192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="64" op_0_bw="12">
<![CDATA[
.split42:222 %zext_ln116_42 = zext i12 %or_ln116_42

]]></Node>
<StgValue><ssdm name="zext_ln116_42"/></StgValue>
</operation>

<operation id="5947" st_id="1192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:223 %delta_weights2_addr_43 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_42

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_43"/></StgValue>
</operation>

<operation id="5948" st_id="1192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:224 %store_ln116 = store i64 %mul_i4_42, i12 %delta_weights2_addr_43

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5949" st_id="1192" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:225 %mul_i4_43 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_44

]]></Node>
<StgValue><ssdm name="mul_i4_43"/></StgValue>
</operation>

<operation id="5950" st_id="1192" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:230 %mul_i4_44 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_45

]]></Node>
<StgValue><ssdm name="mul_i4_44"/></StgValue>
</operation>

<operation id="5951" st_id="1192" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:235 %mul_i4_45 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_46

]]></Node>
<StgValue><ssdm name="mul_i4_45"/></StgValue>
</operation>

<operation id="5952" st_id="1192" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:240 %mul_i4_46 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_47

]]></Node>
<StgValue><ssdm name="mul_i4_46"/></StgValue>
</operation>

<operation id="5953" st_id="1192" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:245 %mul_i4_47 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_48

]]></Node>
<StgValue><ssdm name="mul_i4_47"/></StgValue>
</operation>

<operation id="5954" st_id="1192" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:250 %mul_i4_48 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_49

]]></Node>
<StgValue><ssdm name="mul_i4_48"/></StgValue>
</operation>

<operation id="5955" st_id="1192" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:255 %mul_i4_49 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_50

]]></Node>
<StgValue><ssdm name="mul_i4_49"/></StgValue>
</operation>

<operation id="5956" st_id="1192" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:260 %mul_i4_50 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_51

]]></Node>
<StgValue><ssdm name="mul_i4_50"/></StgValue>
</operation>

<operation id="5957" st_id="1192" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:265 %mul_i4_51 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_52

]]></Node>
<StgValue><ssdm name="mul_i4_51"/></StgValue>
</operation>

<operation id="5958" st_id="1192" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:270 %mul_i4_52 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_53

]]></Node>
<StgValue><ssdm name="mul_i4_52"/></StgValue>
</operation>

<operation id="5959" st_id="1192" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:275 %mul_i4_53 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_54

]]></Node>
<StgValue><ssdm name="mul_i4_53"/></StgValue>
</operation>

<operation id="5960" st_id="1192" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:280 %mul_i4_54 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_55

]]></Node>
<StgValue><ssdm name="mul_i4_54"/></StgValue>
</operation>
</state>

<state id="1193" st_id="1193">

<operation id="5961" st_id="1193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:226 %or_ln116_43 = or i12 %tmp_12, i12 44

]]></Node>
<StgValue><ssdm name="or_ln116_43"/></StgValue>
</operation>

<operation id="5962" st_id="1193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="64" op_0_bw="12">
<![CDATA[
.split42:227 %zext_ln116_43 = zext i12 %or_ln116_43

]]></Node>
<StgValue><ssdm name="zext_ln116_43"/></StgValue>
</operation>

<operation id="5963" st_id="1193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:228 %delta_weights2_addr_44 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_43

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_44"/></StgValue>
</operation>

<operation id="5964" st_id="1193" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:229 %store_ln116 = store i64 %mul_i4_43, i12 %delta_weights2_addr_44

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5965" st_id="1193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:231 %or_ln116_44 = or i12 %tmp_12, i12 45

]]></Node>
<StgValue><ssdm name="or_ln116_44"/></StgValue>
</operation>

<operation id="5966" st_id="1193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="64" op_0_bw="12">
<![CDATA[
.split42:232 %zext_ln116_44 = zext i12 %or_ln116_44

]]></Node>
<StgValue><ssdm name="zext_ln116_44"/></StgValue>
</operation>

<operation id="5967" st_id="1193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:233 %delta_weights2_addr_45 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_44

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_45"/></StgValue>
</operation>

<operation id="5968" st_id="1193" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:234 %store_ln116 = store i64 %mul_i4_44, i12 %delta_weights2_addr_45

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5969" st_id="1193" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:235 %mul_i4_45 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_46

]]></Node>
<StgValue><ssdm name="mul_i4_45"/></StgValue>
</operation>

<operation id="5970" st_id="1193" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:240 %mul_i4_46 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_47

]]></Node>
<StgValue><ssdm name="mul_i4_46"/></StgValue>
</operation>

<operation id="5971" st_id="1193" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:245 %mul_i4_47 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_48

]]></Node>
<StgValue><ssdm name="mul_i4_47"/></StgValue>
</operation>

<operation id="5972" st_id="1193" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:250 %mul_i4_48 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_49

]]></Node>
<StgValue><ssdm name="mul_i4_48"/></StgValue>
</operation>

<operation id="5973" st_id="1193" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:255 %mul_i4_49 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_50

]]></Node>
<StgValue><ssdm name="mul_i4_49"/></StgValue>
</operation>

<operation id="5974" st_id="1193" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:260 %mul_i4_50 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_51

]]></Node>
<StgValue><ssdm name="mul_i4_50"/></StgValue>
</operation>

<operation id="5975" st_id="1193" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:265 %mul_i4_51 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_52

]]></Node>
<StgValue><ssdm name="mul_i4_51"/></StgValue>
</operation>

<operation id="5976" st_id="1193" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:270 %mul_i4_52 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_53

]]></Node>
<StgValue><ssdm name="mul_i4_52"/></StgValue>
</operation>

<operation id="5977" st_id="1193" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:275 %mul_i4_53 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_54

]]></Node>
<StgValue><ssdm name="mul_i4_53"/></StgValue>
</operation>

<operation id="5978" st_id="1193" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:280 %mul_i4_54 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_55

]]></Node>
<StgValue><ssdm name="mul_i4_54"/></StgValue>
</operation>

<operation id="5979" st_id="1193" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:285 %mul_i4_55 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_56

]]></Node>
<StgValue><ssdm name="mul_i4_55"/></StgValue>
</operation>

<operation id="5980" st_id="1193" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:290 %mul_i4_56 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_57

]]></Node>
<StgValue><ssdm name="mul_i4_56"/></StgValue>
</operation>
</state>

<state id="1194" st_id="1194">

<operation id="5981" st_id="1194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:236 %or_ln116_45 = or i12 %tmp_12, i12 46

]]></Node>
<StgValue><ssdm name="or_ln116_45"/></StgValue>
</operation>

<operation id="5982" st_id="1194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="64" op_0_bw="12">
<![CDATA[
.split42:237 %zext_ln116_45 = zext i12 %or_ln116_45

]]></Node>
<StgValue><ssdm name="zext_ln116_45"/></StgValue>
</operation>

<operation id="5983" st_id="1194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:238 %delta_weights2_addr_46 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_45

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_46"/></StgValue>
</operation>

<operation id="5984" st_id="1194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:239 %store_ln116 = store i64 %mul_i4_45, i12 %delta_weights2_addr_46

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5985" st_id="1194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:241 %or_ln116_46 = or i12 %tmp_12, i12 47

]]></Node>
<StgValue><ssdm name="or_ln116_46"/></StgValue>
</operation>

<operation id="5986" st_id="1194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="64" op_0_bw="12">
<![CDATA[
.split42:242 %zext_ln116_46 = zext i12 %or_ln116_46

]]></Node>
<StgValue><ssdm name="zext_ln116_46"/></StgValue>
</operation>

<operation id="5987" st_id="1194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:243 %delta_weights2_addr_47 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_46

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_47"/></StgValue>
</operation>

<operation id="5988" st_id="1194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:244 %store_ln116 = store i64 %mul_i4_46, i12 %delta_weights2_addr_47

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="5989" st_id="1194" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:245 %mul_i4_47 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_48

]]></Node>
<StgValue><ssdm name="mul_i4_47"/></StgValue>
</operation>

<operation id="5990" st_id="1194" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:250 %mul_i4_48 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_49

]]></Node>
<StgValue><ssdm name="mul_i4_48"/></StgValue>
</operation>

<operation id="5991" st_id="1194" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:255 %mul_i4_49 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_50

]]></Node>
<StgValue><ssdm name="mul_i4_49"/></StgValue>
</operation>

<operation id="5992" st_id="1194" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:260 %mul_i4_50 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_51

]]></Node>
<StgValue><ssdm name="mul_i4_50"/></StgValue>
</operation>

<operation id="5993" st_id="1194" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:265 %mul_i4_51 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_52

]]></Node>
<StgValue><ssdm name="mul_i4_51"/></StgValue>
</operation>

<operation id="5994" st_id="1194" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:270 %mul_i4_52 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_53

]]></Node>
<StgValue><ssdm name="mul_i4_52"/></StgValue>
</operation>

<operation id="5995" st_id="1194" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:275 %mul_i4_53 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_54

]]></Node>
<StgValue><ssdm name="mul_i4_53"/></StgValue>
</operation>

<operation id="5996" st_id="1194" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:280 %mul_i4_54 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_55

]]></Node>
<StgValue><ssdm name="mul_i4_54"/></StgValue>
</operation>

<operation id="5997" st_id="1194" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:285 %mul_i4_55 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_56

]]></Node>
<StgValue><ssdm name="mul_i4_55"/></StgValue>
</operation>

<operation id="5998" st_id="1194" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:290 %mul_i4_56 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_57

]]></Node>
<StgValue><ssdm name="mul_i4_56"/></StgValue>
</operation>

<operation id="5999" st_id="1194" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:295 %mul_i4_57 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_58

]]></Node>
<StgValue><ssdm name="mul_i4_57"/></StgValue>
</operation>

<operation id="6000" st_id="1194" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:300 %mul_i4_58 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_59

]]></Node>
<StgValue><ssdm name="mul_i4_58"/></StgValue>
</operation>
</state>

<state id="1195" st_id="1195">

<operation id="6001" st_id="1195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:246 %or_ln116_47 = or i12 %tmp_12, i12 48

]]></Node>
<StgValue><ssdm name="or_ln116_47"/></StgValue>
</operation>

<operation id="6002" st_id="1195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="64" op_0_bw="12">
<![CDATA[
.split42:247 %zext_ln116_47 = zext i12 %or_ln116_47

]]></Node>
<StgValue><ssdm name="zext_ln116_47"/></StgValue>
</operation>

<operation id="6003" st_id="1195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:248 %delta_weights2_addr_48 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_47

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_48"/></StgValue>
</operation>

<operation id="6004" st_id="1195" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:249 %store_ln116 = store i64 %mul_i4_47, i12 %delta_weights2_addr_48

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="6005" st_id="1195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:251 %or_ln116_48 = or i12 %tmp_12, i12 49

]]></Node>
<StgValue><ssdm name="or_ln116_48"/></StgValue>
</operation>

<operation id="6006" st_id="1195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="64" op_0_bw="12">
<![CDATA[
.split42:252 %zext_ln116_48 = zext i12 %or_ln116_48

]]></Node>
<StgValue><ssdm name="zext_ln116_48"/></StgValue>
</operation>

<operation id="6007" st_id="1195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:253 %delta_weights2_addr_49 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_48

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_49"/></StgValue>
</operation>

<operation id="6008" st_id="1195" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:254 %store_ln116 = store i64 %mul_i4_48, i12 %delta_weights2_addr_49

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="6009" st_id="1195" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:255 %mul_i4_49 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_50

]]></Node>
<StgValue><ssdm name="mul_i4_49"/></StgValue>
</operation>

<operation id="6010" st_id="1195" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:260 %mul_i4_50 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_51

]]></Node>
<StgValue><ssdm name="mul_i4_50"/></StgValue>
</operation>

<operation id="6011" st_id="1195" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:265 %mul_i4_51 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_52

]]></Node>
<StgValue><ssdm name="mul_i4_51"/></StgValue>
</operation>

<operation id="6012" st_id="1195" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:270 %mul_i4_52 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_53

]]></Node>
<StgValue><ssdm name="mul_i4_52"/></StgValue>
</operation>

<operation id="6013" st_id="1195" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:275 %mul_i4_53 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_54

]]></Node>
<StgValue><ssdm name="mul_i4_53"/></StgValue>
</operation>

<operation id="6014" st_id="1195" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:280 %mul_i4_54 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_55

]]></Node>
<StgValue><ssdm name="mul_i4_54"/></StgValue>
</operation>

<operation id="6015" st_id="1195" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:285 %mul_i4_55 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_56

]]></Node>
<StgValue><ssdm name="mul_i4_55"/></StgValue>
</operation>

<operation id="6016" st_id="1195" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:290 %mul_i4_56 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_57

]]></Node>
<StgValue><ssdm name="mul_i4_56"/></StgValue>
</operation>

<operation id="6017" st_id="1195" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:295 %mul_i4_57 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_58

]]></Node>
<StgValue><ssdm name="mul_i4_57"/></StgValue>
</operation>

<operation id="6018" st_id="1195" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:300 %mul_i4_58 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_59

]]></Node>
<StgValue><ssdm name="mul_i4_58"/></StgValue>
</operation>

<operation id="6019" st_id="1195" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:305 %mul_i4_59 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_60

]]></Node>
<StgValue><ssdm name="mul_i4_59"/></StgValue>
</operation>

<operation id="6020" st_id="1195" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:310 %mul_i4_60 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_61

]]></Node>
<StgValue><ssdm name="mul_i4_60"/></StgValue>
</operation>
</state>

<state id="1196" st_id="1196">

<operation id="6021" st_id="1196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:256 %or_ln116_49 = or i12 %tmp_12, i12 50

]]></Node>
<StgValue><ssdm name="or_ln116_49"/></StgValue>
</operation>

<operation id="6022" st_id="1196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="64" op_0_bw="12">
<![CDATA[
.split42:257 %zext_ln116_49 = zext i12 %or_ln116_49

]]></Node>
<StgValue><ssdm name="zext_ln116_49"/></StgValue>
</operation>

<operation id="6023" st_id="1196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:258 %delta_weights2_addr_50 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_49

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_50"/></StgValue>
</operation>

<operation id="6024" st_id="1196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:259 %store_ln116 = store i64 %mul_i4_49, i12 %delta_weights2_addr_50

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="6025" st_id="1196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:261 %or_ln116_50 = or i12 %tmp_12, i12 51

]]></Node>
<StgValue><ssdm name="or_ln116_50"/></StgValue>
</operation>

<operation id="6026" st_id="1196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="64" op_0_bw="12">
<![CDATA[
.split42:262 %zext_ln116_50 = zext i12 %or_ln116_50

]]></Node>
<StgValue><ssdm name="zext_ln116_50"/></StgValue>
</operation>

<operation id="6027" st_id="1196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:263 %delta_weights2_addr_51 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_50

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_51"/></StgValue>
</operation>

<operation id="6028" st_id="1196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:264 %store_ln116 = store i64 %mul_i4_50, i12 %delta_weights2_addr_51

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="6029" st_id="1196" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:265 %mul_i4_51 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_52

]]></Node>
<StgValue><ssdm name="mul_i4_51"/></StgValue>
</operation>

<operation id="6030" st_id="1196" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:270 %mul_i4_52 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_53

]]></Node>
<StgValue><ssdm name="mul_i4_52"/></StgValue>
</operation>

<operation id="6031" st_id="1196" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:275 %mul_i4_53 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_54

]]></Node>
<StgValue><ssdm name="mul_i4_53"/></StgValue>
</operation>

<operation id="6032" st_id="1196" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:280 %mul_i4_54 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_55

]]></Node>
<StgValue><ssdm name="mul_i4_54"/></StgValue>
</operation>

<operation id="6033" st_id="1196" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:285 %mul_i4_55 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_56

]]></Node>
<StgValue><ssdm name="mul_i4_55"/></StgValue>
</operation>

<operation id="6034" st_id="1196" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:290 %mul_i4_56 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_57

]]></Node>
<StgValue><ssdm name="mul_i4_56"/></StgValue>
</operation>

<operation id="6035" st_id="1196" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:295 %mul_i4_57 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_58

]]></Node>
<StgValue><ssdm name="mul_i4_57"/></StgValue>
</operation>

<operation id="6036" st_id="1196" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:300 %mul_i4_58 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_59

]]></Node>
<StgValue><ssdm name="mul_i4_58"/></StgValue>
</operation>

<operation id="6037" st_id="1196" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:305 %mul_i4_59 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_60

]]></Node>
<StgValue><ssdm name="mul_i4_59"/></StgValue>
</operation>

<operation id="6038" st_id="1196" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:310 %mul_i4_60 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_61

]]></Node>
<StgValue><ssdm name="mul_i4_60"/></StgValue>
</operation>

<operation id="6039" st_id="1196" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:315 %mul_i4_61 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_62

]]></Node>
<StgValue><ssdm name="mul_i4_61"/></StgValue>
</operation>

<operation id="6040" st_id="1196" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:320 %mul_i4_62 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_63

]]></Node>
<StgValue><ssdm name="mul_i4_62"/></StgValue>
</operation>
</state>

<state id="1197" st_id="1197">

<operation id="6041" st_id="1197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:266 %or_ln116_51 = or i12 %tmp_12, i12 52

]]></Node>
<StgValue><ssdm name="or_ln116_51"/></StgValue>
</operation>

<operation id="6042" st_id="1197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="64" op_0_bw="12">
<![CDATA[
.split42:267 %zext_ln116_51 = zext i12 %or_ln116_51

]]></Node>
<StgValue><ssdm name="zext_ln116_51"/></StgValue>
</operation>

<operation id="6043" st_id="1197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:268 %delta_weights2_addr_52 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_51

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_52"/></StgValue>
</operation>

<operation id="6044" st_id="1197" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:269 %store_ln116 = store i64 %mul_i4_51, i12 %delta_weights2_addr_52

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="6045" st_id="1197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:271 %or_ln116_52 = or i12 %tmp_12, i12 53

]]></Node>
<StgValue><ssdm name="or_ln116_52"/></StgValue>
</operation>

<operation id="6046" st_id="1197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="64" op_0_bw="12">
<![CDATA[
.split42:272 %zext_ln116_52 = zext i12 %or_ln116_52

]]></Node>
<StgValue><ssdm name="zext_ln116_52"/></StgValue>
</operation>

<operation id="6047" st_id="1197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:273 %delta_weights2_addr_53 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_52

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_53"/></StgValue>
</operation>

<operation id="6048" st_id="1197" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:274 %store_ln116 = store i64 %mul_i4_52, i12 %delta_weights2_addr_53

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="6049" st_id="1197" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:275 %mul_i4_53 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_54

]]></Node>
<StgValue><ssdm name="mul_i4_53"/></StgValue>
</operation>

<operation id="6050" st_id="1197" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:280 %mul_i4_54 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_55

]]></Node>
<StgValue><ssdm name="mul_i4_54"/></StgValue>
</operation>

<operation id="6051" st_id="1197" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:285 %mul_i4_55 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_56

]]></Node>
<StgValue><ssdm name="mul_i4_55"/></StgValue>
</operation>

<operation id="6052" st_id="1197" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:290 %mul_i4_56 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_57

]]></Node>
<StgValue><ssdm name="mul_i4_56"/></StgValue>
</operation>

<operation id="6053" st_id="1197" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:295 %mul_i4_57 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_58

]]></Node>
<StgValue><ssdm name="mul_i4_57"/></StgValue>
</operation>

<operation id="6054" st_id="1197" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:300 %mul_i4_58 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_59

]]></Node>
<StgValue><ssdm name="mul_i4_58"/></StgValue>
</operation>

<operation id="6055" st_id="1197" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:305 %mul_i4_59 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_60

]]></Node>
<StgValue><ssdm name="mul_i4_59"/></StgValue>
</operation>

<operation id="6056" st_id="1197" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:310 %mul_i4_60 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_61

]]></Node>
<StgValue><ssdm name="mul_i4_60"/></StgValue>
</operation>

<operation id="6057" st_id="1197" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:315 %mul_i4_61 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_62

]]></Node>
<StgValue><ssdm name="mul_i4_61"/></StgValue>
</operation>

<operation id="6058" st_id="1197" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:320 %mul_i4_62 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_63

]]></Node>
<StgValue><ssdm name="mul_i4_62"/></StgValue>
</operation>
</state>

<state id="1198" st_id="1198">

<operation id="6059" st_id="1198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:276 %or_ln116_53 = or i12 %tmp_12, i12 54

]]></Node>
<StgValue><ssdm name="or_ln116_53"/></StgValue>
</operation>

<operation id="6060" st_id="1198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="64" op_0_bw="12">
<![CDATA[
.split42:277 %zext_ln116_53 = zext i12 %or_ln116_53

]]></Node>
<StgValue><ssdm name="zext_ln116_53"/></StgValue>
</operation>

<operation id="6061" st_id="1198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:278 %delta_weights2_addr_54 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_53

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_54"/></StgValue>
</operation>

<operation id="6062" st_id="1198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:279 %store_ln116 = store i64 %mul_i4_53, i12 %delta_weights2_addr_54

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="6063" st_id="1198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:281 %or_ln116_54 = or i12 %tmp_12, i12 55

]]></Node>
<StgValue><ssdm name="or_ln116_54"/></StgValue>
</operation>

<operation id="6064" st_id="1198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="64" op_0_bw="12">
<![CDATA[
.split42:282 %zext_ln116_54 = zext i12 %or_ln116_54

]]></Node>
<StgValue><ssdm name="zext_ln116_54"/></StgValue>
</operation>

<operation id="6065" st_id="1198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:283 %delta_weights2_addr_55 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_54

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_55"/></StgValue>
</operation>

<operation id="6066" st_id="1198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:284 %store_ln116 = store i64 %mul_i4_54, i12 %delta_weights2_addr_55

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="6067" st_id="1198" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:285 %mul_i4_55 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_56

]]></Node>
<StgValue><ssdm name="mul_i4_55"/></StgValue>
</operation>

<operation id="6068" st_id="1198" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:290 %mul_i4_56 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_57

]]></Node>
<StgValue><ssdm name="mul_i4_56"/></StgValue>
</operation>

<operation id="6069" st_id="1198" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:295 %mul_i4_57 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_58

]]></Node>
<StgValue><ssdm name="mul_i4_57"/></StgValue>
</operation>

<operation id="6070" st_id="1198" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:300 %mul_i4_58 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_59

]]></Node>
<StgValue><ssdm name="mul_i4_58"/></StgValue>
</operation>

<operation id="6071" st_id="1198" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:305 %mul_i4_59 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_60

]]></Node>
<StgValue><ssdm name="mul_i4_59"/></StgValue>
</operation>

<operation id="6072" st_id="1198" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:310 %mul_i4_60 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_61

]]></Node>
<StgValue><ssdm name="mul_i4_60"/></StgValue>
</operation>

<operation id="6073" st_id="1198" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:315 %mul_i4_61 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_62

]]></Node>
<StgValue><ssdm name="mul_i4_61"/></StgValue>
</operation>

<operation id="6074" st_id="1198" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:320 %mul_i4_62 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_63

]]></Node>
<StgValue><ssdm name="mul_i4_62"/></StgValue>
</operation>
</state>

<state id="1199" st_id="1199">

<operation id="6075" st_id="1199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:286 %or_ln116_55 = or i12 %tmp_12, i12 56

]]></Node>
<StgValue><ssdm name="or_ln116_55"/></StgValue>
</operation>

<operation id="6076" st_id="1199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="64" op_0_bw="12">
<![CDATA[
.split42:287 %zext_ln116_55 = zext i12 %or_ln116_55

]]></Node>
<StgValue><ssdm name="zext_ln116_55"/></StgValue>
</operation>

<operation id="6077" st_id="1199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:288 %delta_weights2_addr_56 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_55

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_56"/></StgValue>
</operation>

<operation id="6078" st_id="1199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:289 %store_ln116 = store i64 %mul_i4_55, i12 %delta_weights2_addr_56

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="6079" st_id="1199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:291 %or_ln116_56 = or i12 %tmp_12, i12 57

]]></Node>
<StgValue><ssdm name="or_ln116_56"/></StgValue>
</operation>

<operation id="6080" st_id="1199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="64" op_0_bw="12">
<![CDATA[
.split42:292 %zext_ln116_56 = zext i12 %or_ln116_56

]]></Node>
<StgValue><ssdm name="zext_ln116_56"/></StgValue>
</operation>

<operation id="6081" st_id="1199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:293 %delta_weights2_addr_57 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_56

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_57"/></StgValue>
</operation>

<operation id="6082" st_id="1199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:294 %store_ln116 = store i64 %mul_i4_56, i12 %delta_weights2_addr_57

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="6083" st_id="1199" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:295 %mul_i4_57 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_58

]]></Node>
<StgValue><ssdm name="mul_i4_57"/></StgValue>
</operation>

<operation id="6084" st_id="1199" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:300 %mul_i4_58 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_59

]]></Node>
<StgValue><ssdm name="mul_i4_58"/></StgValue>
</operation>

<operation id="6085" st_id="1199" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:305 %mul_i4_59 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_60

]]></Node>
<StgValue><ssdm name="mul_i4_59"/></StgValue>
</operation>

<operation id="6086" st_id="1199" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:310 %mul_i4_60 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_61

]]></Node>
<StgValue><ssdm name="mul_i4_60"/></StgValue>
</operation>

<operation id="6087" st_id="1199" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:315 %mul_i4_61 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_62

]]></Node>
<StgValue><ssdm name="mul_i4_61"/></StgValue>
</operation>

<operation id="6088" st_id="1199" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:320 %mul_i4_62 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_63

]]></Node>
<StgValue><ssdm name="mul_i4_62"/></StgValue>
</operation>
</state>

<state id="1200" st_id="1200">

<operation id="6089" st_id="1200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:296 %or_ln116_57 = or i12 %tmp_12, i12 58

]]></Node>
<StgValue><ssdm name="or_ln116_57"/></StgValue>
</operation>

<operation id="6090" st_id="1200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="64" op_0_bw="12">
<![CDATA[
.split42:297 %zext_ln116_57 = zext i12 %or_ln116_57

]]></Node>
<StgValue><ssdm name="zext_ln116_57"/></StgValue>
</operation>

<operation id="6091" st_id="1200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:298 %delta_weights2_addr_58 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_57

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_58"/></StgValue>
</operation>

<operation id="6092" st_id="1200" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:299 %store_ln116 = store i64 %mul_i4_57, i12 %delta_weights2_addr_58

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="6093" st_id="1200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:301 %or_ln116_58 = or i12 %tmp_12, i12 59

]]></Node>
<StgValue><ssdm name="or_ln116_58"/></StgValue>
</operation>

<operation id="6094" st_id="1200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="64" op_0_bw="12">
<![CDATA[
.split42:302 %zext_ln116_58 = zext i12 %or_ln116_58

]]></Node>
<StgValue><ssdm name="zext_ln116_58"/></StgValue>
</operation>

<operation id="6095" st_id="1200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:303 %delta_weights2_addr_59 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_58

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_59"/></StgValue>
</operation>

<operation id="6096" st_id="1200" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:304 %store_ln116 = store i64 %mul_i4_58, i12 %delta_weights2_addr_59

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="6097" st_id="1200" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:305 %mul_i4_59 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_60

]]></Node>
<StgValue><ssdm name="mul_i4_59"/></StgValue>
</operation>

<operation id="6098" st_id="1200" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:310 %mul_i4_60 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_61

]]></Node>
<StgValue><ssdm name="mul_i4_60"/></StgValue>
</operation>

<operation id="6099" st_id="1200" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:315 %mul_i4_61 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_62

]]></Node>
<StgValue><ssdm name="mul_i4_61"/></StgValue>
</operation>

<operation id="6100" st_id="1200" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:320 %mul_i4_62 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_63

]]></Node>
<StgValue><ssdm name="mul_i4_62"/></StgValue>
</operation>
</state>

<state id="1201" st_id="1201">

<operation id="6101" st_id="1201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:306 %or_ln116_59 = or i12 %tmp_12, i12 60

]]></Node>
<StgValue><ssdm name="or_ln116_59"/></StgValue>
</operation>

<operation id="6102" st_id="1201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="64" op_0_bw="12">
<![CDATA[
.split42:307 %zext_ln116_59 = zext i12 %or_ln116_59

]]></Node>
<StgValue><ssdm name="zext_ln116_59"/></StgValue>
</operation>

<operation id="6103" st_id="1201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:308 %delta_weights2_addr_60 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_59

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_60"/></StgValue>
</operation>

<operation id="6104" st_id="1201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:309 %store_ln116 = store i64 %mul_i4_59, i12 %delta_weights2_addr_60

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="6105" st_id="1201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:311 %or_ln116_60 = or i12 %tmp_12, i12 61

]]></Node>
<StgValue><ssdm name="or_ln116_60"/></StgValue>
</operation>

<operation id="6106" st_id="1201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="64" op_0_bw="12">
<![CDATA[
.split42:312 %zext_ln116_60 = zext i12 %or_ln116_60

]]></Node>
<StgValue><ssdm name="zext_ln116_60"/></StgValue>
</operation>

<operation id="6107" st_id="1201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:313 %delta_weights2_addr_61 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_60

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_61"/></StgValue>
</operation>

<operation id="6108" st_id="1201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:314 %store_ln116 = store i64 %mul_i4_60, i12 %delta_weights2_addr_61

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="6109" st_id="1201" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:315 %mul_i4_61 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_62

]]></Node>
<StgValue><ssdm name="mul_i4_61"/></StgValue>
</operation>

<operation id="6110" st_id="1201" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split42:320 %mul_i4_62 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_63

]]></Node>
<StgValue><ssdm name="mul_i4_62"/></StgValue>
</operation>
</state>

<state id="1202" st_id="1202">

<operation id="6111" st_id="1202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split42:1 %specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln113"/></StgValue>
</operation>

<operation id="6112" st_id="1202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:316 %or_ln116_61 = or i12 %tmp_12, i12 62

]]></Node>
<StgValue><ssdm name="or_ln116_61"/></StgValue>
</operation>

<operation id="6113" st_id="1202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="64" op_0_bw="12">
<![CDATA[
.split42:317 %zext_ln116_61 = zext i12 %or_ln116_61

]]></Node>
<StgValue><ssdm name="zext_ln116_61"/></StgValue>
</operation>

<operation id="6114" st_id="1202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:318 %delta_weights2_addr_62 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_61

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_62"/></StgValue>
</operation>

<operation id="6115" st_id="1202" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:319 %store_ln116 = store i64 %mul_i4_61, i12 %delta_weights2_addr_62

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="6116" st_id="1202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split42:321 %or_ln116_62 = or i12 %tmp_12, i12 63

]]></Node>
<StgValue><ssdm name="or_ln116_62"/></StgValue>
</operation>

<operation id="6117" st_id="1202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="64" op_0_bw="12">
<![CDATA[
.split42:322 %zext_ln116_62 = zext i12 %or_ln116_62

]]></Node>
<StgValue><ssdm name="zext_ln116_62"/></StgValue>
</operation>

<operation id="6118" st_id="1202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:323 %delta_weights2_addr_63 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_62

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_63"/></StgValue>
</operation>

<operation id="6119" st_id="1202" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split42:324 %store_ln116 = store i64 %mul_i4_62, i12 %delta_weights2_addr_63

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="6120" st_id="1202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="0" op_0_bw="0">
<![CDATA[
.split42:325 %br_ln0 = br void %get_oracle_activations2.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="1203" st_id="1203">

<operation id="6121" st_id="1203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="0" op_0_bw="0">
<![CDATA[
get_delta_matrix_weights2.exit.preheader:0 %br_ln0 = br void %get_delta_matrix_weights2.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="1204" st_id="1204">

<operation id="6122" st_id="1204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
get_delta_matrix_weights2.exit:0 %i_25 = phi i7 %add_ln126, void %.split46, i7 0, void %get_delta_matrix_weights2.exit.preheader

]]></Node>
<StgValue><ssdm name="i_25"/></StgValue>
</operation>

<operation id="6123" st_id="1204" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
get_delta_matrix_weights2.exit:1 %add_ln126 = add i7 %i_25, i7 1

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="6124" st_id="1204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
get_delta_matrix_weights2.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="6125" st_id="1204" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
get_delta_matrix_weights2.exit:3 %icmp_ln126 = icmp_eq  i7 %i_25, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln126"/></StgValue>
</operation>

<operation id="6126" st_id="1204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
get_delta_matrix_weights2.exit:4 %empty_93 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="6127" st_id="1204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
get_delta_matrix_weights2.exit:5 %br_ln126 = br i1 %icmp_ln126, void %.split46, void %get_oracle_activations1.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="6128" st_id="1204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="6" op_0_bw="7">
<![CDATA[
.split46:3 %empty_94 = trunc i7 %i_25

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="6129" st_id="1204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split46:4 %tmp_13 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_94, i6 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="6130" st_id="1204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="64" op_0_bw="12">
<![CDATA[
.split46:5 %zext_ln129 = zext i12 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="6131" st_id="1204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:6 %weights2_addr_64 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="weights2_addr_64"/></StgValue>
</operation>

<operation id="6132" st_id="1204" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="64" op_0_bw="12">
<![CDATA[
.split46:7 %weights2_load_64 = load i12 %weights2_addr_64

]]></Node>
<StgValue><ssdm name="weights2_load_64"/></StgValue>
</operation>
</state>

<state id="1205" st_id="1205">

<operation id="6133" st_id="1205" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="64" op_0_bw="12">
<![CDATA[
.split46:7 %weights2_load_64 = load i12 %weights2_addr_64

]]></Node>
<StgValue><ssdm name="weights2_load_64"/></StgValue>
</operation>

<operation id="6134" st_id="1205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:11 %or_ln129 = or i12 %tmp_13, i12 1

]]></Node>
<StgValue><ssdm name="or_ln129"/></StgValue>
</operation>

<operation id="6135" st_id="1205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="64" op_0_bw="12">
<![CDATA[
.split46:12 %zext_ln129_1 = zext i12 %or_ln129

]]></Node>
<StgValue><ssdm name="zext_ln129_1"/></StgValue>
</operation>

<operation id="6136" st_id="1205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:13 %weights2_addr_65 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_1

]]></Node>
<StgValue><ssdm name="weights2_addr_65"/></StgValue>
</operation>

<operation id="6137" st_id="1205" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="64" op_0_bw="12">
<![CDATA[
.split46:14 %weights2_load_65 = load i12 %weights2_addr_65

]]></Node>
<StgValue><ssdm name="weights2_load_65"/></StgValue>
</operation>
</state>

<state id="1206" st_id="1206">

<operation id="6138" st_id="1206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="64" op_0_bw="64">
<![CDATA[
.split46:8 %bitcast_ln129 = bitcast i64 %weights2_load_64

]]></Node>
<StgValue><ssdm name="bitcast_ln129"/></StgValue>
</operation>

<operation id="6139" st_id="1206" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:9 %mul6_i4 = dmul i64 %oracle_activations2_load, i64 %bitcast_ln129

]]></Node>
<StgValue><ssdm name="mul6_i4"/></StgValue>
</operation>

<operation id="6140" st_id="1206" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="64" op_0_bw="12">
<![CDATA[
.split46:14 %weights2_load_65 = load i12 %weights2_addr_65

]]></Node>
<StgValue><ssdm name="weights2_load_65"/></StgValue>
</operation>

<operation id="6141" st_id="1206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:18 %or_ln129_1 = or i12 %tmp_13, i12 2

]]></Node>
<StgValue><ssdm name="or_ln129_1"/></StgValue>
</operation>

<operation id="6142" st_id="1206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="64" op_0_bw="12">
<![CDATA[
.split46:19 %zext_ln129_2 = zext i12 %or_ln129_1

]]></Node>
<StgValue><ssdm name="zext_ln129_2"/></StgValue>
</operation>

<operation id="6143" st_id="1206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:20 %weights2_addr_66 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_2

]]></Node>
<StgValue><ssdm name="weights2_addr_66"/></StgValue>
</operation>

<operation id="6144" st_id="1206" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="64" op_0_bw="12">
<![CDATA[
.split46:21 %weights2_load_66 = load i12 %weights2_addr_66

]]></Node>
<StgValue><ssdm name="weights2_load_66"/></StgValue>
</operation>
</state>

<state id="1207" st_id="1207">

<operation id="6145" st_id="1207" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:9 %mul6_i4 = dmul i64 %oracle_activations2_load, i64 %bitcast_ln129

]]></Node>
<StgValue><ssdm name="mul6_i4"/></StgValue>
</operation>

<operation id="6146" st_id="1207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="64" op_0_bw="64">
<![CDATA[
.split46:15 %bitcast_ln129_1 = bitcast i64 %weights2_load_65

]]></Node>
<StgValue><ssdm name="bitcast_ln129_1"/></StgValue>
</operation>

<operation id="6147" st_id="1207" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:16 %mul6_i4_1 = dmul i64 %oracle_activations2_load_1, i64 %bitcast_ln129_1

]]></Node>
<StgValue><ssdm name="mul6_i4_1"/></StgValue>
</operation>

<operation id="6148" st_id="1207" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="64" op_0_bw="12">
<![CDATA[
.split46:21 %weights2_load_66 = load i12 %weights2_addr_66

]]></Node>
<StgValue><ssdm name="weights2_load_66"/></StgValue>
</operation>

<operation id="6149" st_id="1207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:25 %or_ln129_2 = or i12 %tmp_13, i12 3

]]></Node>
<StgValue><ssdm name="or_ln129_2"/></StgValue>
</operation>

<operation id="6150" st_id="1207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="64" op_0_bw="12">
<![CDATA[
.split46:26 %zext_ln129_3 = zext i12 %or_ln129_2

]]></Node>
<StgValue><ssdm name="zext_ln129_3"/></StgValue>
</operation>

<operation id="6151" st_id="1207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:27 %weights2_addr_67 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_3

]]></Node>
<StgValue><ssdm name="weights2_addr_67"/></StgValue>
</operation>

<operation id="6152" st_id="1207" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="64" op_0_bw="12">
<![CDATA[
.split46:28 %weights2_load_67 = load i12 %weights2_addr_67

]]></Node>
<StgValue><ssdm name="weights2_load_67"/></StgValue>
</operation>
</state>

<state id="1208" st_id="1208">

<operation id="6153" st_id="1208" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:9 %mul6_i4 = dmul i64 %oracle_activations2_load, i64 %bitcast_ln129

]]></Node>
<StgValue><ssdm name="mul6_i4"/></StgValue>
</operation>

<operation id="6154" st_id="1208" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:16 %mul6_i4_1 = dmul i64 %oracle_activations2_load_1, i64 %bitcast_ln129_1

]]></Node>
<StgValue><ssdm name="mul6_i4_1"/></StgValue>
</operation>

<operation id="6155" st_id="1208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="64" op_0_bw="64">
<![CDATA[
.split46:22 %bitcast_ln129_2 = bitcast i64 %weights2_load_66

]]></Node>
<StgValue><ssdm name="bitcast_ln129_2"/></StgValue>
</operation>

<operation id="6156" st_id="1208" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:23 %mul6_i4_2 = dmul i64 %oracle_activations2_load_2, i64 %bitcast_ln129_2

]]></Node>
<StgValue><ssdm name="mul6_i4_2"/></StgValue>
</operation>

<operation id="6157" st_id="1208" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="64" op_0_bw="12">
<![CDATA[
.split46:28 %weights2_load_67 = load i12 %weights2_addr_67

]]></Node>
<StgValue><ssdm name="weights2_load_67"/></StgValue>
</operation>

<operation id="6158" st_id="1208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:32 %or_ln129_3 = or i12 %tmp_13, i12 4

]]></Node>
<StgValue><ssdm name="or_ln129_3"/></StgValue>
</operation>

<operation id="6159" st_id="1208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="12">
<![CDATA[
.split46:33 %zext_ln129_4 = zext i12 %or_ln129_3

]]></Node>
<StgValue><ssdm name="zext_ln129_4"/></StgValue>
</operation>

<operation id="6160" st_id="1208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:34 %weights2_addr_68 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_4

]]></Node>
<StgValue><ssdm name="weights2_addr_68"/></StgValue>
</operation>

<operation id="6161" st_id="1208" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="64" op_0_bw="12">
<![CDATA[
.split46:35 %weights2_load_68 = load i12 %weights2_addr_68

]]></Node>
<StgValue><ssdm name="weights2_load_68"/></StgValue>
</operation>
</state>

<state id="1209" st_id="1209">

<operation id="6162" st_id="1209" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:9 %mul6_i4 = dmul i64 %oracle_activations2_load, i64 %bitcast_ln129

]]></Node>
<StgValue><ssdm name="mul6_i4"/></StgValue>
</operation>

<operation id="6163" st_id="1209" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:16 %mul6_i4_1 = dmul i64 %oracle_activations2_load_1, i64 %bitcast_ln129_1

]]></Node>
<StgValue><ssdm name="mul6_i4_1"/></StgValue>
</operation>

<operation id="6164" st_id="1209" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:23 %mul6_i4_2 = dmul i64 %oracle_activations2_load_2, i64 %bitcast_ln129_2

]]></Node>
<StgValue><ssdm name="mul6_i4_2"/></StgValue>
</operation>

<operation id="6165" st_id="1209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="64" op_0_bw="64">
<![CDATA[
.split46:29 %bitcast_ln129_3 = bitcast i64 %weights2_load_67

]]></Node>
<StgValue><ssdm name="bitcast_ln129_3"/></StgValue>
</operation>

<operation id="6166" st_id="1209" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:30 %mul6_i4_3 = dmul i64 %oracle_activations2_load_3, i64 %bitcast_ln129_3

]]></Node>
<StgValue><ssdm name="mul6_i4_3"/></StgValue>
</operation>

<operation id="6167" st_id="1209" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="64" op_0_bw="12">
<![CDATA[
.split46:35 %weights2_load_68 = load i12 %weights2_addr_68

]]></Node>
<StgValue><ssdm name="weights2_load_68"/></StgValue>
</operation>

<operation id="6168" st_id="1209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:39 %or_ln129_4 = or i12 %tmp_13, i12 5

]]></Node>
<StgValue><ssdm name="or_ln129_4"/></StgValue>
</operation>

<operation id="6169" st_id="1209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="64" op_0_bw="12">
<![CDATA[
.split46:40 %zext_ln129_5 = zext i12 %or_ln129_4

]]></Node>
<StgValue><ssdm name="zext_ln129_5"/></StgValue>
</operation>

<operation id="6170" st_id="1209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:41 %weights2_addr_69 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_5

]]></Node>
<StgValue><ssdm name="weights2_addr_69"/></StgValue>
</operation>

<operation id="6171" st_id="1209" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="64" op_0_bw="12">
<![CDATA[
.split46:42 %weights2_load_69 = load i12 %weights2_addr_69

]]></Node>
<StgValue><ssdm name="weights2_load_69"/></StgValue>
</operation>
</state>

<state id="1210" st_id="1210">

<operation id="6172" st_id="1210" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:9 %mul6_i4 = dmul i64 %oracle_activations2_load, i64 %bitcast_ln129

]]></Node>
<StgValue><ssdm name="mul6_i4"/></StgValue>
</operation>

<operation id="6173" st_id="1210" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:16 %mul6_i4_1 = dmul i64 %oracle_activations2_load_1, i64 %bitcast_ln129_1

]]></Node>
<StgValue><ssdm name="mul6_i4_1"/></StgValue>
</operation>

<operation id="6174" st_id="1210" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:23 %mul6_i4_2 = dmul i64 %oracle_activations2_load_2, i64 %bitcast_ln129_2

]]></Node>
<StgValue><ssdm name="mul6_i4_2"/></StgValue>
</operation>

<operation id="6175" st_id="1210" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:30 %mul6_i4_3 = dmul i64 %oracle_activations2_load_3, i64 %bitcast_ln129_3

]]></Node>
<StgValue><ssdm name="mul6_i4_3"/></StgValue>
</operation>

<operation id="6176" st_id="1210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="64" op_0_bw="64">
<![CDATA[
.split46:36 %bitcast_ln129_4 = bitcast i64 %weights2_load_68

]]></Node>
<StgValue><ssdm name="bitcast_ln129_4"/></StgValue>
</operation>

<operation id="6177" st_id="1210" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:37 %mul6_i4_4 = dmul i64 %oracle_activations2_load_4, i64 %bitcast_ln129_4

]]></Node>
<StgValue><ssdm name="mul6_i4_4"/></StgValue>
</operation>

<operation id="6178" st_id="1210" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="64" op_0_bw="12">
<![CDATA[
.split46:42 %weights2_load_69 = load i12 %weights2_addr_69

]]></Node>
<StgValue><ssdm name="weights2_load_69"/></StgValue>
</operation>

<operation id="6179" st_id="1210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:46 %or_ln129_5 = or i12 %tmp_13, i12 6

]]></Node>
<StgValue><ssdm name="or_ln129_5"/></StgValue>
</operation>

<operation id="6180" st_id="1210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="64" op_0_bw="12">
<![CDATA[
.split46:47 %zext_ln129_6 = zext i12 %or_ln129_5

]]></Node>
<StgValue><ssdm name="zext_ln129_6"/></StgValue>
</operation>

<operation id="6181" st_id="1210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:48 %weights2_addr_70 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_6

]]></Node>
<StgValue><ssdm name="weights2_addr_70"/></StgValue>
</operation>

<operation id="6182" st_id="1210" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="64" op_0_bw="12">
<![CDATA[
.split46:49 %weights2_load_70 = load i12 %weights2_addr_70

]]></Node>
<StgValue><ssdm name="weights2_load_70"/></StgValue>
</operation>
</state>

<state id="1211" st_id="1211">

<operation id="6183" st_id="1211" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:9 %mul6_i4 = dmul i64 %oracle_activations2_load, i64 %bitcast_ln129

]]></Node>
<StgValue><ssdm name="mul6_i4"/></StgValue>
</operation>

<operation id="6184" st_id="1211" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:16 %mul6_i4_1 = dmul i64 %oracle_activations2_load_1, i64 %bitcast_ln129_1

]]></Node>
<StgValue><ssdm name="mul6_i4_1"/></StgValue>
</operation>

<operation id="6185" st_id="1211" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:23 %mul6_i4_2 = dmul i64 %oracle_activations2_load_2, i64 %bitcast_ln129_2

]]></Node>
<StgValue><ssdm name="mul6_i4_2"/></StgValue>
</operation>

<operation id="6186" st_id="1211" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:30 %mul6_i4_3 = dmul i64 %oracle_activations2_load_3, i64 %bitcast_ln129_3

]]></Node>
<StgValue><ssdm name="mul6_i4_3"/></StgValue>
</operation>

<operation id="6187" st_id="1211" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:37 %mul6_i4_4 = dmul i64 %oracle_activations2_load_4, i64 %bitcast_ln129_4

]]></Node>
<StgValue><ssdm name="mul6_i4_4"/></StgValue>
</operation>

<operation id="6188" st_id="1211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="64" op_0_bw="64">
<![CDATA[
.split46:43 %bitcast_ln129_5 = bitcast i64 %weights2_load_69

]]></Node>
<StgValue><ssdm name="bitcast_ln129_5"/></StgValue>
</operation>

<operation id="6189" st_id="1211" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:44 %mul6_i4_5 = dmul i64 %oracle_activations2_load_5, i64 %bitcast_ln129_5

]]></Node>
<StgValue><ssdm name="mul6_i4_5"/></StgValue>
</operation>

<operation id="6190" st_id="1211" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="64" op_0_bw="12">
<![CDATA[
.split46:49 %weights2_load_70 = load i12 %weights2_addr_70

]]></Node>
<StgValue><ssdm name="weights2_load_70"/></StgValue>
</operation>

<operation id="6191" st_id="1211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:53 %or_ln129_6 = or i12 %tmp_13, i12 7

]]></Node>
<StgValue><ssdm name="or_ln129_6"/></StgValue>
</operation>

<operation id="6192" st_id="1211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="64" op_0_bw="12">
<![CDATA[
.split46:54 %zext_ln129_7 = zext i12 %or_ln129_6

]]></Node>
<StgValue><ssdm name="zext_ln129_7"/></StgValue>
</operation>

<operation id="6193" st_id="1211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:55 %weights2_addr_71 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_7

]]></Node>
<StgValue><ssdm name="weights2_addr_71"/></StgValue>
</operation>

<operation id="6194" st_id="1211" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="64" op_0_bw="12">
<![CDATA[
.split46:56 %weights2_load_71 = load i12 %weights2_addr_71

]]></Node>
<StgValue><ssdm name="weights2_load_71"/></StgValue>
</operation>
</state>

<state id="1212" st_id="1212">

<operation id="6195" st_id="1212" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:10 %add9_i4 = dadd i64 %mul6_i4, i64 0

]]></Node>
<StgValue><ssdm name="add9_i4"/></StgValue>
</operation>

<operation id="6196" st_id="1212" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:16 %mul6_i4_1 = dmul i64 %oracle_activations2_load_1, i64 %bitcast_ln129_1

]]></Node>
<StgValue><ssdm name="mul6_i4_1"/></StgValue>
</operation>

<operation id="6197" st_id="1212" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:23 %mul6_i4_2 = dmul i64 %oracle_activations2_load_2, i64 %bitcast_ln129_2

]]></Node>
<StgValue><ssdm name="mul6_i4_2"/></StgValue>
</operation>

<operation id="6198" st_id="1212" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:30 %mul6_i4_3 = dmul i64 %oracle_activations2_load_3, i64 %bitcast_ln129_3

]]></Node>
<StgValue><ssdm name="mul6_i4_3"/></StgValue>
</operation>

<operation id="6199" st_id="1212" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:37 %mul6_i4_4 = dmul i64 %oracle_activations2_load_4, i64 %bitcast_ln129_4

]]></Node>
<StgValue><ssdm name="mul6_i4_4"/></StgValue>
</operation>

<operation id="6200" st_id="1212" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:44 %mul6_i4_5 = dmul i64 %oracle_activations2_load_5, i64 %bitcast_ln129_5

]]></Node>
<StgValue><ssdm name="mul6_i4_5"/></StgValue>
</operation>

<operation id="6201" st_id="1212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="64" op_0_bw="64">
<![CDATA[
.split46:50 %bitcast_ln129_6 = bitcast i64 %weights2_load_70

]]></Node>
<StgValue><ssdm name="bitcast_ln129_6"/></StgValue>
</operation>

<operation id="6202" st_id="1212" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:51 %mul6_i4_6 = dmul i64 %oracle_activations2_load_6, i64 %bitcast_ln129_6

]]></Node>
<StgValue><ssdm name="mul6_i4_6"/></StgValue>
</operation>

<operation id="6203" st_id="1212" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="64" op_0_bw="12">
<![CDATA[
.split46:56 %weights2_load_71 = load i12 %weights2_addr_71

]]></Node>
<StgValue><ssdm name="weights2_load_71"/></StgValue>
</operation>

<operation id="6204" st_id="1212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:60 %or_ln129_7 = or i12 %tmp_13, i12 8

]]></Node>
<StgValue><ssdm name="or_ln129_7"/></StgValue>
</operation>

<operation id="6205" st_id="1212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="64" op_0_bw="12">
<![CDATA[
.split46:61 %zext_ln129_8 = zext i12 %or_ln129_7

]]></Node>
<StgValue><ssdm name="zext_ln129_8"/></StgValue>
</operation>

<operation id="6206" st_id="1212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:62 %weights2_addr_72 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_8

]]></Node>
<StgValue><ssdm name="weights2_addr_72"/></StgValue>
</operation>

<operation id="6207" st_id="1212" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="64" op_0_bw="12">
<![CDATA[
.split46:63 %weights2_load_72 = load i12 %weights2_addr_72

]]></Node>
<StgValue><ssdm name="weights2_load_72"/></StgValue>
</operation>
</state>

<state id="1213" st_id="1213">

<operation id="6208" st_id="1213" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:10 %add9_i4 = dadd i64 %mul6_i4, i64 0

]]></Node>
<StgValue><ssdm name="add9_i4"/></StgValue>
</operation>

<operation id="6209" st_id="1213" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:23 %mul6_i4_2 = dmul i64 %oracle_activations2_load_2, i64 %bitcast_ln129_2

]]></Node>
<StgValue><ssdm name="mul6_i4_2"/></StgValue>
</operation>

<operation id="6210" st_id="1213" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:30 %mul6_i4_3 = dmul i64 %oracle_activations2_load_3, i64 %bitcast_ln129_3

]]></Node>
<StgValue><ssdm name="mul6_i4_3"/></StgValue>
</operation>

<operation id="6211" st_id="1213" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:37 %mul6_i4_4 = dmul i64 %oracle_activations2_load_4, i64 %bitcast_ln129_4

]]></Node>
<StgValue><ssdm name="mul6_i4_4"/></StgValue>
</operation>

<operation id="6212" st_id="1213" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:44 %mul6_i4_5 = dmul i64 %oracle_activations2_load_5, i64 %bitcast_ln129_5

]]></Node>
<StgValue><ssdm name="mul6_i4_5"/></StgValue>
</operation>

<operation id="6213" st_id="1213" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:51 %mul6_i4_6 = dmul i64 %oracle_activations2_load_6, i64 %bitcast_ln129_6

]]></Node>
<StgValue><ssdm name="mul6_i4_6"/></StgValue>
</operation>

<operation id="6214" st_id="1213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="64" op_0_bw="64">
<![CDATA[
.split46:57 %bitcast_ln129_7 = bitcast i64 %weights2_load_71

]]></Node>
<StgValue><ssdm name="bitcast_ln129_7"/></StgValue>
</operation>

<operation id="6215" st_id="1213" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:58 %mul6_i4_7 = dmul i64 %oracle_activations2_load_7, i64 %bitcast_ln129_7

]]></Node>
<StgValue><ssdm name="mul6_i4_7"/></StgValue>
</operation>

<operation id="6216" st_id="1213" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="64" op_0_bw="12">
<![CDATA[
.split46:63 %weights2_load_72 = load i12 %weights2_addr_72

]]></Node>
<StgValue><ssdm name="weights2_load_72"/></StgValue>
</operation>

<operation id="6217" st_id="1213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:67 %or_ln129_8 = or i12 %tmp_13, i12 9

]]></Node>
<StgValue><ssdm name="or_ln129_8"/></StgValue>
</operation>

<operation id="6218" st_id="1213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="64" op_0_bw="12">
<![CDATA[
.split46:68 %zext_ln129_9 = zext i12 %or_ln129_8

]]></Node>
<StgValue><ssdm name="zext_ln129_9"/></StgValue>
</operation>

<operation id="6219" st_id="1213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:69 %weights2_addr_73 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_9

]]></Node>
<StgValue><ssdm name="weights2_addr_73"/></StgValue>
</operation>

<operation id="6220" st_id="1213" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="64" op_0_bw="12">
<![CDATA[
.split46:70 %weights2_load_73 = load i12 %weights2_addr_73

]]></Node>
<StgValue><ssdm name="weights2_load_73"/></StgValue>
</operation>
</state>

<state id="1214" st_id="1214">

<operation id="6221" st_id="1214" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:10 %add9_i4 = dadd i64 %mul6_i4, i64 0

]]></Node>
<StgValue><ssdm name="add9_i4"/></StgValue>
</operation>

<operation id="6222" st_id="1214" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:30 %mul6_i4_3 = dmul i64 %oracle_activations2_load_3, i64 %bitcast_ln129_3

]]></Node>
<StgValue><ssdm name="mul6_i4_3"/></StgValue>
</operation>

<operation id="6223" st_id="1214" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:37 %mul6_i4_4 = dmul i64 %oracle_activations2_load_4, i64 %bitcast_ln129_4

]]></Node>
<StgValue><ssdm name="mul6_i4_4"/></StgValue>
</operation>

<operation id="6224" st_id="1214" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:44 %mul6_i4_5 = dmul i64 %oracle_activations2_load_5, i64 %bitcast_ln129_5

]]></Node>
<StgValue><ssdm name="mul6_i4_5"/></StgValue>
</operation>

<operation id="6225" st_id="1214" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:51 %mul6_i4_6 = dmul i64 %oracle_activations2_load_6, i64 %bitcast_ln129_6

]]></Node>
<StgValue><ssdm name="mul6_i4_6"/></StgValue>
</operation>

<operation id="6226" st_id="1214" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:58 %mul6_i4_7 = dmul i64 %oracle_activations2_load_7, i64 %bitcast_ln129_7

]]></Node>
<StgValue><ssdm name="mul6_i4_7"/></StgValue>
</operation>

<operation id="6227" st_id="1214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="64" op_0_bw="64">
<![CDATA[
.split46:64 %bitcast_ln129_8 = bitcast i64 %weights2_load_72

]]></Node>
<StgValue><ssdm name="bitcast_ln129_8"/></StgValue>
</operation>

<operation id="6228" st_id="1214" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:65 %mul6_i4_8 = dmul i64 %oracle_activations2_load_8, i64 %bitcast_ln129_8

]]></Node>
<StgValue><ssdm name="mul6_i4_8"/></StgValue>
</operation>

<operation id="6229" st_id="1214" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="64" op_0_bw="12">
<![CDATA[
.split46:70 %weights2_load_73 = load i12 %weights2_addr_73

]]></Node>
<StgValue><ssdm name="weights2_load_73"/></StgValue>
</operation>

<operation id="6230" st_id="1214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:74 %or_ln129_9 = or i12 %tmp_13, i12 10

]]></Node>
<StgValue><ssdm name="or_ln129_9"/></StgValue>
</operation>

<operation id="6231" st_id="1214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="64" op_0_bw="12">
<![CDATA[
.split46:75 %zext_ln129_10 = zext i12 %or_ln129_9

]]></Node>
<StgValue><ssdm name="zext_ln129_10"/></StgValue>
</operation>

<operation id="6232" st_id="1214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:76 %weights2_addr_74 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_10

]]></Node>
<StgValue><ssdm name="weights2_addr_74"/></StgValue>
</operation>

<operation id="6233" st_id="1214" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="64" op_0_bw="12">
<![CDATA[
.split46:77 %weights2_load_74 = load i12 %weights2_addr_74

]]></Node>
<StgValue><ssdm name="weights2_load_74"/></StgValue>
</operation>
</state>

<state id="1215" st_id="1215">

<operation id="6234" st_id="1215" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:10 %add9_i4 = dadd i64 %mul6_i4, i64 0

]]></Node>
<StgValue><ssdm name="add9_i4"/></StgValue>
</operation>

<operation id="6235" st_id="1215" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:37 %mul6_i4_4 = dmul i64 %oracle_activations2_load_4, i64 %bitcast_ln129_4

]]></Node>
<StgValue><ssdm name="mul6_i4_4"/></StgValue>
</operation>

<operation id="6236" st_id="1215" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:44 %mul6_i4_5 = dmul i64 %oracle_activations2_load_5, i64 %bitcast_ln129_5

]]></Node>
<StgValue><ssdm name="mul6_i4_5"/></StgValue>
</operation>

<operation id="6237" st_id="1215" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:51 %mul6_i4_6 = dmul i64 %oracle_activations2_load_6, i64 %bitcast_ln129_6

]]></Node>
<StgValue><ssdm name="mul6_i4_6"/></StgValue>
</operation>

<operation id="6238" st_id="1215" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:58 %mul6_i4_7 = dmul i64 %oracle_activations2_load_7, i64 %bitcast_ln129_7

]]></Node>
<StgValue><ssdm name="mul6_i4_7"/></StgValue>
</operation>

<operation id="6239" st_id="1215" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:65 %mul6_i4_8 = dmul i64 %oracle_activations2_load_8, i64 %bitcast_ln129_8

]]></Node>
<StgValue><ssdm name="mul6_i4_8"/></StgValue>
</operation>

<operation id="6240" st_id="1215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="64" op_0_bw="64">
<![CDATA[
.split46:71 %bitcast_ln129_9 = bitcast i64 %weights2_load_73

]]></Node>
<StgValue><ssdm name="bitcast_ln129_9"/></StgValue>
</operation>

<operation id="6241" st_id="1215" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:72 %mul6_i4_9 = dmul i64 %oracle_activations2_load_9, i64 %bitcast_ln129_9

]]></Node>
<StgValue><ssdm name="mul6_i4_9"/></StgValue>
</operation>

<operation id="6242" st_id="1215" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="64" op_0_bw="12">
<![CDATA[
.split46:77 %weights2_load_74 = load i12 %weights2_addr_74

]]></Node>
<StgValue><ssdm name="weights2_load_74"/></StgValue>
</operation>

<operation id="6243" st_id="1215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:81 %or_ln129_10 = or i12 %tmp_13, i12 11

]]></Node>
<StgValue><ssdm name="or_ln129_10"/></StgValue>
</operation>

<operation id="6244" st_id="1215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="64" op_0_bw="12">
<![CDATA[
.split46:82 %zext_ln129_11 = zext i12 %or_ln129_10

]]></Node>
<StgValue><ssdm name="zext_ln129_11"/></StgValue>
</operation>

<operation id="6245" st_id="1215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:83 %weights2_addr_75 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_11

]]></Node>
<StgValue><ssdm name="weights2_addr_75"/></StgValue>
</operation>

<operation id="6246" st_id="1215" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="64" op_0_bw="12">
<![CDATA[
.split46:84 %weights2_load_75 = load i12 %weights2_addr_75

]]></Node>
<StgValue><ssdm name="weights2_load_75"/></StgValue>
</operation>
</state>

<state id="1216" st_id="1216">

<operation id="6247" st_id="1216" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:10 %add9_i4 = dadd i64 %mul6_i4, i64 0

]]></Node>
<StgValue><ssdm name="add9_i4"/></StgValue>
</operation>

<operation id="6248" st_id="1216" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:44 %mul6_i4_5 = dmul i64 %oracle_activations2_load_5, i64 %bitcast_ln129_5

]]></Node>
<StgValue><ssdm name="mul6_i4_5"/></StgValue>
</operation>

<operation id="6249" st_id="1216" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:51 %mul6_i4_6 = dmul i64 %oracle_activations2_load_6, i64 %bitcast_ln129_6

]]></Node>
<StgValue><ssdm name="mul6_i4_6"/></StgValue>
</operation>

<operation id="6250" st_id="1216" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:58 %mul6_i4_7 = dmul i64 %oracle_activations2_load_7, i64 %bitcast_ln129_7

]]></Node>
<StgValue><ssdm name="mul6_i4_7"/></StgValue>
</operation>

<operation id="6251" st_id="1216" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:65 %mul6_i4_8 = dmul i64 %oracle_activations2_load_8, i64 %bitcast_ln129_8

]]></Node>
<StgValue><ssdm name="mul6_i4_8"/></StgValue>
</operation>

<operation id="6252" st_id="1216" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:72 %mul6_i4_9 = dmul i64 %oracle_activations2_load_9, i64 %bitcast_ln129_9

]]></Node>
<StgValue><ssdm name="mul6_i4_9"/></StgValue>
</operation>

<operation id="6253" st_id="1216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="64" op_0_bw="64">
<![CDATA[
.split46:78 %bitcast_ln129_10 = bitcast i64 %weights2_load_74

]]></Node>
<StgValue><ssdm name="bitcast_ln129_10"/></StgValue>
</operation>

<operation id="6254" st_id="1216" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:79 %mul6_i4_s = dmul i64 %oracle_activations2_load_10, i64 %bitcast_ln129_10

]]></Node>
<StgValue><ssdm name="mul6_i4_s"/></StgValue>
</operation>

<operation id="6255" st_id="1216" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="64" op_0_bw="12">
<![CDATA[
.split46:84 %weights2_load_75 = load i12 %weights2_addr_75

]]></Node>
<StgValue><ssdm name="weights2_load_75"/></StgValue>
</operation>

<operation id="6256" st_id="1216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:88 %or_ln129_11 = or i12 %tmp_13, i12 12

]]></Node>
<StgValue><ssdm name="or_ln129_11"/></StgValue>
</operation>

<operation id="6257" st_id="1216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="64" op_0_bw="12">
<![CDATA[
.split46:89 %zext_ln129_12 = zext i12 %or_ln129_11

]]></Node>
<StgValue><ssdm name="zext_ln129_12"/></StgValue>
</operation>

<operation id="6258" st_id="1216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:90 %weights2_addr_76 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_12

]]></Node>
<StgValue><ssdm name="weights2_addr_76"/></StgValue>
</operation>

<operation id="6259" st_id="1216" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="64" op_0_bw="12">
<![CDATA[
.split46:91 %weights2_load_76 = load i12 %weights2_addr_76

]]></Node>
<StgValue><ssdm name="weights2_load_76"/></StgValue>
</operation>
</state>

<state id="1217" st_id="1217">

<operation id="6260" st_id="1217" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:17 %add9_i4_1 = dadd i64 %add9_i4, i64 %mul6_i4_1

]]></Node>
<StgValue><ssdm name="add9_i4_1"/></StgValue>
</operation>

<operation id="6261" st_id="1217" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:51 %mul6_i4_6 = dmul i64 %oracle_activations2_load_6, i64 %bitcast_ln129_6

]]></Node>
<StgValue><ssdm name="mul6_i4_6"/></StgValue>
</operation>

<operation id="6262" st_id="1217" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:58 %mul6_i4_7 = dmul i64 %oracle_activations2_load_7, i64 %bitcast_ln129_7

]]></Node>
<StgValue><ssdm name="mul6_i4_7"/></StgValue>
</operation>

<operation id="6263" st_id="1217" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:65 %mul6_i4_8 = dmul i64 %oracle_activations2_load_8, i64 %bitcast_ln129_8

]]></Node>
<StgValue><ssdm name="mul6_i4_8"/></StgValue>
</operation>

<operation id="6264" st_id="1217" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:72 %mul6_i4_9 = dmul i64 %oracle_activations2_load_9, i64 %bitcast_ln129_9

]]></Node>
<StgValue><ssdm name="mul6_i4_9"/></StgValue>
</operation>

<operation id="6265" st_id="1217" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:79 %mul6_i4_s = dmul i64 %oracle_activations2_load_10, i64 %bitcast_ln129_10

]]></Node>
<StgValue><ssdm name="mul6_i4_s"/></StgValue>
</operation>

<operation id="6266" st_id="1217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="64" op_0_bw="64">
<![CDATA[
.split46:85 %bitcast_ln129_11 = bitcast i64 %weights2_load_75

]]></Node>
<StgValue><ssdm name="bitcast_ln129_11"/></StgValue>
</operation>

<operation id="6267" st_id="1217" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:86 %mul6_i4_10 = dmul i64 %oracle_activations2_load_11, i64 %bitcast_ln129_11

]]></Node>
<StgValue><ssdm name="mul6_i4_10"/></StgValue>
</operation>

<operation id="6268" st_id="1217" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="64" op_0_bw="12">
<![CDATA[
.split46:91 %weights2_load_76 = load i12 %weights2_addr_76

]]></Node>
<StgValue><ssdm name="weights2_load_76"/></StgValue>
</operation>

<operation id="6269" st_id="1217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:95 %or_ln129_12 = or i12 %tmp_13, i12 13

]]></Node>
<StgValue><ssdm name="or_ln129_12"/></StgValue>
</operation>

<operation id="6270" st_id="1217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="64" op_0_bw="12">
<![CDATA[
.split46:96 %zext_ln129_13 = zext i12 %or_ln129_12

]]></Node>
<StgValue><ssdm name="zext_ln129_13"/></StgValue>
</operation>

<operation id="6271" st_id="1217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:97 %weights2_addr_77 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_13

]]></Node>
<StgValue><ssdm name="weights2_addr_77"/></StgValue>
</operation>

<operation id="6272" st_id="1217" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="64" op_0_bw="12">
<![CDATA[
.split46:98 %weights2_load_77 = load i12 %weights2_addr_77

]]></Node>
<StgValue><ssdm name="weights2_load_77"/></StgValue>
</operation>
</state>

<state id="1218" st_id="1218">

<operation id="6273" st_id="1218" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:17 %add9_i4_1 = dadd i64 %add9_i4, i64 %mul6_i4_1

]]></Node>
<StgValue><ssdm name="add9_i4_1"/></StgValue>
</operation>

<operation id="6274" st_id="1218" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:58 %mul6_i4_7 = dmul i64 %oracle_activations2_load_7, i64 %bitcast_ln129_7

]]></Node>
<StgValue><ssdm name="mul6_i4_7"/></StgValue>
</operation>

<operation id="6275" st_id="1218" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:65 %mul6_i4_8 = dmul i64 %oracle_activations2_load_8, i64 %bitcast_ln129_8

]]></Node>
<StgValue><ssdm name="mul6_i4_8"/></StgValue>
</operation>

<operation id="6276" st_id="1218" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:72 %mul6_i4_9 = dmul i64 %oracle_activations2_load_9, i64 %bitcast_ln129_9

]]></Node>
<StgValue><ssdm name="mul6_i4_9"/></StgValue>
</operation>

<operation id="6277" st_id="1218" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:79 %mul6_i4_s = dmul i64 %oracle_activations2_load_10, i64 %bitcast_ln129_10

]]></Node>
<StgValue><ssdm name="mul6_i4_s"/></StgValue>
</operation>

<operation id="6278" st_id="1218" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:86 %mul6_i4_10 = dmul i64 %oracle_activations2_load_11, i64 %bitcast_ln129_11

]]></Node>
<StgValue><ssdm name="mul6_i4_10"/></StgValue>
</operation>

<operation id="6279" st_id="1218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="64" op_0_bw="64">
<![CDATA[
.split46:92 %bitcast_ln129_12 = bitcast i64 %weights2_load_76

]]></Node>
<StgValue><ssdm name="bitcast_ln129_12"/></StgValue>
</operation>

<operation id="6280" st_id="1218" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:93 %mul6_i4_11 = dmul i64 %oracle_activations2_load_12, i64 %bitcast_ln129_12

]]></Node>
<StgValue><ssdm name="mul6_i4_11"/></StgValue>
</operation>

<operation id="6281" st_id="1218" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="64" op_0_bw="12">
<![CDATA[
.split46:98 %weights2_load_77 = load i12 %weights2_addr_77

]]></Node>
<StgValue><ssdm name="weights2_load_77"/></StgValue>
</operation>

<operation id="6282" st_id="1218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:102 %or_ln129_13 = or i12 %tmp_13, i12 14

]]></Node>
<StgValue><ssdm name="or_ln129_13"/></StgValue>
</operation>

<operation id="6283" st_id="1218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="64" op_0_bw="12">
<![CDATA[
.split46:103 %zext_ln129_14 = zext i12 %or_ln129_13

]]></Node>
<StgValue><ssdm name="zext_ln129_14"/></StgValue>
</operation>

<operation id="6284" st_id="1218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:104 %weights2_addr_78 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_14

]]></Node>
<StgValue><ssdm name="weights2_addr_78"/></StgValue>
</operation>

<operation id="6285" st_id="1218" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="64" op_0_bw="12">
<![CDATA[
.split46:105 %weights2_load_78 = load i12 %weights2_addr_78

]]></Node>
<StgValue><ssdm name="weights2_load_78"/></StgValue>
</operation>
</state>

<state id="1219" st_id="1219">

<operation id="6286" st_id="1219" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:17 %add9_i4_1 = dadd i64 %add9_i4, i64 %mul6_i4_1

]]></Node>
<StgValue><ssdm name="add9_i4_1"/></StgValue>
</operation>

<operation id="6287" st_id="1219" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:65 %mul6_i4_8 = dmul i64 %oracle_activations2_load_8, i64 %bitcast_ln129_8

]]></Node>
<StgValue><ssdm name="mul6_i4_8"/></StgValue>
</operation>

<operation id="6288" st_id="1219" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:72 %mul6_i4_9 = dmul i64 %oracle_activations2_load_9, i64 %bitcast_ln129_9

]]></Node>
<StgValue><ssdm name="mul6_i4_9"/></StgValue>
</operation>

<operation id="6289" st_id="1219" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:79 %mul6_i4_s = dmul i64 %oracle_activations2_load_10, i64 %bitcast_ln129_10

]]></Node>
<StgValue><ssdm name="mul6_i4_s"/></StgValue>
</operation>

<operation id="6290" st_id="1219" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:86 %mul6_i4_10 = dmul i64 %oracle_activations2_load_11, i64 %bitcast_ln129_11

]]></Node>
<StgValue><ssdm name="mul6_i4_10"/></StgValue>
</operation>

<operation id="6291" st_id="1219" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:93 %mul6_i4_11 = dmul i64 %oracle_activations2_load_12, i64 %bitcast_ln129_12

]]></Node>
<StgValue><ssdm name="mul6_i4_11"/></StgValue>
</operation>

<operation id="6292" st_id="1219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="64" op_0_bw="64">
<![CDATA[
.split46:99 %bitcast_ln129_13 = bitcast i64 %weights2_load_77

]]></Node>
<StgValue><ssdm name="bitcast_ln129_13"/></StgValue>
</operation>

<operation id="6293" st_id="1219" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:100 %mul6_i4_12 = dmul i64 %oracle_activations2_load_13, i64 %bitcast_ln129_13

]]></Node>
<StgValue><ssdm name="mul6_i4_12"/></StgValue>
</operation>

<operation id="6294" st_id="1219" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="64" op_0_bw="12">
<![CDATA[
.split46:105 %weights2_load_78 = load i12 %weights2_addr_78

]]></Node>
<StgValue><ssdm name="weights2_load_78"/></StgValue>
</operation>

<operation id="6295" st_id="1219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:109 %or_ln129_14 = or i12 %tmp_13, i12 15

]]></Node>
<StgValue><ssdm name="or_ln129_14"/></StgValue>
</operation>

<operation id="6296" st_id="1219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="64" op_0_bw="12">
<![CDATA[
.split46:110 %zext_ln129_15 = zext i12 %or_ln129_14

]]></Node>
<StgValue><ssdm name="zext_ln129_15"/></StgValue>
</operation>

<operation id="6297" st_id="1219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:111 %weights2_addr_79 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_15

]]></Node>
<StgValue><ssdm name="weights2_addr_79"/></StgValue>
</operation>

<operation id="6298" st_id="1219" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="64" op_0_bw="12">
<![CDATA[
.split46:112 %weights2_load_79 = load i12 %weights2_addr_79

]]></Node>
<StgValue><ssdm name="weights2_load_79"/></StgValue>
</operation>
</state>

<state id="1220" st_id="1220">

<operation id="6299" st_id="1220" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:17 %add9_i4_1 = dadd i64 %add9_i4, i64 %mul6_i4_1

]]></Node>
<StgValue><ssdm name="add9_i4_1"/></StgValue>
</operation>

<operation id="6300" st_id="1220" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:72 %mul6_i4_9 = dmul i64 %oracle_activations2_load_9, i64 %bitcast_ln129_9

]]></Node>
<StgValue><ssdm name="mul6_i4_9"/></StgValue>
</operation>

<operation id="6301" st_id="1220" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:79 %mul6_i4_s = dmul i64 %oracle_activations2_load_10, i64 %bitcast_ln129_10

]]></Node>
<StgValue><ssdm name="mul6_i4_s"/></StgValue>
</operation>

<operation id="6302" st_id="1220" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:86 %mul6_i4_10 = dmul i64 %oracle_activations2_load_11, i64 %bitcast_ln129_11

]]></Node>
<StgValue><ssdm name="mul6_i4_10"/></StgValue>
</operation>

<operation id="6303" st_id="1220" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:93 %mul6_i4_11 = dmul i64 %oracle_activations2_load_12, i64 %bitcast_ln129_12

]]></Node>
<StgValue><ssdm name="mul6_i4_11"/></StgValue>
</operation>

<operation id="6304" st_id="1220" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:100 %mul6_i4_12 = dmul i64 %oracle_activations2_load_13, i64 %bitcast_ln129_13

]]></Node>
<StgValue><ssdm name="mul6_i4_12"/></StgValue>
</operation>

<operation id="6305" st_id="1220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="64" op_0_bw="64">
<![CDATA[
.split46:106 %bitcast_ln129_14 = bitcast i64 %weights2_load_78

]]></Node>
<StgValue><ssdm name="bitcast_ln129_14"/></StgValue>
</operation>

<operation id="6306" st_id="1220" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:107 %mul6_i4_13 = dmul i64 %oracle_activations2_load_14, i64 %bitcast_ln129_14

]]></Node>
<StgValue><ssdm name="mul6_i4_13"/></StgValue>
</operation>

<operation id="6307" st_id="1220" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="64" op_0_bw="12">
<![CDATA[
.split46:112 %weights2_load_79 = load i12 %weights2_addr_79

]]></Node>
<StgValue><ssdm name="weights2_load_79"/></StgValue>
</operation>

<operation id="6308" st_id="1220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:116 %or_ln129_15 = or i12 %tmp_13, i12 16

]]></Node>
<StgValue><ssdm name="or_ln129_15"/></StgValue>
</operation>

<operation id="6309" st_id="1220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="64" op_0_bw="12">
<![CDATA[
.split46:117 %zext_ln129_16 = zext i12 %or_ln129_15

]]></Node>
<StgValue><ssdm name="zext_ln129_16"/></StgValue>
</operation>

<operation id="6310" st_id="1220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:118 %weights2_addr_80 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_16

]]></Node>
<StgValue><ssdm name="weights2_addr_80"/></StgValue>
</operation>

<operation id="6311" st_id="1220" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="64" op_0_bw="12">
<![CDATA[
.split46:119 %weights2_load_80 = load i12 %weights2_addr_80

]]></Node>
<StgValue><ssdm name="weights2_load_80"/></StgValue>
</operation>
</state>

<state id="1221" st_id="1221">

<operation id="6312" st_id="1221" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:17 %add9_i4_1 = dadd i64 %add9_i4, i64 %mul6_i4_1

]]></Node>
<StgValue><ssdm name="add9_i4_1"/></StgValue>
</operation>

<operation id="6313" st_id="1221" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:79 %mul6_i4_s = dmul i64 %oracle_activations2_load_10, i64 %bitcast_ln129_10

]]></Node>
<StgValue><ssdm name="mul6_i4_s"/></StgValue>
</operation>

<operation id="6314" st_id="1221" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:86 %mul6_i4_10 = dmul i64 %oracle_activations2_load_11, i64 %bitcast_ln129_11

]]></Node>
<StgValue><ssdm name="mul6_i4_10"/></StgValue>
</operation>

<operation id="6315" st_id="1221" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:93 %mul6_i4_11 = dmul i64 %oracle_activations2_load_12, i64 %bitcast_ln129_12

]]></Node>
<StgValue><ssdm name="mul6_i4_11"/></StgValue>
</operation>

<operation id="6316" st_id="1221" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:100 %mul6_i4_12 = dmul i64 %oracle_activations2_load_13, i64 %bitcast_ln129_13

]]></Node>
<StgValue><ssdm name="mul6_i4_12"/></StgValue>
</operation>

<operation id="6317" st_id="1221" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:107 %mul6_i4_13 = dmul i64 %oracle_activations2_load_14, i64 %bitcast_ln129_14

]]></Node>
<StgValue><ssdm name="mul6_i4_13"/></StgValue>
</operation>

<operation id="6318" st_id="1221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="64" op_0_bw="64">
<![CDATA[
.split46:113 %bitcast_ln129_15 = bitcast i64 %weights2_load_79

]]></Node>
<StgValue><ssdm name="bitcast_ln129_15"/></StgValue>
</operation>

<operation id="6319" st_id="1221" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:114 %mul6_i4_14 = dmul i64 %oracle_activations2_load_15, i64 %bitcast_ln129_15

]]></Node>
<StgValue><ssdm name="mul6_i4_14"/></StgValue>
</operation>

<operation id="6320" st_id="1221" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="64" op_0_bw="12">
<![CDATA[
.split46:119 %weights2_load_80 = load i12 %weights2_addr_80

]]></Node>
<StgValue><ssdm name="weights2_load_80"/></StgValue>
</operation>

<operation id="6321" st_id="1221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:123 %or_ln129_16 = or i12 %tmp_13, i12 17

]]></Node>
<StgValue><ssdm name="or_ln129_16"/></StgValue>
</operation>

<operation id="6322" st_id="1221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="64" op_0_bw="12">
<![CDATA[
.split46:124 %zext_ln129_17 = zext i12 %or_ln129_16

]]></Node>
<StgValue><ssdm name="zext_ln129_17"/></StgValue>
</operation>

<operation id="6323" st_id="1221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:125 %weights2_addr_81 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_17

]]></Node>
<StgValue><ssdm name="weights2_addr_81"/></StgValue>
</operation>

<operation id="6324" st_id="1221" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="64" op_0_bw="12">
<![CDATA[
.split46:126 %weights2_load_81 = load i12 %weights2_addr_81

]]></Node>
<StgValue><ssdm name="weights2_load_81"/></StgValue>
</operation>
</state>

<state id="1222" st_id="1222">

<operation id="6325" st_id="1222" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:24 %add9_i4_2 = dadd i64 %add9_i4_1, i64 %mul6_i4_2

]]></Node>
<StgValue><ssdm name="add9_i4_2"/></StgValue>
</operation>

<operation id="6326" st_id="1222" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:86 %mul6_i4_10 = dmul i64 %oracle_activations2_load_11, i64 %bitcast_ln129_11

]]></Node>
<StgValue><ssdm name="mul6_i4_10"/></StgValue>
</operation>

<operation id="6327" st_id="1222" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:93 %mul6_i4_11 = dmul i64 %oracle_activations2_load_12, i64 %bitcast_ln129_12

]]></Node>
<StgValue><ssdm name="mul6_i4_11"/></StgValue>
</operation>

<operation id="6328" st_id="1222" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:100 %mul6_i4_12 = dmul i64 %oracle_activations2_load_13, i64 %bitcast_ln129_13

]]></Node>
<StgValue><ssdm name="mul6_i4_12"/></StgValue>
</operation>

<operation id="6329" st_id="1222" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:107 %mul6_i4_13 = dmul i64 %oracle_activations2_load_14, i64 %bitcast_ln129_14

]]></Node>
<StgValue><ssdm name="mul6_i4_13"/></StgValue>
</operation>

<operation id="6330" st_id="1222" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:114 %mul6_i4_14 = dmul i64 %oracle_activations2_load_15, i64 %bitcast_ln129_15

]]></Node>
<StgValue><ssdm name="mul6_i4_14"/></StgValue>
</operation>

<operation id="6331" st_id="1222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="64" op_0_bw="64">
<![CDATA[
.split46:120 %bitcast_ln129_16 = bitcast i64 %weights2_load_80

]]></Node>
<StgValue><ssdm name="bitcast_ln129_16"/></StgValue>
</operation>

<operation id="6332" st_id="1222" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:121 %mul6_i4_15 = dmul i64 %oracle_activations2_load_16, i64 %bitcast_ln129_16

]]></Node>
<StgValue><ssdm name="mul6_i4_15"/></StgValue>
</operation>

<operation id="6333" st_id="1222" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="64" op_0_bw="12">
<![CDATA[
.split46:126 %weights2_load_81 = load i12 %weights2_addr_81

]]></Node>
<StgValue><ssdm name="weights2_load_81"/></StgValue>
</operation>

<operation id="6334" st_id="1222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:130 %or_ln129_17 = or i12 %tmp_13, i12 18

]]></Node>
<StgValue><ssdm name="or_ln129_17"/></StgValue>
</operation>

<operation id="6335" st_id="1222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="64" op_0_bw="12">
<![CDATA[
.split46:131 %zext_ln129_18 = zext i12 %or_ln129_17

]]></Node>
<StgValue><ssdm name="zext_ln129_18"/></StgValue>
</operation>

<operation id="6336" st_id="1222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:132 %weights2_addr_82 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_18

]]></Node>
<StgValue><ssdm name="weights2_addr_82"/></StgValue>
</operation>

<operation id="6337" st_id="1222" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="12">
<![CDATA[
.split46:133 %weights2_load_82 = load i12 %weights2_addr_82

]]></Node>
<StgValue><ssdm name="weights2_load_82"/></StgValue>
</operation>
</state>

<state id="1223" st_id="1223">

<operation id="6338" st_id="1223" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:24 %add9_i4_2 = dadd i64 %add9_i4_1, i64 %mul6_i4_2

]]></Node>
<StgValue><ssdm name="add9_i4_2"/></StgValue>
</operation>

<operation id="6339" st_id="1223" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:93 %mul6_i4_11 = dmul i64 %oracle_activations2_load_12, i64 %bitcast_ln129_12

]]></Node>
<StgValue><ssdm name="mul6_i4_11"/></StgValue>
</operation>

<operation id="6340" st_id="1223" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:100 %mul6_i4_12 = dmul i64 %oracle_activations2_load_13, i64 %bitcast_ln129_13

]]></Node>
<StgValue><ssdm name="mul6_i4_12"/></StgValue>
</operation>

<operation id="6341" st_id="1223" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:107 %mul6_i4_13 = dmul i64 %oracle_activations2_load_14, i64 %bitcast_ln129_14

]]></Node>
<StgValue><ssdm name="mul6_i4_13"/></StgValue>
</operation>

<operation id="6342" st_id="1223" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:114 %mul6_i4_14 = dmul i64 %oracle_activations2_load_15, i64 %bitcast_ln129_15

]]></Node>
<StgValue><ssdm name="mul6_i4_14"/></StgValue>
</operation>

<operation id="6343" st_id="1223" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:121 %mul6_i4_15 = dmul i64 %oracle_activations2_load_16, i64 %bitcast_ln129_16

]]></Node>
<StgValue><ssdm name="mul6_i4_15"/></StgValue>
</operation>

<operation id="6344" st_id="1223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="64" op_0_bw="64">
<![CDATA[
.split46:127 %bitcast_ln129_17 = bitcast i64 %weights2_load_81

]]></Node>
<StgValue><ssdm name="bitcast_ln129_17"/></StgValue>
</operation>

<operation id="6345" st_id="1223" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:128 %mul6_i4_16 = dmul i64 %oracle_activations2_load_17, i64 %bitcast_ln129_17

]]></Node>
<StgValue><ssdm name="mul6_i4_16"/></StgValue>
</operation>

<operation id="6346" st_id="1223" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="12">
<![CDATA[
.split46:133 %weights2_load_82 = load i12 %weights2_addr_82

]]></Node>
<StgValue><ssdm name="weights2_load_82"/></StgValue>
</operation>

<operation id="6347" st_id="1223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:137 %or_ln129_18 = or i12 %tmp_13, i12 19

]]></Node>
<StgValue><ssdm name="or_ln129_18"/></StgValue>
</operation>

<operation id="6348" st_id="1223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="64" op_0_bw="12">
<![CDATA[
.split46:138 %zext_ln129_19 = zext i12 %or_ln129_18

]]></Node>
<StgValue><ssdm name="zext_ln129_19"/></StgValue>
</operation>

<operation id="6349" st_id="1223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:139 %weights2_addr_83 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_19

]]></Node>
<StgValue><ssdm name="weights2_addr_83"/></StgValue>
</operation>

<operation id="6350" st_id="1223" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="64" op_0_bw="12">
<![CDATA[
.split46:140 %weights2_load_83 = load i12 %weights2_addr_83

]]></Node>
<StgValue><ssdm name="weights2_load_83"/></StgValue>
</operation>
</state>

<state id="1224" st_id="1224">

<operation id="6351" st_id="1224" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:24 %add9_i4_2 = dadd i64 %add9_i4_1, i64 %mul6_i4_2

]]></Node>
<StgValue><ssdm name="add9_i4_2"/></StgValue>
</operation>

<operation id="6352" st_id="1224" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:100 %mul6_i4_12 = dmul i64 %oracle_activations2_load_13, i64 %bitcast_ln129_13

]]></Node>
<StgValue><ssdm name="mul6_i4_12"/></StgValue>
</operation>

<operation id="6353" st_id="1224" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:107 %mul6_i4_13 = dmul i64 %oracle_activations2_load_14, i64 %bitcast_ln129_14

]]></Node>
<StgValue><ssdm name="mul6_i4_13"/></StgValue>
</operation>

<operation id="6354" st_id="1224" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:114 %mul6_i4_14 = dmul i64 %oracle_activations2_load_15, i64 %bitcast_ln129_15

]]></Node>
<StgValue><ssdm name="mul6_i4_14"/></StgValue>
</operation>

<operation id="6355" st_id="1224" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:121 %mul6_i4_15 = dmul i64 %oracle_activations2_load_16, i64 %bitcast_ln129_16

]]></Node>
<StgValue><ssdm name="mul6_i4_15"/></StgValue>
</operation>

<operation id="6356" st_id="1224" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:128 %mul6_i4_16 = dmul i64 %oracle_activations2_load_17, i64 %bitcast_ln129_17

]]></Node>
<StgValue><ssdm name="mul6_i4_16"/></StgValue>
</operation>

<operation id="6357" st_id="1224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="64" op_0_bw="64">
<![CDATA[
.split46:134 %bitcast_ln129_18 = bitcast i64 %weights2_load_82

]]></Node>
<StgValue><ssdm name="bitcast_ln129_18"/></StgValue>
</operation>

<operation id="6358" st_id="1224" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:135 %mul6_i4_17 = dmul i64 %oracle_activations2_load_18, i64 %bitcast_ln129_18

]]></Node>
<StgValue><ssdm name="mul6_i4_17"/></StgValue>
</operation>

<operation id="6359" st_id="1224" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="64" op_0_bw="12">
<![CDATA[
.split46:140 %weights2_load_83 = load i12 %weights2_addr_83

]]></Node>
<StgValue><ssdm name="weights2_load_83"/></StgValue>
</operation>

<operation id="6360" st_id="1224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:144 %or_ln129_19 = or i12 %tmp_13, i12 20

]]></Node>
<StgValue><ssdm name="or_ln129_19"/></StgValue>
</operation>

<operation id="6361" st_id="1224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="64" op_0_bw="12">
<![CDATA[
.split46:145 %zext_ln129_20 = zext i12 %or_ln129_19

]]></Node>
<StgValue><ssdm name="zext_ln129_20"/></StgValue>
</operation>

<operation id="6362" st_id="1224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:146 %weights2_addr_84 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_20

]]></Node>
<StgValue><ssdm name="weights2_addr_84"/></StgValue>
</operation>

<operation id="6363" st_id="1224" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="64" op_0_bw="12">
<![CDATA[
.split46:147 %weights2_load_84 = load i12 %weights2_addr_84

]]></Node>
<StgValue><ssdm name="weights2_load_84"/></StgValue>
</operation>
</state>

<state id="1225" st_id="1225">

<operation id="6364" st_id="1225" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:24 %add9_i4_2 = dadd i64 %add9_i4_1, i64 %mul6_i4_2

]]></Node>
<StgValue><ssdm name="add9_i4_2"/></StgValue>
</operation>

<operation id="6365" st_id="1225" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:107 %mul6_i4_13 = dmul i64 %oracle_activations2_load_14, i64 %bitcast_ln129_14

]]></Node>
<StgValue><ssdm name="mul6_i4_13"/></StgValue>
</operation>

<operation id="6366" st_id="1225" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:114 %mul6_i4_14 = dmul i64 %oracle_activations2_load_15, i64 %bitcast_ln129_15

]]></Node>
<StgValue><ssdm name="mul6_i4_14"/></StgValue>
</operation>

<operation id="6367" st_id="1225" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:121 %mul6_i4_15 = dmul i64 %oracle_activations2_load_16, i64 %bitcast_ln129_16

]]></Node>
<StgValue><ssdm name="mul6_i4_15"/></StgValue>
</operation>

<operation id="6368" st_id="1225" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:128 %mul6_i4_16 = dmul i64 %oracle_activations2_load_17, i64 %bitcast_ln129_17

]]></Node>
<StgValue><ssdm name="mul6_i4_16"/></StgValue>
</operation>

<operation id="6369" st_id="1225" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:135 %mul6_i4_17 = dmul i64 %oracle_activations2_load_18, i64 %bitcast_ln129_18

]]></Node>
<StgValue><ssdm name="mul6_i4_17"/></StgValue>
</operation>

<operation id="6370" st_id="1225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="64" op_0_bw="64">
<![CDATA[
.split46:141 %bitcast_ln129_19 = bitcast i64 %weights2_load_83

]]></Node>
<StgValue><ssdm name="bitcast_ln129_19"/></StgValue>
</operation>

<operation id="6371" st_id="1225" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:142 %mul6_i4_18 = dmul i64 %oracle_activations2_load_19, i64 %bitcast_ln129_19

]]></Node>
<StgValue><ssdm name="mul6_i4_18"/></StgValue>
</operation>

<operation id="6372" st_id="1225" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="64" op_0_bw="12">
<![CDATA[
.split46:147 %weights2_load_84 = load i12 %weights2_addr_84

]]></Node>
<StgValue><ssdm name="weights2_load_84"/></StgValue>
</operation>

<operation id="6373" st_id="1225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:151 %or_ln129_20 = or i12 %tmp_13, i12 21

]]></Node>
<StgValue><ssdm name="or_ln129_20"/></StgValue>
</operation>

<operation id="6374" st_id="1225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="64" op_0_bw="12">
<![CDATA[
.split46:152 %zext_ln129_21 = zext i12 %or_ln129_20

]]></Node>
<StgValue><ssdm name="zext_ln129_21"/></StgValue>
</operation>

<operation id="6375" st_id="1225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:153 %weights2_addr_85 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_21

]]></Node>
<StgValue><ssdm name="weights2_addr_85"/></StgValue>
</operation>

<operation id="6376" st_id="1225" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="64" op_0_bw="12">
<![CDATA[
.split46:154 %weights2_load_85 = load i12 %weights2_addr_85

]]></Node>
<StgValue><ssdm name="weights2_load_85"/></StgValue>
</operation>
</state>

<state id="1226" st_id="1226">

<operation id="6377" st_id="1226" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:24 %add9_i4_2 = dadd i64 %add9_i4_1, i64 %mul6_i4_2

]]></Node>
<StgValue><ssdm name="add9_i4_2"/></StgValue>
</operation>

<operation id="6378" st_id="1226" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:114 %mul6_i4_14 = dmul i64 %oracle_activations2_load_15, i64 %bitcast_ln129_15

]]></Node>
<StgValue><ssdm name="mul6_i4_14"/></StgValue>
</operation>

<operation id="6379" st_id="1226" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:121 %mul6_i4_15 = dmul i64 %oracle_activations2_load_16, i64 %bitcast_ln129_16

]]></Node>
<StgValue><ssdm name="mul6_i4_15"/></StgValue>
</operation>

<operation id="6380" st_id="1226" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:128 %mul6_i4_16 = dmul i64 %oracle_activations2_load_17, i64 %bitcast_ln129_17

]]></Node>
<StgValue><ssdm name="mul6_i4_16"/></StgValue>
</operation>

<operation id="6381" st_id="1226" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:135 %mul6_i4_17 = dmul i64 %oracle_activations2_load_18, i64 %bitcast_ln129_18

]]></Node>
<StgValue><ssdm name="mul6_i4_17"/></StgValue>
</operation>

<operation id="6382" st_id="1226" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:142 %mul6_i4_18 = dmul i64 %oracle_activations2_load_19, i64 %bitcast_ln129_19

]]></Node>
<StgValue><ssdm name="mul6_i4_18"/></StgValue>
</operation>

<operation id="6383" st_id="1226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="64" op_0_bw="64">
<![CDATA[
.split46:148 %bitcast_ln129_20 = bitcast i64 %weights2_load_84

]]></Node>
<StgValue><ssdm name="bitcast_ln129_20"/></StgValue>
</operation>

<operation id="6384" st_id="1226" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:149 %mul6_i4_19 = dmul i64 %oracle_activations2_load_20, i64 %bitcast_ln129_20

]]></Node>
<StgValue><ssdm name="mul6_i4_19"/></StgValue>
</operation>

<operation id="6385" st_id="1226" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="64" op_0_bw="12">
<![CDATA[
.split46:154 %weights2_load_85 = load i12 %weights2_addr_85

]]></Node>
<StgValue><ssdm name="weights2_load_85"/></StgValue>
</operation>

<operation id="6386" st_id="1226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:158 %or_ln129_21 = or i12 %tmp_13, i12 22

]]></Node>
<StgValue><ssdm name="or_ln129_21"/></StgValue>
</operation>

<operation id="6387" st_id="1226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="64" op_0_bw="12">
<![CDATA[
.split46:159 %zext_ln129_22 = zext i12 %or_ln129_21

]]></Node>
<StgValue><ssdm name="zext_ln129_22"/></StgValue>
</operation>

<operation id="6388" st_id="1226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:160 %weights2_addr_86 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_22

]]></Node>
<StgValue><ssdm name="weights2_addr_86"/></StgValue>
</operation>

<operation id="6389" st_id="1226" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="64" op_0_bw="12">
<![CDATA[
.split46:161 %weights2_load_86 = load i12 %weights2_addr_86

]]></Node>
<StgValue><ssdm name="weights2_load_86"/></StgValue>
</operation>
</state>

<state id="1227" st_id="1227">

<operation id="6390" st_id="1227" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:31 %add9_i4_3 = dadd i64 %add9_i4_2, i64 %mul6_i4_3

]]></Node>
<StgValue><ssdm name="add9_i4_3"/></StgValue>
</operation>

<operation id="6391" st_id="1227" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:121 %mul6_i4_15 = dmul i64 %oracle_activations2_load_16, i64 %bitcast_ln129_16

]]></Node>
<StgValue><ssdm name="mul6_i4_15"/></StgValue>
</operation>

<operation id="6392" st_id="1227" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:128 %mul6_i4_16 = dmul i64 %oracle_activations2_load_17, i64 %bitcast_ln129_17

]]></Node>
<StgValue><ssdm name="mul6_i4_16"/></StgValue>
</operation>

<operation id="6393" st_id="1227" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:135 %mul6_i4_17 = dmul i64 %oracle_activations2_load_18, i64 %bitcast_ln129_18

]]></Node>
<StgValue><ssdm name="mul6_i4_17"/></StgValue>
</operation>

<operation id="6394" st_id="1227" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:142 %mul6_i4_18 = dmul i64 %oracle_activations2_load_19, i64 %bitcast_ln129_19

]]></Node>
<StgValue><ssdm name="mul6_i4_18"/></StgValue>
</operation>

<operation id="6395" st_id="1227" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:149 %mul6_i4_19 = dmul i64 %oracle_activations2_load_20, i64 %bitcast_ln129_20

]]></Node>
<StgValue><ssdm name="mul6_i4_19"/></StgValue>
</operation>

<operation id="6396" st_id="1227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="64" op_0_bw="64">
<![CDATA[
.split46:155 %bitcast_ln129_21 = bitcast i64 %weights2_load_85

]]></Node>
<StgValue><ssdm name="bitcast_ln129_21"/></StgValue>
</operation>

<operation id="6397" st_id="1227" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:156 %mul6_i4_20 = dmul i64 %oracle_activations2_load_21, i64 %bitcast_ln129_21

]]></Node>
<StgValue><ssdm name="mul6_i4_20"/></StgValue>
</operation>

<operation id="6398" st_id="1227" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="64" op_0_bw="12">
<![CDATA[
.split46:161 %weights2_load_86 = load i12 %weights2_addr_86

]]></Node>
<StgValue><ssdm name="weights2_load_86"/></StgValue>
</operation>

<operation id="6399" st_id="1227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:165 %or_ln129_22 = or i12 %tmp_13, i12 23

]]></Node>
<StgValue><ssdm name="or_ln129_22"/></StgValue>
</operation>

<operation id="6400" st_id="1227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="64" op_0_bw="12">
<![CDATA[
.split46:166 %zext_ln129_23 = zext i12 %or_ln129_22

]]></Node>
<StgValue><ssdm name="zext_ln129_23"/></StgValue>
</operation>

<operation id="6401" st_id="1227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:167 %weights2_addr_87 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_23

]]></Node>
<StgValue><ssdm name="weights2_addr_87"/></StgValue>
</operation>

<operation id="6402" st_id="1227" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="64" op_0_bw="12">
<![CDATA[
.split46:168 %weights2_load_87 = load i12 %weights2_addr_87

]]></Node>
<StgValue><ssdm name="weights2_load_87"/></StgValue>
</operation>
</state>

<state id="1228" st_id="1228">

<operation id="6403" st_id="1228" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:31 %add9_i4_3 = dadd i64 %add9_i4_2, i64 %mul6_i4_3

]]></Node>
<StgValue><ssdm name="add9_i4_3"/></StgValue>
</operation>

<operation id="6404" st_id="1228" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:128 %mul6_i4_16 = dmul i64 %oracle_activations2_load_17, i64 %bitcast_ln129_17

]]></Node>
<StgValue><ssdm name="mul6_i4_16"/></StgValue>
</operation>

<operation id="6405" st_id="1228" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:135 %mul6_i4_17 = dmul i64 %oracle_activations2_load_18, i64 %bitcast_ln129_18

]]></Node>
<StgValue><ssdm name="mul6_i4_17"/></StgValue>
</operation>

<operation id="6406" st_id="1228" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:142 %mul6_i4_18 = dmul i64 %oracle_activations2_load_19, i64 %bitcast_ln129_19

]]></Node>
<StgValue><ssdm name="mul6_i4_18"/></StgValue>
</operation>

<operation id="6407" st_id="1228" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:149 %mul6_i4_19 = dmul i64 %oracle_activations2_load_20, i64 %bitcast_ln129_20

]]></Node>
<StgValue><ssdm name="mul6_i4_19"/></StgValue>
</operation>

<operation id="6408" st_id="1228" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:156 %mul6_i4_20 = dmul i64 %oracle_activations2_load_21, i64 %bitcast_ln129_21

]]></Node>
<StgValue><ssdm name="mul6_i4_20"/></StgValue>
</operation>

<operation id="6409" st_id="1228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="64" op_0_bw="64">
<![CDATA[
.split46:162 %bitcast_ln129_22 = bitcast i64 %weights2_load_86

]]></Node>
<StgValue><ssdm name="bitcast_ln129_22"/></StgValue>
</operation>

<operation id="6410" st_id="1228" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:163 %mul6_i4_21 = dmul i64 %oracle_activations2_load_22, i64 %bitcast_ln129_22

]]></Node>
<StgValue><ssdm name="mul6_i4_21"/></StgValue>
</operation>

<operation id="6411" st_id="1228" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="64" op_0_bw="12">
<![CDATA[
.split46:168 %weights2_load_87 = load i12 %weights2_addr_87

]]></Node>
<StgValue><ssdm name="weights2_load_87"/></StgValue>
</operation>

<operation id="6412" st_id="1228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:172 %or_ln129_23 = or i12 %tmp_13, i12 24

]]></Node>
<StgValue><ssdm name="or_ln129_23"/></StgValue>
</operation>

<operation id="6413" st_id="1228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="64" op_0_bw="12">
<![CDATA[
.split46:173 %zext_ln129_24 = zext i12 %or_ln129_23

]]></Node>
<StgValue><ssdm name="zext_ln129_24"/></StgValue>
</operation>

<operation id="6414" st_id="1228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:174 %weights2_addr_88 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_24

]]></Node>
<StgValue><ssdm name="weights2_addr_88"/></StgValue>
</operation>

<operation id="6415" st_id="1228" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="64" op_0_bw="12">
<![CDATA[
.split46:175 %weights2_load_88 = load i12 %weights2_addr_88

]]></Node>
<StgValue><ssdm name="weights2_load_88"/></StgValue>
</operation>
</state>

<state id="1229" st_id="1229">

<operation id="6416" st_id="1229" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:31 %add9_i4_3 = dadd i64 %add9_i4_2, i64 %mul6_i4_3

]]></Node>
<StgValue><ssdm name="add9_i4_3"/></StgValue>
</operation>

<operation id="6417" st_id="1229" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:135 %mul6_i4_17 = dmul i64 %oracle_activations2_load_18, i64 %bitcast_ln129_18

]]></Node>
<StgValue><ssdm name="mul6_i4_17"/></StgValue>
</operation>

<operation id="6418" st_id="1229" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:142 %mul6_i4_18 = dmul i64 %oracle_activations2_load_19, i64 %bitcast_ln129_19

]]></Node>
<StgValue><ssdm name="mul6_i4_18"/></StgValue>
</operation>

<operation id="6419" st_id="1229" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:149 %mul6_i4_19 = dmul i64 %oracle_activations2_load_20, i64 %bitcast_ln129_20

]]></Node>
<StgValue><ssdm name="mul6_i4_19"/></StgValue>
</operation>

<operation id="6420" st_id="1229" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:156 %mul6_i4_20 = dmul i64 %oracle_activations2_load_21, i64 %bitcast_ln129_21

]]></Node>
<StgValue><ssdm name="mul6_i4_20"/></StgValue>
</operation>

<operation id="6421" st_id="1229" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:163 %mul6_i4_21 = dmul i64 %oracle_activations2_load_22, i64 %bitcast_ln129_22

]]></Node>
<StgValue><ssdm name="mul6_i4_21"/></StgValue>
</operation>

<operation id="6422" st_id="1229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="64" op_0_bw="64">
<![CDATA[
.split46:169 %bitcast_ln129_23 = bitcast i64 %weights2_load_87

]]></Node>
<StgValue><ssdm name="bitcast_ln129_23"/></StgValue>
</operation>

<operation id="6423" st_id="1229" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:170 %mul6_i4_22 = dmul i64 %oracle_activations2_load_23, i64 %bitcast_ln129_23

]]></Node>
<StgValue><ssdm name="mul6_i4_22"/></StgValue>
</operation>

<operation id="6424" st_id="1229" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="64" op_0_bw="12">
<![CDATA[
.split46:175 %weights2_load_88 = load i12 %weights2_addr_88

]]></Node>
<StgValue><ssdm name="weights2_load_88"/></StgValue>
</operation>

<operation id="6425" st_id="1229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:179 %or_ln129_24 = or i12 %tmp_13, i12 25

]]></Node>
<StgValue><ssdm name="or_ln129_24"/></StgValue>
</operation>

<operation id="6426" st_id="1229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="64" op_0_bw="12">
<![CDATA[
.split46:180 %zext_ln129_25 = zext i12 %or_ln129_24

]]></Node>
<StgValue><ssdm name="zext_ln129_25"/></StgValue>
</operation>

<operation id="6427" st_id="1229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:181 %weights2_addr_89 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_25

]]></Node>
<StgValue><ssdm name="weights2_addr_89"/></StgValue>
</operation>

<operation id="6428" st_id="1229" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="64" op_0_bw="12">
<![CDATA[
.split46:182 %weights2_load_89 = load i12 %weights2_addr_89

]]></Node>
<StgValue><ssdm name="weights2_load_89"/></StgValue>
</operation>
</state>

<state id="1230" st_id="1230">

<operation id="6429" st_id="1230" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:31 %add9_i4_3 = dadd i64 %add9_i4_2, i64 %mul6_i4_3

]]></Node>
<StgValue><ssdm name="add9_i4_3"/></StgValue>
</operation>

<operation id="6430" st_id="1230" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:142 %mul6_i4_18 = dmul i64 %oracle_activations2_load_19, i64 %bitcast_ln129_19

]]></Node>
<StgValue><ssdm name="mul6_i4_18"/></StgValue>
</operation>

<operation id="6431" st_id="1230" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:149 %mul6_i4_19 = dmul i64 %oracle_activations2_load_20, i64 %bitcast_ln129_20

]]></Node>
<StgValue><ssdm name="mul6_i4_19"/></StgValue>
</operation>

<operation id="6432" st_id="1230" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:156 %mul6_i4_20 = dmul i64 %oracle_activations2_load_21, i64 %bitcast_ln129_21

]]></Node>
<StgValue><ssdm name="mul6_i4_20"/></StgValue>
</operation>

<operation id="6433" st_id="1230" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:163 %mul6_i4_21 = dmul i64 %oracle_activations2_load_22, i64 %bitcast_ln129_22

]]></Node>
<StgValue><ssdm name="mul6_i4_21"/></StgValue>
</operation>

<operation id="6434" st_id="1230" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:170 %mul6_i4_22 = dmul i64 %oracle_activations2_load_23, i64 %bitcast_ln129_23

]]></Node>
<StgValue><ssdm name="mul6_i4_22"/></StgValue>
</operation>

<operation id="6435" st_id="1230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="64" op_0_bw="64">
<![CDATA[
.split46:176 %bitcast_ln129_24 = bitcast i64 %weights2_load_88

]]></Node>
<StgValue><ssdm name="bitcast_ln129_24"/></StgValue>
</operation>

<operation id="6436" st_id="1230" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:177 %mul6_i4_23 = dmul i64 %oracle_activations2_load_24, i64 %bitcast_ln129_24

]]></Node>
<StgValue><ssdm name="mul6_i4_23"/></StgValue>
</operation>

<operation id="6437" st_id="1230" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="64" op_0_bw="12">
<![CDATA[
.split46:182 %weights2_load_89 = load i12 %weights2_addr_89

]]></Node>
<StgValue><ssdm name="weights2_load_89"/></StgValue>
</operation>

<operation id="6438" st_id="1230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:186 %or_ln129_25 = or i12 %tmp_13, i12 26

]]></Node>
<StgValue><ssdm name="or_ln129_25"/></StgValue>
</operation>

<operation id="6439" st_id="1230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="64" op_0_bw="12">
<![CDATA[
.split46:187 %zext_ln129_26 = zext i12 %or_ln129_25

]]></Node>
<StgValue><ssdm name="zext_ln129_26"/></StgValue>
</operation>

<operation id="6440" st_id="1230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:188 %weights2_addr_90 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_26

]]></Node>
<StgValue><ssdm name="weights2_addr_90"/></StgValue>
</operation>

<operation id="6441" st_id="1230" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="64" op_0_bw="12">
<![CDATA[
.split46:189 %weights2_load_90 = load i12 %weights2_addr_90

]]></Node>
<StgValue><ssdm name="weights2_load_90"/></StgValue>
</operation>
</state>

<state id="1231" st_id="1231">

<operation id="6442" st_id="1231" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:31 %add9_i4_3 = dadd i64 %add9_i4_2, i64 %mul6_i4_3

]]></Node>
<StgValue><ssdm name="add9_i4_3"/></StgValue>
</operation>

<operation id="6443" st_id="1231" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:149 %mul6_i4_19 = dmul i64 %oracle_activations2_load_20, i64 %bitcast_ln129_20

]]></Node>
<StgValue><ssdm name="mul6_i4_19"/></StgValue>
</operation>

<operation id="6444" st_id="1231" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:156 %mul6_i4_20 = dmul i64 %oracle_activations2_load_21, i64 %bitcast_ln129_21

]]></Node>
<StgValue><ssdm name="mul6_i4_20"/></StgValue>
</operation>

<operation id="6445" st_id="1231" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:163 %mul6_i4_21 = dmul i64 %oracle_activations2_load_22, i64 %bitcast_ln129_22

]]></Node>
<StgValue><ssdm name="mul6_i4_21"/></StgValue>
</operation>

<operation id="6446" st_id="1231" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:170 %mul6_i4_22 = dmul i64 %oracle_activations2_load_23, i64 %bitcast_ln129_23

]]></Node>
<StgValue><ssdm name="mul6_i4_22"/></StgValue>
</operation>

<operation id="6447" st_id="1231" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:177 %mul6_i4_23 = dmul i64 %oracle_activations2_load_24, i64 %bitcast_ln129_24

]]></Node>
<StgValue><ssdm name="mul6_i4_23"/></StgValue>
</operation>

<operation id="6448" st_id="1231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="64" op_0_bw="64">
<![CDATA[
.split46:183 %bitcast_ln129_25 = bitcast i64 %weights2_load_89

]]></Node>
<StgValue><ssdm name="bitcast_ln129_25"/></StgValue>
</operation>

<operation id="6449" st_id="1231" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:184 %mul6_i4_24 = dmul i64 %oracle_activations2_load_25, i64 %bitcast_ln129_25

]]></Node>
<StgValue><ssdm name="mul6_i4_24"/></StgValue>
</operation>

<operation id="6450" st_id="1231" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="64" op_0_bw="12">
<![CDATA[
.split46:189 %weights2_load_90 = load i12 %weights2_addr_90

]]></Node>
<StgValue><ssdm name="weights2_load_90"/></StgValue>
</operation>

<operation id="6451" st_id="1231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:193 %or_ln129_26 = or i12 %tmp_13, i12 27

]]></Node>
<StgValue><ssdm name="or_ln129_26"/></StgValue>
</operation>

<operation id="6452" st_id="1231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="64" op_0_bw="12">
<![CDATA[
.split46:194 %zext_ln129_27 = zext i12 %or_ln129_26

]]></Node>
<StgValue><ssdm name="zext_ln129_27"/></StgValue>
</operation>

<operation id="6453" st_id="1231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:195 %weights2_addr_91 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_27

]]></Node>
<StgValue><ssdm name="weights2_addr_91"/></StgValue>
</operation>

<operation id="6454" st_id="1231" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="64" op_0_bw="12">
<![CDATA[
.split46:196 %weights2_load_91 = load i12 %weights2_addr_91

]]></Node>
<StgValue><ssdm name="weights2_load_91"/></StgValue>
</operation>
</state>

<state id="1232" st_id="1232">

<operation id="6455" st_id="1232" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:38 %add9_i4_4 = dadd i64 %add9_i4_3, i64 %mul6_i4_4

]]></Node>
<StgValue><ssdm name="add9_i4_4"/></StgValue>
</operation>

<operation id="6456" st_id="1232" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:156 %mul6_i4_20 = dmul i64 %oracle_activations2_load_21, i64 %bitcast_ln129_21

]]></Node>
<StgValue><ssdm name="mul6_i4_20"/></StgValue>
</operation>

<operation id="6457" st_id="1232" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:163 %mul6_i4_21 = dmul i64 %oracle_activations2_load_22, i64 %bitcast_ln129_22

]]></Node>
<StgValue><ssdm name="mul6_i4_21"/></StgValue>
</operation>

<operation id="6458" st_id="1232" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:170 %mul6_i4_22 = dmul i64 %oracle_activations2_load_23, i64 %bitcast_ln129_23

]]></Node>
<StgValue><ssdm name="mul6_i4_22"/></StgValue>
</operation>

<operation id="6459" st_id="1232" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:177 %mul6_i4_23 = dmul i64 %oracle_activations2_load_24, i64 %bitcast_ln129_24

]]></Node>
<StgValue><ssdm name="mul6_i4_23"/></StgValue>
</operation>

<operation id="6460" st_id="1232" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:184 %mul6_i4_24 = dmul i64 %oracle_activations2_load_25, i64 %bitcast_ln129_25

]]></Node>
<StgValue><ssdm name="mul6_i4_24"/></StgValue>
</operation>

<operation id="6461" st_id="1232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="64" op_0_bw="64">
<![CDATA[
.split46:190 %bitcast_ln129_26 = bitcast i64 %weights2_load_90

]]></Node>
<StgValue><ssdm name="bitcast_ln129_26"/></StgValue>
</operation>

<operation id="6462" st_id="1232" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:191 %mul6_i4_25 = dmul i64 %oracle_activations2_load_26, i64 %bitcast_ln129_26

]]></Node>
<StgValue><ssdm name="mul6_i4_25"/></StgValue>
</operation>

<operation id="6463" st_id="1232" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="64" op_0_bw="12">
<![CDATA[
.split46:196 %weights2_load_91 = load i12 %weights2_addr_91

]]></Node>
<StgValue><ssdm name="weights2_load_91"/></StgValue>
</operation>

<operation id="6464" st_id="1232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:200 %or_ln129_27 = or i12 %tmp_13, i12 28

]]></Node>
<StgValue><ssdm name="or_ln129_27"/></StgValue>
</operation>

<operation id="6465" st_id="1232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="64" op_0_bw="12">
<![CDATA[
.split46:201 %zext_ln129_28 = zext i12 %or_ln129_27

]]></Node>
<StgValue><ssdm name="zext_ln129_28"/></StgValue>
</operation>

<operation id="6466" st_id="1232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:202 %weights2_addr_92 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_28

]]></Node>
<StgValue><ssdm name="weights2_addr_92"/></StgValue>
</operation>

<operation id="6467" st_id="1232" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="64" op_0_bw="12">
<![CDATA[
.split46:203 %weights2_load_92 = load i12 %weights2_addr_92

]]></Node>
<StgValue><ssdm name="weights2_load_92"/></StgValue>
</operation>
</state>

<state id="1233" st_id="1233">

<operation id="6468" st_id="1233" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:38 %add9_i4_4 = dadd i64 %add9_i4_3, i64 %mul6_i4_4

]]></Node>
<StgValue><ssdm name="add9_i4_4"/></StgValue>
</operation>

<operation id="6469" st_id="1233" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:163 %mul6_i4_21 = dmul i64 %oracle_activations2_load_22, i64 %bitcast_ln129_22

]]></Node>
<StgValue><ssdm name="mul6_i4_21"/></StgValue>
</operation>

<operation id="6470" st_id="1233" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:170 %mul6_i4_22 = dmul i64 %oracle_activations2_load_23, i64 %bitcast_ln129_23

]]></Node>
<StgValue><ssdm name="mul6_i4_22"/></StgValue>
</operation>

<operation id="6471" st_id="1233" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:177 %mul6_i4_23 = dmul i64 %oracle_activations2_load_24, i64 %bitcast_ln129_24

]]></Node>
<StgValue><ssdm name="mul6_i4_23"/></StgValue>
</operation>

<operation id="6472" st_id="1233" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:184 %mul6_i4_24 = dmul i64 %oracle_activations2_load_25, i64 %bitcast_ln129_25

]]></Node>
<StgValue><ssdm name="mul6_i4_24"/></StgValue>
</operation>

<operation id="6473" st_id="1233" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:191 %mul6_i4_25 = dmul i64 %oracle_activations2_load_26, i64 %bitcast_ln129_26

]]></Node>
<StgValue><ssdm name="mul6_i4_25"/></StgValue>
</operation>

<operation id="6474" st_id="1233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="64" op_0_bw="64">
<![CDATA[
.split46:197 %bitcast_ln129_27 = bitcast i64 %weights2_load_91

]]></Node>
<StgValue><ssdm name="bitcast_ln129_27"/></StgValue>
</operation>

<operation id="6475" st_id="1233" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:198 %mul6_i4_26 = dmul i64 %oracle_activations2_load_27, i64 %bitcast_ln129_27

]]></Node>
<StgValue><ssdm name="mul6_i4_26"/></StgValue>
</operation>

<operation id="6476" st_id="1233" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="64" op_0_bw="12">
<![CDATA[
.split46:203 %weights2_load_92 = load i12 %weights2_addr_92

]]></Node>
<StgValue><ssdm name="weights2_load_92"/></StgValue>
</operation>

<operation id="6477" st_id="1233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:207 %or_ln129_28 = or i12 %tmp_13, i12 29

]]></Node>
<StgValue><ssdm name="or_ln129_28"/></StgValue>
</operation>

<operation id="6478" st_id="1233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="64" op_0_bw="12">
<![CDATA[
.split46:208 %zext_ln129_29 = zext i12 %or_ln129_28

]]></Node>
<StgValue><ssdm name="zext_ln129_29"/></StgValue>
</operation>

<operation id="6479" st_id="1233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:209 %weights2_addr_93 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_29

]]></Node>
<StgValue><ssdm name="weights2_addr_93"/></StgValue>
</operation>

<operation id="6480" st_id="1233" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="64" op_0_bw="12">
<![CDATA[
.split46:210 %weights2_load_93 = load i12 %weights2_addr_93

]]></Node>
<StgValue><ssdm name="weights2_load_93"/></StgValue>
</operation>
</state>

<state id="1234" st_id="1234">

<operation id="6481" st_id="1234" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:38 %add9_i4_4 = dadd i64 %add9_i4_3, i64 %mul6_i4_4

]]></Node>
<StgValue><ssdm name="add9_i4_4"/></StgValue>
</operation>

<operation id="6482" st_id="1234" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:170 %mul6_i4_22 = dmul i64 %oracle_activations2_load_23, i64 %bitcast_ln129_23

]]></Node>
<StgValue><ssdm name="mul6_i4_22"/></StgValue>
</operation>

<operation id="6483" st_id="1234" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:177 %mul6_i4_23 = dmul i64 %oracle_activations2_load_24, i64 %bitcast_ln129_24

]]></Node>
<StgValue><ssdm name="mul6_i4_23"/></StgValue>
</operation>

<operation id="6484" st_id="1234" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:184 %mul6_i4_24 = dmul i64 %oracle_activations2_load_25, i64 %bitcast_ln129_25

]]></Node>
<StgValue><ssdm name="mul6_i4_24"/></StgValue>
</operation>

<operation id="6485" st_id="1234" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:191 %mul6_i4_25 = dmul i64 %oracle_activations2_load_26, i64 %bitcast_ln129_26

]]></Node>
<StgValue><ssdm name="mul6_i4_25"/></StgValue>
</operation>

<operation id="6486" st_id="1234" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:198 %mul6_i4_26 = dmul i64 %oracle_activations2_load_27, i64 %bitcast_ln129_27

]]></Node>
<StgValue><ssdm name="mul6_i4_26"/></StgValue>
</operation>

<operation id="6487" st_id="1234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="64" op_0_bw="64">
<![CDATA[
.split46:204 %bitcast_ln129_28 = bitcast i64 %weights2_load_92

]]></Node>
<StgValue><ssdm name="bitcast_ln129_28"/></StgValue>
</operation>

<operation id="6488" st_id="1234" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:205 %mul6_i4_27 = dmul i64 %oracle_activations2_load_28, i64 %bitcast_ln129_28

]]></Node>
<StgValue><ssdm name="mul6_i4_27"/></StgValue>
</operation>

<operation id="6489" st_id="1234" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="64" op_0_bw="12">
<![CDATA[
.split46:210 %weights2_load_93 = load i12 %weights2_addr_93

]]></Node>
<StgValue><ssdm name="weights2_load_93"/></StgValue>
</operation>

<operation id="6490" st_id="1234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:214 %or_ln129_29 = or i12 %tmp_13, i12 30

]]></Node>
<StgValue><ssdm name="or_ln129_29"/></StgValue>
</operation>

<operation id="6491" st_id="1234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="64" op_0_bw="12">
<![CDATA[
.split46:215 %zext_ln129_30 = zext i12 %or_ln129_29

]]></Node>
<StgValue><ssdm name="zext_ln129_30"/></StgValue>
</operation>

<operation id="6492" st_id="1234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:216 %weights2_addr_94 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_30

]]></Node>
<StgValue><ssdm name="weights2_addr_94"/></StgValue>
</operation>

<operation id="6493" st_id="1234" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="64" op_0_bw="12">
<![CDATA[
.split46:217 %weights2_load_94 = load i12 %weights2_addr_94

]]></Node>
<StgValue><ssdm name="weights2_load_94"/></StgValue>
</operation>
</state>

<state id="1235" st_id="1235">

<operation id="6494" st_id="1235" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:38 %add9_i4_4 = dadd i64 %add9_i4_3, i64 %mul6_i4_4

]]></Node>
<StgValue><ssdm name="add9_i4_4"/></StgValue>
</operation>

<operation id="6495" st_id="1235" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:177 %mul6_i4_23 = dmul i64 %oracle_activations2_load_24, i64 %bitcast_ln129_24

]]></Node>
<StgValue><ssdm name="mul6_i4_23"/></StgValue>
</operation>

<operation id="6496" st_id="1235" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:184 %mul6_i4_24 = dmul i64 %oracle_activations2_load_25, i64 %bitcast_ln129_25

]]></Node>
<StgValue><ssdm name="mul6_i4_24"/></StgValue>
</operation>

<operation id="6497" st_id="1235" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:191 %mul6_i4_25 = dmul i64 %oracle_activations2_load_26, i64 %bitcast_ln129_26

]]></Node>
<StgValue><ssdm name="mul6_i4_25"/></StgValue>
</operation>

<operation id="6498" st_id="1235" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:198 %mul6_i4_26 = dmul i64 %oracle_activations2_load_27, i64 %bitcast_ln129_27

]]></Node>
<StgValue><ssdm name="mul6_i4_26"/></StgValue>
</operation>

<operation id="6499" st_id="1235" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:205 %mul6_i4_27 = dmul i64 %oracle_activations2_load_28, i64 %bitcast_ln129_28

]]></Node>
<StgValue><ssdm name="mul6_i4_27"/></StgValue>
</operation>

<operation id="6500" st_id="1235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="64" op_0_bw="64">
<![CDATA[
.split46:211 %bitcast_ln129_29 = bitcast i64 %weights2_load_93

]]></Node>
<StgValue><ssdm name="bitcast_ln129_29"/></StgValue>
</operation>

<operation id="6501" st_id="1235" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:212 %mul6_i4_28 = dmul i64 %oracle_activations2_load_29, i64 %bitcast_ln129_29

]]></Node>
<StgValue><ssdm name="mul6_i4_28"/></StgValue>
</operation>

<operation id="6502" st_id="1235" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="64" op_0_bw="12">
<![CDATA[
.split46:217 %weights2_load_94 = load i12 %weights2_addr_94

]]></Node>
<StgValue><ssdm name="weights2_load_94"/></StgValue>
</operation>

<operation id="6503" st_id="1235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:221 %or_ln129_30 = or i12 %tmp_13, i12 31

]]></Node>
<StgValue><ssdm name="or_ln129_30"/></StgValue>
</operation>

<operation id="6504" st_id="1235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="64" op_0_bw="12">
<![CDATA[
.split46:222 %zext_ln129_31 = zext i12 %or_ln129_30

]]></Node>
<StgValue><ssdm name="zext_ln129_31"/></StgValue>
</operation>

<operation id="6505" st_id="1235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:223 %weights2_addr_95 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_31

]]></Node>
<StgValue><ssdm name="weights2_addr_95"/></StgValue>
</operation>

<operation id="6506" st_id="1235" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="64" op_0_bw="12">
<![CDATA[
.split46:224 %weights2_load_95 = load i12 %weights2_addr_95

]]></Node>
<StgValue><ssdm name="weights2_load_95"/></StgValue>
</operation>
</state>

<state id="1236" st_id="1236">

<operation id="6507" st_id="1236" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:38 %add9_i4_4 = dadd i64 %add9_i4_3, i64 %mul6_i4_4

]]></Node>
<StgValue><ssdm name="add9_i4_4"/></StgValue>
</operation>

<operation id="6508" st_id="1236" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:184 %mul6_i4_24 = dmul i64 %oracle_activations2_load_25, i64 %bitcast_ln129_25

]]></Node>
<StgValue><ssdm name="mul6_i4_24"/></StgValue>
</operation>

<operation id="6509" st_id="1236" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:191 %mul6_i4_25 = dmul i64 %oracle_activations2_load_26, i64 %bitcast_ln129_26

]]></Node>
<StgValue><ssdm name="mul6_i4_25"/></StgValue>
</operation>

<operation id="6510" st_id="1236" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:198 %mul6_i4_26 = dmul i64 %oracle_activations2_load_27, i64 %bitcast_ln129_27

]]></Node>
<StgValue><ssdm name="mul6_i4_26"/></StgValue>
</operation>

<operation id="6511" st_id="1236" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:205 %mul6_i4_27 = dmul i64 %oracle_activations2_load_28, i64 %bitcast_ln129_28

]]></Node>
<StgValue><ssdm name="mul6_i4_27"/></StgValue>
</operation>

<operation id="6512" st_id="1236" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:212 %mul6_i4_28 = dmul i64 %oracle_activations2_load_29, i64 %bitcast_ln129_29

]]></Node>
<StgValue><ssdm name="mul6_i4_28"/></StgValue>
</operation>

<operation id="6513" st_id="1236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="64" op_0_bw="64">
<![CDATA[
.split46:218 %bitcast_ln129_30 = bitcast i64 %weights2_load_94

]]></Node>
<StgValue><ssdm name="bitcast_ln129_30"/></StgValue>
</operation>

<operation id="6514" st_id="1236" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:219 %mul6_i4_29 = dmul i64 %oracle_activations2_load_30, i64 %bitcast_ln129_30

]]></Node>
<StgValue><ssdm name="mul6_i4_29"/></StgValue>
</operation>

<operation id="6515" st_id="1236" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="64" op_0_bw="12">
<![CDATA[
.split46:224 %weights2_load_95 = load i12 %weights2_addr_95

]]></Node>
<StgValue><ssdm name="weights2_load_95"/></StgValue>
</operation>

<operation id="6516" st_id="1236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:228 %or_ln129_31 = or i12 %tmp_13, i12 32

]]></Node>
<StgValue><ssdm name="or_ln129_31"/></StgValue>
</operation>

<operation id="6517" st_id="1236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="64" op_0_bw="12">
<![CDATA[
.split46:229 %zext_ln129_32 = zext i12 %or_ln129_31

]]></Node>
<StgValue><ssdm name="zext_ln129_32"/></StgValue>
</operation>

<operation id="6518" st_id="1236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:230 %weights2_addr_96 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_32

]]></Node>
<StgValue><ssdm name="weights2_addr_96"/></StgValue>
</operation>

<operation id="6519" st_id="1236" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="64" op_0_bw="12">
<![CDATA[
.split46:231 %weights2_load_96 = load i12 %weights2_addr_96

]]></Node>
<StgValue><ssdm name="weights2_load_96"/></StgValue>
</operation>
</state>

<state id="1237" st_id="1237">

<operation id="6520" st_id="1237" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:45 %add9_i4_5 = dadd i64 %add9_i4_4, i64 %mul6_i4_5

]]></Node>
<StgValue><ssdm name="add9_i4_5"/></StgValue>
</operation>

<operation id="6521" st_id="1237" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:191 %mul6_i4_25 = dmul i64 %oracle_activations2_load_26, i64 %bitcast_ln129_26

]]></Node>
<StgValue><ssdm name="mul6_i4_25"/></StgValue>
</operation>

<operation id="6522" st_id="1237" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:198 %mul6_i4_26 = dmul i64 %oracle_activations2_load_27, i64 %bitcast_ln129_27

]]></Node>
<StgValue><ssdm name="mul6_i4_26"/></StgValue>
</operation>

<operation id="6523" st_id="1237" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:205 %mul6_i4_27 = dmul i64 %oracle_activations2_load_28, i64 %bitcast_ln129_28

]]></Node>
<StgValue><ssdm name="mul6_i4_27"/></StgValue>
</operation>

<operation id="6524" st_id="1237" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:212 %mul6_i4_28 = dmul i64 %oracle_activations2_load_29, i64 %bitcast_ln129_29

]]></Node>
<StgValue><ssdm name="mul6_i4_28"/></StgValue>
</operation>

<operation id="6525" st_id="1237" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:219 %mul6_i4_29 = dmul i64 %oracle_activations2_load_30, i64 %bitcast_ln129_30

]]></Node>
<StgValue><ssdm name="mul6_i4_29"/></StgValue>
</operation>

<operation id="6526" st_id="1237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="64" op_0_bw="64">
<![CDATA[
.split46:225 %bitcast_ln129_31 = bitcast i64 %weights2_load_95

]]></Node>
<StgValue><ssdm name="bitcast_ln129_31"/></StgValue>
</operation>

<operation id="6527" st_id="1237" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:226 %mul6_i4_30 = dmul i64 %oracle_activations2_load_31, i64 %bitcast_ln129_31

]]></Node>
<StgValue><ssdm name="mul6_i4_30"/></StgValue>
</operation>

<operation id="6528" st_id="1237" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="64" op_0_bw="12">
<![CDATA[
.split46:231 %weights2_load_96 = load i12 %weights2_addr_96

]]></Node>
<StgValue><ssdm name="weights2_load_96"/></StgValue>
</operation>

<operation id="6529" st_id="1237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:235 %or_ln129_32 = or i12 %tmp_13, i12 33

]]></Node>
<StgValue><ssdm name="or_ln129_32"/></StgValue>
</operation>

<operation id="6530" st_id="1237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="64" op_0_bw="12">
<![CDATA[
.split46:236 %zext_ln129_33 = zext i12 %or_ln129_32

]]></Node>
<StgValue><ssdm name="zext_ln129_33"/></StgValue>
</operation>

<operation id="6531" st_id="1237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:237 %weights2_addr_97 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_33

]]></Node>
<StgValue><ssdm name="weights2_addr_97"/></StgValue>
</operation>

<operation id="6532" st_id="1237" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="64" op_0_bw="12">
<![CDATA[
.split46:238 %weights2_load_97 = load i12 %weights2_addr_97

]]></Node>
<StgValue><ssdm name="weights2_load_97"/></StgValue>
</operation>
</state>

<state id="1238" st_id="1238">

<operation id="6533" st_id="1238" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:45 %add9_i4_5 = dadd i64 %add9_i4_4, i64 %mul6_i4_5

]]></Node>
<StgValue><ssdm name="add9_i4_5"/></StgValue>
</operation>

<operation id="6534" st_id="1238" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:198 %mul6_i4_26 = dmul i64 %oracle_activations2_load_27, i64 %bitcast_ln129_27

]]></Node>
<StgValue><ssdm name="mul6_i4_26"/></StgValue>
</operation>

<operation id="6535" st_id="1238" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:205 %mul6_i4_27 = dmul i64 %oracle_activations2_load_28, i64 %bitcast_ln129_28

]]></Node>
<StgValue><ssdm name="mul6_i4_27"/></StgValue>
</operation>

<operation id="6536" st_id="1238" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:212 %mul6_i4_28 = dmul i64 %oracle_activations2_load_29, i64 %bitcast_ln129_29

]]></Node>
<StgValue><ssdm name="mul6_i4_28"/></StgValue>
</operation>

<operation id="6537" st_id="1238" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:219 %mul6_i4_29 = dmul i64 %oracle_activations2_load_30, i64 %bitcast_ln129_30

]]></Node>
<StgValue><ssdm name="mul6_i4_29"/></StgValue>
</operation>

<operation id="6538" st_id="1238" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:226 %mul6_i4_30 = dmul i64 %oracle_activations2_load_31, i64 %bitcast_ln129_31

]]></Node>
<StgValue><ssdm name="mul6_i4_30"/></StgValue>
</operation>

<operation id="6539" st_id="1238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="64" op_0_bw="64">
<![CDATA[
.split46:232 %bitcast_ln129_32 = bitcast i64 %weights2_load_96

]]></Node>
<StgValue><ssdm name="bitcast_ln129_32"/></StgValue>
</operation>

<operation id="6540" st_id="1238" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:233 %mul6_i4_31 = dmul i64 %oracle_activations2_load_32, i64 %bitcast_ln129_32

]]></Node>
<StgValue><ssdm name="mul6_i4_31"/></StgValue>
</operation>

<operation id="6541" st_id="1238" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="64" op_0_bw="12">
<![CDATA[
.split46:238 %weights2_load_97 = load i12 %weights2_addr_97

]]></Node>
<StgValue><ssdm name="weights2_load_97"/></StgValue>
</operation>

<operation id="6542" st_id="1238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:242 %or_ln129_33 = or i12 %tmp_13, i12 34

]]></Node>
<StgValue><ssdm name="or_ln129_33"/></StgValue>
</operation>

<operation id="6543" st_id="1238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="64" op_0_bw="12">
<![CDATA[
.split46:243 %zext_ln129_34 = zext i12 %or_ln129_33

]]></Node>
<StgValue><ssdm name="zext_ln129_34"/></StgValue>
</operation>

<operation id="6544" st_id="1238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:244 %weights2_addr_98 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_34

]]></Node>
<StgValue><ssdm name="weights2_addr_98"/></StgValue>
</operation>

<operation id="6545" st_id="1238" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="64" op_0_bw="12">
<![CDATA[
.split46:245 %weights2_load_98 = load i12 %weights2_addr_98

]]></Node>
<StgValue><ssdm name="weights2_load_98"/></StgValue>
</operation>
</state>

<state id="1239" st_id="1239">

<operation id="6546" st_id="1239" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:45 %add9_i4_5 = dadd i64 %add9_i4_4, i64 %mul6_i4_5

]]></Node>
<StgValue><ssdm name="add9_i4_5"/></StgValue>
</operation>

<operation id="6547" st_id="1239" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:205 %mul6_i4_27 = dmul i64 %oracle_activations2_load_28, i64 %bitcast_ln129_28

]]></Node>
<StgValue><ssdm name="mul6_i4_27"/></StgValue>
</operation>

<operation id="6548" st_id="1239" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:212 %mul6_i4_28 = dmul i64 %oracle_activations2_load_29, i64 %bitcast_ln129_29

]]></Node>
<StgValue><ssdm name="mul6_i4_28"/></StgValue>
</operation>

<operation id="6549" st_id="1239" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:219 %mul6_i4_29 = dmul i64 %oracle_activations2_load_30, i64 %bitcast_ln129_30

]]></Node>
<StgValue><ssdm name="mul6_i4_29"/></StgValue>
</operation>

<operation id="6550" st_id="1239" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:226 %mul6_i4_30 = dmul i64 %oracle_activations2_load_31, i64 %bitcast_ln129_31

]]></Node>
<StgValue><ssdm name="mul6_i4_30"/></StgValue>
</operation>

<operation id="6551" st_id="1239" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:233 %mul6_i4_31 = dmul i64 %oracle_activations2_load_32, i64 %bitcast_ln129_32

]]></Node>
<StgValue><ssdm name="mul6_i4_31"/></StgValue>
</operation>

<operation id="6552" st_id="1239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="64" op_0_bw="64">
<![CDATA[
.split46:239 %bitcast_ln129_33 = bitcast i64 %weights2_load_97

]]></Node>
<StgValue><ssdm name="bitcast_ln129_33"/></StgValue>
</operation>

<operation id="6553" st_id="1239" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:240 %mul6_i4_32 = dmul i64 %oracle_activations2_load_33, i64 %bitcast_ln129_33

]]></Node>
<StgValue><ssdm name="mul6_i4_32"/></StgValue>
</operation>

<operation id="6554" st_id="1239" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="64" op_0_bw="12">
<![CDATA[
.split46:245 %weights2_load_98 = load i12 %weights2_addr_98

]]></Node>
<StgValue><ssdm name="weights2_load_98"/></StgValue>
</operation>

<operation id="6555" st_id="1239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:249 %or_ln129_34 = or i12 %tmp_13, i12 35

]]></Node>
<StgValue><ssdm name="or_ln129_34"/></StgValue>
</operation>

<operation id="6556" st_id="1239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="64" op_0_bw="12">
<![CDATA[
.split46:250 %zext_ln129_35 = zext i12 %or_ln129_34

]]></Node>
<StgValue><ssdm name="zext_ln129_35"/></StgValue>
</operation>

<operation id="6557" st_id="1239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:251 %weights2_addr_99 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_35

]]></Node>
<StgValue><ssdm name="weights2_addr_99"/></StgValue>
</operation>

<operation id="6558" st_id="1239" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="64" op_0_bw="12">
<![CDATA[
.split46:252 %weights2_load_99 = load i12 %weights2_addr_99

]]></Node>
<StgValue><ssdm name="weights2_load_99"/></StgValue>
</operation>
</state>

<state id="1240" st_id="1240">

<operation id="6559" st_id="1240" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:45 %add9_i4_5 = dadd i64 %add9_i4_4, i64 %mul6_i4_5

]]></Node>
<StgValue><ssdm name="add9_i4_5"/></StgValue>
</operation>

<operation id="6560" st_id="1240" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:212 %mul6_i4_28 = dmul i64 %oracle_activations2_load_29, i64 %bitcast_ln129_29

]]></Node>
<StgValue><ssdm name="mul6_i4_28"/></StgValue>
</operation>

<operation id="6561" st_id="1240" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:219 %mul6_i4_29 = dmul i64 %oracle_activations2_load_30, i64 %bitcast_ln129_30

]]></Node>
<StgValue><ssdm name="mul6_i4_29"/></StgValue>
</operation>

<operation id="6562" st_id="1240" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:226 %mul6_i4_30 = dmul i64 %oracle_activations2_load_31, i64 %bitcast_ln129_31

]]></Node>
<StgValue><ssdm name="mul6_i4_30"/></StgValue>
</operation>

<operation id="6563" st_id="1240" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:233 %mul6_i4_31 = dmul i64 %oracle_activations2_load_32, i64 %bitcast_ln129_32

]]></Node>
<StgValue><ssdm name="mul6_i4_31"/></StgValue>
</operation>

<operation id="6564" st_id="1240" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:240 %mul6_i4_32 = dmul i64 %oracle_activations2_load_33, i64 %bitcast_ln129_33

]]></Node>
<StgValue><ssdm name="mul6_i4_32"/></StgValue>
</operation>

<operation id="6565" st_id="1240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="64" op_0_bw="64">
<![CDATA[
.split46:246 %bitcast_ln129_34 = bitcast i64 %weights2_load_98

]]></Node>
<StgValue><ssdm name="bitcast_ln129_34"/></StgValue>
</operation>

<operation id="6566" st_id="1240" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:247 %mul6_i4_33 = dmul i64 %oracle_activations2_load_34, i64 %bitcast_ln129_34

]]></Node>
<StgValue><ssdm name="mul6_i4_33"/></StgValue>
</operation>

<operation id="6567" st_id="1240" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="64" op_0_bw="12">
<![CDATA[
.split46:252 %weights2_load_99 = load i12 %weights2_addr_99

]]></Node>
<StgValue><ssdm name="weights2_load_99"/></StgValue>
</operation>

<operation id="6568" st_id="1240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:256 %or_ln129_35 = or i12 %tmp_13, i12 36

]]></Node>
<StgValue><ssdm name="or_ln129_35"/></StgValue>
</operation>

<operation id="6569" st_id="1240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="64" op_0_bw="12">
<![CDATA[
.split46:257 %zext_ln129_36 = zext i12 %or_ln129_35

]]></Node>
<StgValue><ssdm name="zext_ln129_36"/></StgValue>
</operation>

<operation id="6570" st_id="1240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:258 %weights2_addr_100 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_36

]]></Node>
<StgValue><ssdm name="weights2_addr_100"/></StgValue>
</operation>

<operation id="6571" st_id="1240" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="64" op_0_bw="12">
<![CDATA[
.split46:259 %weights2_load_100 = load i12 %weights2_addr_100

]]></Node>
<StgValue><ssdm name="weights2_load_100"/></StgValue>
</operation>
</state>

<state id="1241" st_id="1241">

<operation id="6572" st_id="1241" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:45 %add9_i4_5 = dadd i64 %add9_i4_4, i64 %mul6_i4_5

]]></Node>
<StgValue><ssdm name="add9_i4_5"/></StgValue>
</operation>

<operation id="6573" st_id="1241" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:219 %mul6_i4_29 = dmul i64 %oracle_activations2_load_30, i64 %bitcast_ln129_30

]]></Node>
<StgValue><ssdm name="mul6_i4_29"/></StgValue>
</operation>

<operation id="6574" st_id="1241" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:226 %mul6_i4_30 = dmul i64 %oracle_activations2_load_31, i64 %bitcast_ln129_31

]]></Node>
<StgValue><ssdm name="mul6_i4_30"/></StgValue>
</operation>

<operation id="6575" st_id="1241" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:233 %mul6_i4_31 = dmul i64 %oracle_activations2_load_32, i64 %bitcast_ln129_32

]]></Node>
<StgValue><ssdm name="mul6_i4_31"/></StgValue>
</operation>

<operation id="6576" st_id="1241" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:240 %mul6_i4_32 = dmul i64 %oracle_activations2_load_33, i64 %bitcast_ln129_33

]]></Node>
<StgValue><ssdm name="mul6_i4_32"/></StgValue>
</operation>

<operation id="6577" st_id="1241" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:247 %mul6_i4_33 = dmul i64 %oracle_activations2_load_34, i64 %bitcast_ln129_34

]]></Node>
<StgValue><ssdm name="mul6_i4_33"/></StgValue>
</operation>

<operation id="6578" st_id="1241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="64" op_0_bw="64">
<![CDATA[
.split46:253 %bitcast_ln129_35 = bitcast i64 %weights2_load_99

]]></Node>
<StgValue><ssdm name="bitcast_ln129_35"/></StgValue>
</operation>

<operation id="6579" st_id="1241" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:254 %mul6_i4_34 = dmul i64 %oracle_activations2_load_35, i64 %bitcast_ln129_35

]]></Node>
<StgValue><ssdm name="mul6_i4_34"/></StgValue>
</operation>

<operation id="6580" st_id="1241" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="64" op_0_bw="12">
<![CDATA[
.split46:259 %weights2_load_100 = load i12 %weights2_addr_100

]]></Node>
<StgValue><ssdm name="weights2_load_100"/></StgValue>
</operation>

<operation id="6581" st_id="1241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:263 %or_ln129_36 = or i12 %tmp_13, i12 37

]]></Node>
<StgValue><ssdm name="or_ln129_36"/></StgValue>
</operation>

<operation id="6582" st_id="1241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="64" op_0_bw="12">
<![CDATA[
.split46:264 %zext_ln129_37 = zext i12 %or_ln129_36

]]></Node>
<StgValue><ssdm name="zext_ln129_37"/></StgValue>
</operation>

<operation id="6583" st_id="1241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:265 %weights2_addr_101 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_37

]]></Node>
<StgValue><ssdm name="weights2_addr_101"/></StgValue>
</operation>

<operation id="6584" st_id="1241" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="64" op_0_bw="12">
<![CDATA[
.split46:266 %weights2_load_101 = load i12 %weights2_addr_101

]]></Node>
<StgValue><ssdm name="weights2_load_101"/></StgValue>
</operation>
</state>

<state id="1242" st_id="1242">

<operation id="6585" st_id="1242" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:52 %add9_i4_6 = dadd i64 %add9_i4_5, i64 %mul6_i4_6

]]></Node>
<StgValue><ssdm name="add9_i4_6"/></StgValue>
</operation>

<operation id="6586" st_id="1242" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:226 %mul6_i4_30 = dmul i64 %oracle_activations2_load_31, i64 %bitcast_ln129_31

]]></Node>
<StgValue><ssdm name="mul6_i4_30"/></StgValue>
</operation>

<operation id="6587" st_id="1242" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:233 %mul6_i4_31 = dmul i64 %oracle_activations2_load_32, i64 %bitcast_ln129_32

]]></Node>
<StgValue><ssdm name="mul6_i4_31"/></StgValue>
</operation>

<operation id="6588" st_id="1242" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:240 %mul6_i4_32 = dmul i64 %oracle_activations2_load_33, i64 %bitcast_ln129_33

]]></Node>
<StgValue><ssdm name="mul6_i4_32"/></StgValue>
</operation>

<operation id="6589" st_id="1242" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:247 %mul6_i4_33 = dmul i64 %oracle_activations2_load_34, i64 %bitcast_ln129_34

]]></Node>
<StgValue><ssdm name="mul6_i4_33"/></StgValue>
</operation>

<operation id="6590" st_id="1242" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:254 %mul6_i4_34 = dmul i64 %oracle_activations2_load_35, i64 %bitcast_ln129_35

]]></Node>
<StgValue><ssdm name="mul6_i4_34"/></StgValue>
</operation>

<operation id="6591" st_id="1242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="64" op_0_bw="64">
<![CDATA[
.split46:260 %bitcast_ln129_36 = bitcast i64 %weights2_load_100

]]></Node>
<StgValue><ssdm name="bitcast_ln129_36"/></StgValue>
</operation>

<operation id="6592" st_id="1242" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:261 %mul6_i4_35 = dmul i64 %oracle_activations2_load_36, i64 %bitcast_ln129_36

]]></Node>
<StgValue><ssdm name="mul6_i4_35"/></StgValue>
</operation>

<operation id="6593" st_id="1242" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="64" op_0_bw="12">
<![CDATA[
.split46:266 %weights2_load_101 = load i12 %weights2_addr_101

]]></Node>
<StgValue><ssdm name="weights2_load_101"/></StgValue>
</operation>

<operation id="6594" st_id="1242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:270 %or_ln129_37 = or i12 %tmp_13, i12 38

]]></Node>
<StgValue><ssdm name="or_ln129_37"/></StgValue>
</operation>

<operation id="6595" st_id="1242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="64" op_0_bw="12">
<![CDATA[
.split46:271 %zext_ln129_38 = zext i12 %or_ln129_37

]]></Node>
<StgValue><ssdm name="zext_ln129_38"/></StgValue>
</operation>

<operation id="6596" st_id="1242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:272 %weights2_addr_102 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_38

]]></Node>
<StgValue><ssdm name="weights2_addr_102"/></StgValue>
</operation>

<operation id="6597" st_id="1242" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="64" op_0_bw="12">
<![CDATA[
.split46:273 %weights2_load_102 = load i12 %weights2_addr_102

]]></Node>
<StgValue><ssdm name="weights2_load_102"/></StgValue>
</operation>
</state>

<state id="1243" st_id="1243">

<operation id="6598" st_id="1243" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:52 %add9_i4_6 = dadd i64 %add9_i4_5, i64 %mul6_i4_6

]]></Node>
<StgValue><ssdm name="add9_i4_6"/></StgValue>
</operation>

<operation id="6599" st_id="1243" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:233 %mul6_i4_31 = dmul i64 %oracle_activations2_load_32, i64 %bitcast_ln129_32

]]></Node>
<StgValue><ssdm name="mul6_i4_31"/></StgValue>
</operation>

<operation id="6600" st_id="1243" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:240 %mul6_i4_32 = dmul i64 %oracle_activations2_load_33, i64 %bitcast_ln129_33

]]></Node>
<StgValue><ssdm name="mul6_i4_32"/></StgValue>
</operation>

<operation id="6601" st_id="1243" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:247 %mul6_i4_33 = dmul i64 %oracle_activations2_load_34, i64 %bitcast_ln129_34

]]></Node>
<StgValue><ssdm name="mul6_i4_33"/></StgValue>
</operation>

<operation id="6602" st_id="1243" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:254 %mul6_i4_34 = dmul i64 %oracle_activations2_load_35, i64 %bitcast_ln129_35

]]></Node>
<StgValue><ssdm name="mul6_i4_34"/></StgValue>
</operation>

<operation id="6603" st_id="1243" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:261 %mul6_i4_35 = dmul i64 %oracle_activations2_load_36, i64 %bitcast_ln129_36

]]></Node>
<StgValue><ssdm name="mul6_i4_35"/></StgValue>
</operation>

<operation id="6604" st_id="1243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="64" op_0_bw="64">
<![CDATA[
.split46:267 %bitcast_ln129_37 = bitcast i64 %weights2_load_101

]]></Node>
<StgValue><ssdm name="bitcast_ln129_37"/></StgValue>
</operation>

<operation id="6605" st_id="1243" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:268 %mul6_i4_36 = dmul i64 %oracle_activations2_load_37, i64 %bitcast_ln129_37

]]></Node>
<StgValue><ssdm name="mul6_i4_36"/></StgValue>
</operation>

<operation id="6606" st_id="1243" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="64" op_0_bw="12">
<![CDATA[
.split46:273 %weights2_load_102 = load i12 %weights2_addr_102

]]></Node>
<StgValue><ssdm name="weights2_load_102"/></StgValue>
</operation>

<operation id="6607" st_id="1243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:277 %or_ln129_38 = or i12 %tmp_13, i12 39

]]></Node>
<StgValue><ssdm name="or_ln129_38"/></StgValue>
</operation>

<operation id="6608" st_id="1243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="64" op_0_bw="12">
<![CDATA[
.split46:278 %zext_ln129_39 = zext i12 %or_ln129_38

]]></Node>
<StgValue><ssdm name="zext_ln129_39"/></StgValue>
</operation>

<operation id="6609" st_id="1243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:279 %weights2_addr_103 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_39

]]></Node>
<StgValue><ssdm name="weights2_addr_103"/></StgValue>
</operation>

<operation id="6610" st_id="1243" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="64" op_0_bw="12">
<![CDATA[
.split46:280 %weights2_load_103 = load i12 %weights2_addr_103

]]></Node>
<StgValue><ssdm name="weights2_load_103"/></StgValue>
</operation>
</state>

<state id="1244" st_id="1244">

<operation id="6611" st_id="1244" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:52 %add9_i4_6 = dadd i64 %add9_i4_5, i64 %mul6_i4_6

]]></Node>
<StgValue><ssdm name="add9_i4_6"/></StgValue>
</operation>

<operation id="6612" st_id="1244" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:240 %mul6_i4_32 = dmul i64 %oracle_activations2_load_33, i64 %bitcast_ln129_33

]]></Node>
<StgValue><ssdm name="mul6_i4_32"/></StgValue>
</operation>

<operation id="6613" st_id="1244" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:247 %mul6_i4_33 = dmul i64 %oracle_activations2_load_34, i64 %bitcast_ln129_34

]]></Node>
<StgValue><ssdm name="mul6_i4_33"/></StgValue>
</operation>

<operation id="6614" st_id="1244" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:254 %mul6_i4_34 = dmul i64 %oracle_activations2_load_35, i64 %bitcast_ln129_35

]]></Node>
<StgValue><ssdm name="mul6_i4_34"/></StgValue>
</operation>

<operation id="6615" st_id="1244" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:261 %mul6_i4_35 = dmul i64 %oracle_activations2_load_36, i64 %bitcast_ln129_36

]]></Node>
<StgValue><ssdm name="mul6_i4_35"/></StgValue>
</operation>

<operation id="6616" st_id="1244" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:268 %mul6_i4_36 = dmul i64 %oracle_activations2_load_37, i64 %bitcast_ln129_37

]]></Node>
<StgValue><ssdm name="mul6_i4_36"/></StgValue>
</operation>

<operation id="6617" st_id="1244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="64" op_0_bw="64">
<![CDATA[
.split46:274 %bitcast_ln129_38 = bitcast i64 %weights2_load_102

]]></Node>
<StgValue><ssdm name="bitcast_ln129_38"/></StgValue>
</operation>

<operation id="6618" st_id="1244" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:275 %mul6_i4_37 = dmul i64 %oracle_activations2_load_38, i64 %bitcast_ln129_38

]]></Node>
<StgValue><ssdm name="mul6_i4_37"/></StgValue>
</operation>

<operation id="6619" st_id="1244" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="64" op_0_bw="12">
<![CDATA[
.split46:280 %weights2_load_103 = load i12 %weights2_addr_103

]]></Node>
<StgValue><ssdm name="weights2_load_103"/></StgValue>
</operation>

<operation id="6620" st_id="1244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:284 %or_ln129_39 = or i12 %tmp_13, i12 40

]]></Node>
<StgValue><ssdm name="or_ln129_39"/></StgValue>
</operation>

<operation id="6621" st_id="1244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="64" op_0_bw="12">
<![CDATA[
.split46:285 %zext_ln129_40 = zext i12 %or_ln129_39

]]></Node>
<StgValue><ssdm name="zext_ln129_40"/></StgValue>
</operation>

<operation id="6622" st_id="1244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:286 %weights2_addr_104 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_40

]]></Node>
<StgValue><ssdm name="weights2_addr_104"/></StgValue>
</operation>

<operation id="6623" st_id="1244" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="64" op_0_bw="12">
<![CDATA[
.split46:287 %weights2_load_104 = load i12 %weights2_addr_104

]]></Node>
<StgValue><ssdm name="weights2_load_104"/></StgValue>
</operation>
</state>

<state id="1245" st_id="1245">

<operation id="6624" st_id="1245" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:52 %add9_i4_6 = dadd i64 %add9_i4_5, i64 %mul6_i4_6

]]></Node>
<StgValue><ssdm name="add9_i4_6"/></StgValue>
</operation>

<operation id="6625" st_id="1245" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:247 %mul6_i4_33 = dmul i64 %oracle_activations2_load_34, i64 %bitcast_ln129_34

]]></Node>
<StgValue><ssdm name="mul6_i4_33"/></StgValue>
</operation>

<operation id="6626" st_id="1245" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:254 %mul6_i4_34 = dmul i64 %oracle_activations2_load_35, i64 %bitcast_ln129_35

]]></Node>
<StgValue><ssdm name="mul6_i4_34"/></StgValue>
</operation>

<operation id="6627" st_id="1245" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:261 %mul6_i4_35 = dmul i64 %oracle_activations2_load_36, i64 %bitcast_ln129_36

]]></Node>
<StgValue><ssdm name="mul6_i4_35"/></StgValue>
</operation>

<operation id="6628" st_id="1245" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:268 %mul6_i4_36 = dmul i64 %oracle_activations2_load_37, i64 %bitcast_ln129_37

]]></Node>
<StgValue><ssdm name="mul6_i4_36"/></StgValue>
</operation>

<operation id="6629" st_id="1245" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:275 %mul6_i4_37 = dmul i64 %oracle_activations2_load_38, i64 %bitcast_ln129_38

]]></Node>
<StgValue><ssdm name="mul6_i4_37"/></StgValue>
</operation>

<operation id="6630" st_id="1245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="64" op_0_bw="64">
<![CDATA[
.split46:281 %bitcast_ln129_39 = bitcast i64 %weights2_load_103

]]></Node>
<StgValue><ssdm name="bitcast_ln129_39"/></StgValue>
</operation>

<operation id="6631" st_id="1245" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:282 %mul6_i4_38 = dmul i64 %oracle_activations2_load_39, i64 %bitcast_ln129_39

]]></Node>
<StgValue><ssdm name="mul6_i4_38"/></StgValue>
</operation>

<operation id="6632" st_id="1245" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="64" op_0_bw="12">
<![CDATA[
.split46:287 %weights2_load_104 = load i12 %weights2_addr_104

]]></Node>
<StgValue><ssdm name="weights2_load_104"/></StgValue>
</operation>

<operation id="6633" st_id="1245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:291 %or_ln129_40 = or i12 %tmp_13, i12 41

]]></Node>
<StgValue><ssdm name="or_ln129_40"/></StgValue>
</operation>

<operation id="6634" st_id="1245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="64" op_0_bw="12">
<![CDATA[
.split46:292 %zext_ln129_41 = zext i12 %or_ln129_40

]]></Node>
<StgValue><ssdm name="zext_ln129_41"/></StgValue>
</operation>

<operation id="6635" st_id="1245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:293 %weights2_addr_105 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_41

]]></Node>
<StgValue><ssdm name="weights2_addr_105"/></StgValue>
</operation>

<operation id="6636" st_id="1245" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="64" op_0_bw="12">
<![CDATA[
.split46:294 %weights2_load_105 = load i12 %weights2_addr_105

]]></Node>
<StgValue><ssdm name="weights2_load_105"/></StgValue>
</operation>
</state>

<state id="1246" st_id="1246">

<operation id="6637" st_id="1246" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:52 %add9_i4_6 = dadd i64 %add9_i4_5, i64 %mul6_i4_6

]]></Node>
<StgValue><ssdm name="add9_i4_6"/></StgValue>
</operation>

<operation id="6638" st_id="1246" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:254 %mul6_i4_34 = dmul i64 %oracle_activations2_load_35, i64 %bitcast_ln129_35

]]></Node>
<StgValue><ssdm name="mul6_i4_34"/></StgValue>
</operation>

<operation id="6639" st_id="1246" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:261 %mul6_i4_35 = dmul i64 %oracle_activations2_load_36, i64 %bitcast_ln129_36

]]></Node>
<StgValue><ssdm name="mul6_i4_35"/></StgValue>
</operation>

<operation id="6640" st_id="1246" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:268 %mul6_i4_36 = dmul i64 %oracle_activations2_load_37, i64 %bitcast_ln129_37

]]></Node>
<StgValue><ssdm name="mul6_i4_36"/></StgValue>
</operation>

<operation id="6641" st_id="1246" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:275 %mul6_i4_37 = dmul i64 %oracle_activations2_load_38, i64 %bitcast_ln129_38

]]></Node>
<StgValue><ssdm name="mul6_i4_37"/></StgValue>
</operation>

<operation id="6642" st_id="1246" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:282 %mul6_i4_38 = dmul i64 %oracle_activations2_load_39, i64 %bitcast_ln129_39

]]></Node>
<StgValue><ssdm name="mul6_i4_38"/></StgValue>
</operation>

<operation id="6643" st_id="1246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="64" op_0_bw="64">
<![CDATA[
.split46:288 %bitcast_ln129_40 = bitcast i64 %weights2_load_104

]]></Node>
<StgValue><ssdm name="bitcast_ln129_40"/></StgValue>
</operation>

<operation id="6644" st_id="1246" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:289 %mul6_i4_39 = dmul i64 %oracle_activations2_load_40, i64 %bitcast_ln129_40

]]></Node>
<StgValue><ssdm name="mul6_i4_39"/></StgValue>
</operation>

<operation id="6645" st_id="1246" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="64" op_0_bw="12">
<![CDATA[
.split46:294 %weights2_load_105 = load i12 %weights2_addr_105

]]></Node>
<StgValue><ssdm name="weights2_load_105"/></StgValue>
</operation>

<operation id="6646" st_id="1246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:298 %or_ln129_41 = or i12 %tmp_13, i12 42

]]></Node>
<StgValue><ssdm name="or_ln129_41"/></StgValue>
</operation>

<operation id="6647" st_id="1246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="64" op_0_bw="12">
<![CDATA[
.split46:299 %zext_ln129_42 = zext i12 %or_ln129_41

]]></Node>
<StgValue><ssdm name="zext_ln129_42"/></StgValue>
</operation>

<operation id="6648" st_id="1246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:300 %weights2_addr_106 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_42

]]></Node>
<StgValue><ssdm name="weights2_addr_106"/></StgValue>
</operation>

<operation id="6649" st_id="1246" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="64" op_0_bw="12">
<![CDATA[
.split46:301 %weights2_load_106 = load i12 %weights2_addr_106

]]></Node>
<StgValue><ssdm name="weights2_load_106"/></StgValue>
</operation>
</state>

<state id="1247" st_id="1247">

<operation id="6650" st_id="1247" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:59 %add9_i4_7 = dadd i64 %add9_i4_6, i64 %mul6_i4_7

]]></Node>
<StgValue><ssdm name="add9_i4_7"/></StgValue>
</operation>

<operation id="6651" st_id="1247" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:261 %mul6_i4_35 = dmul i64 %oracle_activations2_load_36, i64 %bitcast_ln129_36

]]></Node>
<StgValue><ssdm name="mul6_i4_35"/></StgValue>
</operation>

<operation id="6652" st_id="1247" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:268 %mul6_i4_36 = dmul i64 %oracle_activations2_load_37, i64 %bitcast_ln129_37

]]></Node>
<StgValue><ssdm name="mul6_i4_36"/></StgValue>
</operation>

<operation id="6653" st_id="1247" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:275 %mul6_i4_37 = dmul i64 %oracle_activations2_load_38, i64 %bitcast_ln129_38

]]></Node>
<StgValue><ssdm name="mul6_i4_37"/></StgValue>
</operation>

<operation id="6654" st_id="1247" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:282 %mul6_i4_38 = dmul i64 %oracle_activations2_load_39, i64 %bitcast_ln129_39

]]></Node>
<StgValue><ssdm name="mul6_i4_38"/></StgValue>
</operation>

<operation id="6655" st_id="1247" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:289 %mul6_i4_39 = dmul i64 %oracle_activations2_load_40, i64 %bitcast_ln129_40

]]></Node>
<StgValue><ssdm name="mul6_i4_39"/></StgValue>
</operation>

<operation id="6656" st_id="1247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="64" op_0_bw="64">
<![CDATA[
.split46:295 %bitcast_ln129_41 = bitcast i64 %weights2_load_105

]]></Node>
<StgValue><ssdm name="bitcast_ln129_41"/></StgValue>
</operation>

<operation id="6657" st_id="1247" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:296 %mul6_i4_40 = dmul i64 %oracle_activations2_load_41, i64 %bitcast_ln129_41

]]></Node>
<StgValue><ssdm name="mul6_i4_40"/></StgValue>
</operation>

<operation id="6658" st_id="1247" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="64" op_0_bw="12">
<![CDATA[
.split46:301 %weights2_load_106 = load i12 %weights2_addr_106

]]></Node>
<StgValue><ssdm name="weights2_load_106"/></StgValue>
</operation>

<operation id="6659" st_id="1247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:305 %or_ln129_42 = or i12 %tmp_13, i12 43

]]></Node>
<StgValue><ssdm name="or_ln129_42"/></StgValue>
</operation>

<operation id="6660" st_id="1247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="64" op_0_bw="12">
<![CDATA[
.split46:306 %zext_ln129_43 = zext i12 %or_ln129_42

]]></Node>
<StgValue><ssdm name="zext_ln129_43"/></StgValue>
</operation>

<operation id="6661" st_id="1247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:307 %weights2_addr_107 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_43

]]></Node>
<StgValue><ssdm name="weights2_addr_107"/></StgValue>
</operation>

<operation id="6662" st_id="1247" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="64" op_0_bw="12">
<![CDATA[
.split46:308 %weights2_load_107 = load i12 %weights2_addr_107

]]></Node>
<StgValue><ssdm name="weights2_load_107"/></StgValue>
</operation>
</state>

<state id="1248" st_id="1248">

<operation id="6663" st_id="1248" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:59 %add9_i4_7 = dadd i64 %add9_i4_6, i64 %mul6_i4_7

]]></Node>
<StgValue><ssdm name="add9_i4_7"/></StgValue>
</operation>

<operation id="6664" st_id="1248" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:268 %mul6_i4_36 = dmul i64 %oracle_activations2_load_37, i64 %bitcast_ln129_37

]]></Node>
<StgValue><ssdm name="mul6_i4_36"/></StgValue>
</operation>

<operation id="6665" st_id="1248" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:275 %mul6_i4_37 = dmul i64 %oracle_activations2_load_38, i64 %bitcast_ln129_38

]]></Node>
<StgValue><ssdm name="mul6_i4_37"/></StgValue>
</operation>

<operation id="6666" st_id="1248" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:282 %mul6_i4_38 = dmul i64 %oracle_activations2_load_39, i64 %bitcast_ln129_39

]]></Node>
<StgValue><ssdm name="mul6_i4_38"/></StgValue>
</operation>

<operation id="6667" st_id="1248" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:289 %mul6_i4_39 = dmul i64 %oracle_activations2_load_40, i64 %bitcast_ln129_40

]]></Node>
<StgValue><ssdm name="mul6_i4_39"/></StgValue>
</operation>

<operation id="6668" st_id="1248" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:296 %mul6_i4_40 = dmul i64 %oracle_activations2_load_41, i64 %bitcast_ln129_41

]]></Node>
<StgValue><ssdm name="mul6_i4_40"/></StgValue>
</operation>

<operation id="6669" st_id="1248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="64" op_0_bw="64">
<![CDATA[
.split46:302 %bitcast_ln129_42 = bitcast i64 %weights2_load_106

]]></Node>
<StgValue><ssdm name="bitcast_ln129_42"/></StgValue>
</operation>

<operation id="6670" st_id="1248" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:303 %mul6_i4_41 = dmul i64 %oracle_activations2_load_42, i64 %bitcast_ln129_42

]]></Node>
<StgValue><ssdm name="mul6_i4_41"/></StgValue>
</operation>

<operation id="6671" st_id="1248" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="64" op_0_bw="12">
<![CDATA[
.split46:308 %weights2_load_107 = load i12 %weights2_addr_107

]]></Node>
<StgValue><ssdm name="weights2_load_107"/></StgValue>
</operation>

<operation id="6672" st_id="1248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:312 %or_ln129_43 = or i12 %tmp_13, i12 44

]]></Node>
<StgValue><ssdm name="or_ln129_43"/></StgValue>
</operation>

<operation id="6673" st_id="1248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="64" op_0_bw="12">
<![CDATA[
.split46:313 %zext_ln129_44 = zext i12 %or_ln129_43

]]></Node>
<StgValue><ssdm name="zext_ln129_44"/></StgValue>
</operation>

<operation id="6674" st_id="1248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:314 %weights2_addr_108 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_44

]]></Node>
<StgValue><ssdm name="weights2_addr_108"/></StgValue>
</operation>

<operation id="6675" st_id="1248" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="64" op_0_bw="12">
<![CDATA[
.split46:315 %weights2_load_108 = load i12 %weights2_addr_108

]]></Node>
<StgValue><ssdm name="weights2_load_108"/></StgValue>
</operation>
</state>

<state id="1249" st_id="1249">

<operation id="6676" st_id="1249" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:59 %add9_i4_7 = dadd i64 %add9_i4_6, i64 %mul6_i4_7

]]></Node>
<StgValue><ssdm name="add9_i4_7"/></StgValue>
</operation>

<operation id="6677" st_id="1249" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:275 %mul6_i4_37 = dmul i64 %oracle_activations2_load_38, i64 %bitcast_ln129_38

]]></Node>
<StgValue><ssdm name="mul6_i4_37"/></StgValue>
</operation>

<operation id="6678" st_id="1249" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:282 %mul6_i4_38 = dmul i64 %oracle_activations2_load_39, i64 %bitcast_ln129_39

]]></Node>
<StgValue><ssdm name="mul6_i4_38"/></StgValue>
</operation>

<operation id="6679" st_id="1249" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:289 %mul6_i4_39 = dmul i64 %oracle_activations2_load_40, i64 %bitcast_ln129_40

]]></Node>
<StgValue><ssdm name="mul6_i4_39"/></StgValue>
</operation>

<operation id="6680" st_id="1249" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:296 %mul6_i4_40 = dmul i64 %oracle_activations2_load_41, i64 %bitcast_ln129_41

]]></Node>
<StgValue><ssdm name="mul6_i4_40"/></StgValue>
</operation>

<operation id="6681" st_id="1249" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:303 %mul6_i4_41 = dmul i64 %oracle_activations2_load_42, i64 %bitcast_ln129_42

]]></Node>
<StgValue><ssdm name="mul6_i4_41"/></StgValue>
</operation>

<operation id="6682" st_id="1249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="64" op_0_bw="64">
<![CDATA[
.split46:309 %bitcast_ln129_43 = bitcast i64 %weights2_load_107

]]></Node>
<StgValue><ssdm name="bitcast_ln129_43"/></StgValue>
</operation>

<operation id="6683" st_id="1249" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:310 %mul6_i4_42 = dmul i64 %oracle_activations2_load_43, i64 %bitcast_ln129_43

]]></Node>
<StgValue><ssdm name="mul6_i4_42"/></StgValue>
</operation>

<operation id="6684" st_id="1249" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="64" op_0_bw="12">
<![CDATA[
.split46:315 %weights2_load_108 = load i12 %weights2_addr_108

]]></Node>
<StgValue><ssdm name="weights2_load_108"/></StgValue>
</operation>

<operation id="6685" st_id="1249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:319 %or_ln129_44 = or i12 %tmp_13, i12 45

]]></Node>
<StgValue><ssdm name="or_ln129_44"/></StgValue>
</operation>

<operation id="6686" st_id="1249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="64" op_0_bw="12">
<![CDATA[
.split46:320 %zext_ln129_45 = zext i12 %or_ln129_44

]]></Node>
<StgValue><ssdm name="zext_ln129_45"/></StgValue>
</operation>

<operation id="6687" st_id="1249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:321 %weights2_addr_109 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_45

]]></Node>
<StgValue><ssdm name="weights2_addr_109"/></StgValue>
</operation>

<operation id="6688" st_id="1249" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="64" op_0_bw="12">
<![CDATA[
.split46:322 %weights2_load_109 = load i12 %weights2_addr_109

]]></Node>
<StgValue><ssdm name="weights2_load_109"/></StgValue>
</operation>
</state>

<state id="1250" st_id="1250">

<operation id="6689" st_id="1250" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:59 %add9_i4_7 = dadd i64 %add9_i4_6, i64 %mul6_i4_7

]]></Node>
<StgValue><ssdm name="add9_i4_7"/></StgValue>
</operation>

<operation id="6690" st_id="1250" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:282 %mul6_i4_38 = dmul i64 %oracle_activations2_load_39, i64 %bitcast_ln129_39

]]></Node>
<StgValue><ssdm name="mul6_i4_38"/></StgValue>
</operation>

<operation id="6691" st_id="1250" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:289 %mul6_i4_39 = dmul i64 %oracle_activations2_load_40, i64 %bitcast_ln129_40

]]></Node>
<StgValue><ssdm name="mul6_i4_39"/></StgValue>
</operation>

<operation id="6692" st_id="1250" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:296 %mul6_i4_40 = dmul i64 %oracle_activations2_load_41, i64 %bitcast_ln129_41

]]></Node>
<StgValue><ssdm name="mul6_i4_40"/></StgValue>
</operation>

<operation id="6693" st_id="1250" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:303 %mul6_i4_41 = dmul i64 %oracle_activations2_load_42, i64 %bitcast_ln129_42

]]></Node>
<StgValue><ssdm name="mul6_i4_41"/></StgValue>
</operation>

<operation id="6694" st_id="1250" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:310 %mul6_i4_42 = dmul i64 %oracle_activations2_load_43, i64 %bitcast_ln129_43

]]></Node>
<StgValue><ssdm name="mul6_i4_42"/></StgValue>
</operation>

<operation id="6695" st_id="1250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="64" op_0_bw="64">
<![CDATA[
.split46:316 %bitcast_ln129_44 = bitcast i64 %weights2_load_108

]]></Node>
<StgValue><ssdm name="bitcast_ln129_44"/></StgValue>
</operation>

<operation id="6696" st_id="1250" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:317 %mul6_i4_43 = dmul i64 %oracle_activations2_load_44, i64 %bitcast_ln129_44

]]></Node>
<StgValue><ssdm name="mul6_i4_43"/></StgValue>
</operation>

<operation id="6697" st_id="1250" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="64" op_0_bw="12">
<![CDATA[
.split46:322 %weights2_load_109 = load i12 %weights2_addr_109

]]></Node>
<StgValue><ssdm name="weights2_load_109"/></StgValue>
</operation>

<operation id="6698" st_id="1250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:326 %or_ln129_45 = or i12 %tmp_13, i12 46

]]></Node>
<StgValue><ssdm name="or_ln129_45"/></StgValue>
</operation>

<operation id="6699" st_id="1250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="64" op_0_bw="12">
<![CDATA[
.split46:327 %zext_ln129_46 = zext i12 %or_ln129_45

]]></Node>
<StgValue><ssdm name="zext_ln129_46"/></StgValue>
</operation>

<operation id="6700" st_id="1250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:328 %weights2_addr_110 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_46

]]></Node>
<StgValue><ssdm name="weights2_addr_110"/></StgValue>
</operation>

<operation id="6701" st_id="1250" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="64" op_0_bw="12">
<![CDATA[
.split46:329 %weights2_load_110 = load i12 %weights2_addr_110

]]></Node>
<StgValue><ssdm name="weights2_load_110"/></StgValue>
</operation>
</state>

<state id="1251" st_id="1251">

<operation id="6702" st_id="1251" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:59 %add9_i4_7 = dadd i64 %add9_i4_6, i64 %mul6_i4_7

]]></Node>
<StgValue><ssdm name="add9_i4_7"/></StgValue>
</operation>

<operation id="6703" st_id="1251" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:289 %mul6_i4_39 = dmul i64 %oracle_activations2_load_40, i64 %bitcast_ln129_40

]]></Node>
<StgValue><ssdm name="mul6_i4_39"/></StgValue>
</operation>

<operation id="6704" st_id="1251" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:296 %mul6_i4_40 = dmul i64 %oracle_activations2_load_41, i64 %bitcast_ln129_41

]]></Node>
<StgValue><ssdm name="mul6_i4_40"/></StgValue>
</operation>

<operation id="6705" st_id="1251" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:303 %mul6_i4_41 = dmul i64 %oracle_activations2_load_42, i64 %bitcast_ln129_42

]]></Node>
<StgValue><ssdm name="mul6_i4_41"/></StgValue>
</operation>

<operation id="6706" st_id="1251" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:310 %mul6_i4_42 = dmul i64 %oracle_activations2_load_43, i64 %bitcast_ln129_43

]]></Node>
<StgValue><ssdm name="mul6_i4_42"/></StgValue>
</operation>

<operation id="6707" st_id="1251" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:317 %mul6_i4_43 = dmul i64 %oracle_activations2_load_44, i64 %bitcast_ln129_44

]]></Node>
<StgValue><ssdm name="mul6_i4_43"/></StgValue>
</operation>

<operation id="6708" st_id="1251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="64" op_0_bw="64">
<![CDATA[
.split46:323 %bitcast_ln129_45 = bitcast i64 %weights2_load_109

]]></Node>
<StgValue><ssdm name="bitcast_ln129_45"/></StgValue>
</operation>

<operation id="6709" st_id="1251" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:324 %mul6_i4_44 = dmul i64 %oracle_activations2_load_45, i64 %bitcast_ln129_45

]]></Node>
<StgValue><ssdm name="mul6_i4_44"/></StgValue>
</operation>

<operation id="6710" st_id="1251" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="64" op_0_bw="12">
<![CDATA[
.split46:329 %weights2_load_110 = load i12 %weights2_addr_110

]]></Node>
<StgValue><ssdm name="weights2_load_110"/></StgValue>
</operation>

<operation id="6711" st_id="1251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:333 %or_ln129_46 = or i12 %tmp_13, i12 47

]]></Node>
<StgValue><ssdm name="or_ln129_46"/></StgValue>
</operation>

<operation id="6712" st_id="1251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="64" op_0_bw="12">
<![CDATA[
.split46:334 %zext_ln129_47 = zext i12 %or_ln129_46

]]></Node>
<StgValue><ssdm name="zext_ln129_47"/></StgValue>
</operation>

<operation id="6713" st_id="1251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:335 %weights2_addr_111 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_47

]]></Node>
<StgValue><ssdm name="weights2_addr_111"/></StgValue>
</operation>

<operation id="6714" st_id="1251" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="64" op_0_bw="12">
<![CDATA[
.split46:336 %weights2_load_111 = load i12 %weights2_addr_111

]]></Node>
<StgValue><ssdm name="weights2_load_111"/></StgValue>
</operation>
</state>

<state id="1252" st_id="1252">

<operation id="6715" st_id="1252" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:66 %add9_i4_8 = dadd i64 %add9_i4_7, i64 %mul6_i4_8

]]></Node>
<StgValue><ssdm name="add9_i4_8"/></StgValue>
</operation>

<operation id="6716" st_id="1252" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:296 %mul6_i4_40 = dmul i64 %oracle_activations2_load_41, i64 %bitcast_ln129_41

]]></Node>
<StgValue><ssdm name="mul6_i4_40"/></StgValue>
</operation>

<operation id="6717" st_id="1252" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:303 %mul6_i4_41 = dmul i64 %oracle_activations2_load_42, i64 %bitcast_ln129_42

]]></Node>
<StgValue><ssdm name="mul6_i4_41"/></StgValue>
</operation>

<operation id="6718" st_id="1252" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:310 %mul6_i4_42 = dmul i64 %oracle_activations2_load_43, i64 %bitcast_ln129_43

]]></Node>
<StgValue><ssdm name="mul6_i4_42"/></StgValue>
</operation>

<operation id="6719" st_id="1252" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:317 %mul6_i4_43 = dmul i64 %oracle_activations2_load_44, i64 %bitcast_ln129_44

]]></Node>
<StgValue><ssdm name="mul6_i4_43"/></StgValue>
</operation>

<operation id="6720" st_id="1252" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:324 %mul6_i4_44 = dmul i64 %oracle_activations2_load_45, i64 %bitcast_ln129_45

]]></Node>
<StgValue><ssdm name="mul6_i4_44"/></StgValue>
</operation>

<operation id="6721" st_id="1252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="64" op_0_bw="64">
<![CDATA[
.split46:330 %bitcast_ln129_46 = bitcast i64 %weights2_load_110

]]></Node>
<StgValue><ssdm name="bitcast_ln129_46"/></StgValue>
</operation>

<operation id="6722" st_id="1252" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:331 %mul6_i4_45 = dmul i64 %oracle_activations2_load_46, i64 %bitcast_ln129_46

]]></Node>
<StgValue><ssdm name="mul6_i4_45"/></StgValue>
</operation>

<operation id="6723" st_id="1252" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="64" op_0_bw="12">
<![CDATA[
.split46:336 %weights2_load_111 = load i12 %weights2_addr_111

]]></Node>
<StgValue><ssdm name="weights2_load_111"/></StgValue>
</operation>

<operation id="6724" st_id="1252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:340 %or_ln129_47 = or i12 %tmp_13, i12 48

]]></Node>
<StgValue><ssdm name="or_ln129_47"/></StgValue>
</operation>

<operation id="6725" st_id="1252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="64" op_0_bw="12">
<![CDATA[
.split46:341 %zext_ln129_48 = zext i12 %or_ln129_47

]]></Node>
<StgValue><ssdm name="zext_ln129_48"/></StgValue>
</operation>

<operation id="6726" st_id="1252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:342 %weights2_addr_112 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_48

]]></Node>
<StgValue><ssdm name="weights2_addr_112"/></StgValue>
</operation>

<operation id="6727" st_id="1252" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="64" op_0_bw="12">
<![CDATA[
.split46:343 %weights2_load_112 = load i12 %weights2_addr_112

]]></Node>
<StgValue><ssdm name="weights2_load_112"/></StgValue>
</operation>
</state>

<state id="1253" st_id="1253">

<operation id="6728" st_id="1253" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:66 %add9_i4_8 = dadd i64 %add9_i4_7, i64 %mul6_i4_8

]]></Node>
<StgValue><ssdm name="add9_i4_8"/></StgValue>
</operation>

<operation id="6729" st_id="1253" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:303 %mul6_i4_41 = dmul i64 %oracle_activations2_load_42, i64 %bitcast_ln129_42

]]></Node>
<StgValue><ssdm name="mul6_i4_41"/></StgValue>
</operation>

<operation id="6730" st_id="1253" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:310 %mul6_i4_42 = dmul i64 %oracle_activations2_load_43, i64 %bitcast_ln129_43

]]></Node>
<StgValue><ssdm name="mul6_i4_42"/></StgValue>
</operation>

<operation id="6731" st_id="1253" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:317 %mul6_i4_43 = dmul i64 %oracle_activations2_load_44, i64 %bitcast_ln129_44

]]></Node>
<StgValue><ssdm name="mul6_i4_43"/></StgValue>
</operation>

<operation id="6732" st_id="1253" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:324 %mul6_i4_44 = dmul i64 %oracle_activations2_load_45, i64 %bitcast_ln129_45

]]></Node>
<StgValue><ssdm name="mul6_i4_44"/></StgValue>
</operation>

<operation id="6733" st_id="1253" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:331 %mul6_i4_45 = dmul i64 %oracle_activations2_load_46, i64 %bitcast_ln129_46

]]></Node>
<StgValue><ssdm name="mul6_i4_45"/></StgValue>
</operation>

<operation id="6734" st_id="1253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="64" op_0_bw="64">
<![CDATA[
.split46:337 %bitcast_ln129_47 = bitcast i64 %weights2_load_111

]]></Node>
<StgValue><ssdm name="bitcast_ln129_47"/></StgValue>
</operation>

<operation id="6735" st_id="1253" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:338 %mul6_i4_46 = dmul i64 %oracle_activations2_load_47, i64 %bitcast_ln129_47

]]></Node>
<StgValue><ssdm name="mul6_i4_46"/></StgValue>
</operation>

<operation id="6736" st_id="1253" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="64" op_0_bw="12">
<![CDATA[
.split46:343 %weights2_load_112 = load i12 %weights2_addr_112

]]></Node>
<StgValue><ssdm name="weights2_load_112"/></StgValue>
</operation>

<operation id="6737" st_id="1253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:347 %or_ln129_48 = or i12 %tmp_13, i12 49

]]></Node>
<StgValue><ssdm name="or_ln129_48"/></StgValue>
</operation>

<operation id="6738" st_id="1253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="64" op_0_bw="12">
<![CDATA[
.split46:348 %zext_ln129_49 = zext i12 %or_ln129_48

]]></Node>
<StgValue><ssdm name="zext_ln129_49"/></StgValue>
</operation>

<operation id="6739" st_id="1253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:349 %weights2_addr_113 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_49

]]></Node>
<StgValue><ssdm name="weights2_addr_113"/></StgValue>
</operation>

<operation id="6740" st_id="1253" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="64" op_0_bw="12">
<![CDATA[
.split46:350 %weights2_load_113 = load i12 %weights2_addr_113

]]></Node>
<StgValue><ssdm name="weights2_load_113"/></StgValue>
</operation>
</state>

<state id="1254" st_id="1254">

<operation id="6741" st_id="1254" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:66 %add9_i4_8 = dadd i64 %add9_i4_7, i64 %mul6_i4_8

]]></Node>
<StgValue><ssdm name="add9_i4_8"/></StgValue>
</operation>

<operation id="6742" st_id="1254" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:310 %mul6_i4_42 = dmul i64 %oracle_activations2_load_43, i64 %bitcast_ln129_43

]]></Node>
<StgValue><ssdm name="mul6_i4_42"/></StgValue>
</operation>

<operation id="6743" st_id="1254" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:317 %mul6_i4_43 = dmul i64 %oracle_activations2_load_44, i64 %bitcast_ln129_44

]]></Node>
<StgValue><ssdm name="mul6_i4_43"/></StgValue>
</operation>

<operation id="6744" st_id="1254" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:324 %mul6_i4_44 = dmul i64 %oracle_activations2_load_45, i64 %bitcast_ln129_45

]]></Node>
<StgValue><ssdm name="mul6_i4_44"/></StgValue>
</operation>

<operation id="6745" st_id="1254" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:331 %mul6_i4_45 = dmul i64 %oracle_activations2_load_46, i64 %bitcast_ln129_46

]]></Node>
<StgValue><ssdm name="mul6_i4_45"/></StgValue>
</operation>

<operation id="6746" st_id="1254" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:338 %mul6_i4_46 = dmul i64 %oracle_activations2_load_47, i64 %bitcast_ln129_47

]]></Node>
<StgValue><ssdm name="mul6_i4_46"/></StgValue>
</operation>

<operation id="6747" st_id="1254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="64" op_0_bw="64">
<![CDATA[
.split46:344 %bitcast_ln129_48 = bitcast i64 %weights2_load_112

]]></Node>
<StgValue><ssdm name="bitcast_ln129_48"/></StgValue>
</operation>

<operation id="6748" st_id="1254" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:345 %mul6_i4_47 = dmul i64 %oracle_activations2_load_48, i64 %bitcast_ln129_48

]]></Node>
<StgValue><ssdm name="mul6_i4_47"/></StgValue>
</operation>

<operation id="6749" st_id="1254" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="64" op_0_bw="12">
<![CDATA[
.split46:350 %weights2_load_113 = load i12 %weights2_addr_113

]]></Node>
<StgValue><ssdm name="weights2_load_113"/></StgValue>
</operation>

<operation id="6750" st_id="1254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:354 %or_ln129_49 = or i12 %tmp_13, i12 50

]]></Node>
<StgValue><ssdm name="or_ln129_49"/></StgValue>
</operation>

<operation id="6751" st_id="1254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="64" op_0_bw="12">
<![CDATA[
.split46:355 %zext_ln129_50 = zext i12 %or_ln129_49

]]></Node>
<StgValue><ssdm name="zext_ln129_50"/></StgValue>
</operation>

<operation id="6752" st_id="1254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:356 %weights2_addr_114 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_50

]]></Node>
<StgValue><ssdm name="weights2_addr_114"/></StgValue>
</operation>

<operation id="6753" st_id="1254" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="64" op_0_bw="12">
<![CDATA[
.split46:357 %weights2_load_114 = load i12 %weights2_addr_114

]]></Node>
<StgValue><ssdm name="weights2_load_114"/></StgValue>
</operation>
</state>

<state id="1255" st_id="1255">

<operation id="6754" st_id="1255" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:66 %add9_i4_8 = dadd i64 %add9_i4_7, i64 %mul6_i4_8

]]></Node>
<StgValue><ssdm name="add9_i4_8"/></StgValue>
</operation>

<operation id="6755" st_id="1255" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:317 %mul6_i4_43 = dmul i64 %oracle_activations2_load_44, i64 %bitcast_ln129_44

]]></Node>
<StgValue><ssdm name="mul6_i4_43"/></StgValue>
</operation>

<operation id="6756" st_id="1255" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:324 %mul6_i4_44 = dmul i64 %oracle_activations2_load_45, i64 %bitcast_ln129_45

]]></Node>
<StgValue><ssdm name="mul6_i4_44"/></StgValue>
</operation>

<operation id="6757" st_id="1255" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:331 %mul6_i4_45 = dmul i64 %oracle_activations2_load_46, i64 %bitcast_ln129_46

]]></Node>
<StgValue><ssdm name="mul6_i4_45"/></StgValue>
</operation>

<operation id="6758" st_id="1255" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:338 %mul6_i4_46 = dmul i64 %oracle_activations2_load_47, i64 %bitcast_ln129_47

]]></Node>
<StgValue><ssdm name="mul6_i4_46"/></StgValue>
</operation>

<operation id="6759" st_id="1255" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:345 %mul6_i4_47 = dmul i64 %oracle_activations2_load_48, i64 %bitcast_ln129_48

]]></Node>
<StgValue><ssdm name="mul6_i4_47"/></StgValue>
</operation>

<operation id="6760" st_id="1255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="64" op_0_bw="64">
<![CDATA[
.split46:351 %bitcast_ln129_49 = bitcast i64 %weights2_load_113

]]></Node>
<StgValue><ssdm name="bitcast_ln129_49"/></StgValue>
</operation>

<operation id="6761" st_id="1255" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:352 %mul6_i4_48 = dmul i64 %oracle_activations2_load_49, i64 %bitcast_ln129_49

]]></Node>
<StgValue><ssdm name="mul6_i4_48"/></StgValue>
</operation>

<operation id="6762" st_id="1255" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="64" op_0_bw="12">
<![CDATA[
.split46:357 %weights2_load_114 = load i12 %weights2_addr_114

]]></Node>
<StgValue><ssdm name="weights2_load_114"/></StgValue>
</operation>

<operation id="6763" st_id="1255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:361 %or_ln129_50 = or i12 %tmp_13, i12 51

]]></Node>
<StgValue><ssdm name="or_ln129_50"/></StgValue>
</operation>

<operation id="6764" st_id="1255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="64" op_0_bw="12">
<![CDATA[
.split46:362 %zext_ln129_51 = zext i12 %or_ln129_50

]]></Node>
<StgValue><ssdm name="zext_ln129_51"/></StgValue>
</operation>

<operation id="6765" st_id="1255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:363 %weights2_addr_115 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_51

]]></Node>
<StgValue><ssdm name="weights2_addr_115"/></StgValue>
</operation>

<operation id="6766" st_id="1255" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="64" op_0_bw="12">
<![CDATA[
.split46:364 %weights2_load_115 = load i12 %weights2_addr_115

]]></Node>
<StgValue><ssdm name="weights2_load_115"/></StgValue>
</operation>
</state>

<state id="1256" st_id="1256">

<operation id="6767" st_id="1256" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:66 %add9_i4_8 = dadd i64 %add9_i4_7, i64 %mul6_i4_8

]]></Node>
<StgValue><ssdm name="add9_i4_8"/></StgValue>
</operation>

<operation id="6768" st_id="1256" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:324 %mul6_i4_44 = dmul i64 %oracle_activations2_load_45, i64 %bitcast_ln129_45

]]></Node>
<StgValue><ssdm name="mul6_i4_44"/></StgValue>
</operation>

<operation id="6769" st_id="1256" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:331 %mul6_i4_45 = dmul i64 %oracle_activations2_load_46, i64 %bitcast_ln129_46

]]></Node>
<StgValue><ssdm name="mul6_i4_45"/></StgValue>
</operation>

<operation id="6770" st_id="1256" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:338 %mul6_i4_46 = dmul i64 %oracle_activations2_load_47, i64 %bitcast_ln129_47

]]></Node>
<StgValue><ssdm name="mul6_i4_46"/></StgValue>
</operation>

<operation id="6771" st_id="1256" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:345 %mul6_i4_47 = dmul i64 %oracle_activations2_load_48, i64 %bitcast_ln129_48

]]></Node>
<StgValue><ssdm name="mul6_i4_47"/></StgValue>
</operation>

<operation id="6772" st_id="1256" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:352 %mul6_i4_48 = dmul i64 %oracle_activations2_load_49, i64 %bitcast_ln129_49

]]></Node>
<StgValue><ssdm name="mul6_i4_48"/></StgValue>
</operation>

<operation id="6773" st_id="1256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="64" op_0_bw="64">
<![CDATA[
.split46:358 %bitcast_ln129_50 = bitcast i64 %weights2_load_114

]]></Node>
<StgValue><ssdm name="bitcast_ln129_50"/></StgValue>
</operation>

<operation id="6774" st_id="1256" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:359 %mul6_i4_49 = dmul i64 %oracle_activations2_load_50, i64 %bitcast_ln129_50

]]></Node>
<StgValue><ssdm name="mul6_i4_49"/></StgValue>
</operation>

<operation id="6775" st_id="1256" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="64" op_0_bw="12">
<![CDATA[
.split46:364 %weights2_load_115 = load i12 %weights2_addr_115

]]></Node>
<StgValue><ssdm name="weights2_load_115"/></StgValue>
</operation>

<operation id="6776" st_id="1256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:368 %or_ln129_51 = or i12 %tmp_13, i12 52

]]></Node>
<StgValue><ssdm name="or_ln129_51"/></StgValue>
</operation>

<operation id="6777" st_id="1256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="64" op_0_bw="12">
<![CDATA[
.split46:369 %zext_ln129_52 = zext i12 %or_ln129_51

]]></Node>
<StgValue><ssdm name="zext_ln129_52"/></StgValue>
</operation>

<operation id="6778" st_id="1256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:370 %weights2_addr_116 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_52

]]></Node>
<StgValue><ssdm name="weights2_addr_116"/></StgValue>
</operation>

<operation id="6779" st_id="1256" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="64" op_0_bw="12">
<![CDATA[
.split46:371 %weights2_load_116 = load i12 %weights2_addr_116

]]></Node>
<StgValue><ssdm name="weights2_load_116"/></StgValue>
</operation>
</state>

<state id="1257" st_id="1257">

<operation id="6780" st_id="1257" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:73 %add9_i4_9 = dadd i64 %add9_i4_8, i64 %mul6_i4_9

]]></Node>
<StgValue><ssdm name="add9_i4_9"/></StgValue>
</operation>

<operation id="6781" st_id="1257" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:331 %mul6_i4_45 = dmul i64 %oracle_activations2_load_46, i64 %bitcast_ln129_46

]]></Node>
<StgValue><ssdm name="mul6_i4_45"/></StgValue>
</operation>

<operation id="6782" st_id="1257" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:338 %mul6_i4_46 = dmul i64 %oracle_activations2_load_47, i64 %bitcast_ln129_47

]]></Node>
<StgValue><ssdm name="mul6_i4_46"/></StgValue>
</operation>

<operation id="6783" st_id="1257" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:345 %mul6_i4_47 = dmul i64 %oracle_activations2_load_48, i64 %bitcast_ln129_48

]]></Node>
<StgValue><ssdm name="mul6_i4_47"/></StgValue>
</operation>

<operation id="6784" st_id="1257" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:352 %mul6_i4_48 = dmul i64 %oracle_activations2_load_49, i64 %bitcast_ln129_49

]]></Node>
<StgValue><ssdm name="mul6_i4_48"/></StgValue>
</operation>

<operation id="6785" st_id="1257" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:359 %mul6_i4_49 = dmul i64 %oracle_activations2_load_50, i64 %bitcast_ln129_50

]]></Node>
<StgValue><ssdm name="mul6_i4_49"/></StgValue>
</operation>

<operation id="6786" st_id="1257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2708" bw="64" op_0_bw="64">
<![CDATA[
.split46:365 %bitcast_ln129_51 = bitcast i64 %weights2_load_115

]]></Node>
<StgValue><ssdm name="bitcast_ln129_51"/></StgValue>
</operation>

<operation id="6787" st_id="1257" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:366 %mul6_i4_50 = dmul i64 %oracle_activations2_load_51, i64 %bitcast_ln129_51

]]></Node>
<StgValue><ssdm name="mul6_i4_50"/></StgValue>
</operation>

<operation id="6788" st_id="1257" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="64" op_0_bw="12">
<![CDATA[
.split46:371 %weights2_load_116 = load i12 %weights2_addr_116

]]></Node>
<StgValue><ssdm name="weights2_load_116"/></StgValue>
</operation>

<operation id="6789" st_id="1257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:375 %or_ln129_52 = or i12 %tmp_13, i12 53

]]></Node>
<StgValue><ssdm name="or_ln129_52"/></StgValue>
</operation>

<operation id="6790" st_id="1257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2719" bw="64" op_0_bw="12">
<![CDATA[
.split46:376 %zext_ln129_53 = zext i12 %or_ln129_52

]]></Node>
<StgValue><ssdm name="zext_ln129_53"/></StgValue>
</operation>

<operation id="6791" st_id="1257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:377 %weights2_addr_117 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_53

]]></Node>
<StgValue><ssdm name="weights2_addr_117"/></StgValue>
</operation>

<operation id="6792" st_id="1257" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="64" op_0_bw="12">
<![CDATA[
.split46:378 %weights2_load_117 = load i12 %weights2_addr_117

]]></Node>
<StgValue><ssdm name="weights2_load_117"/></StgValue>
</operation>
</state>

<state id="1258" st_id="1258">

<operation id="6793" st_id="1258" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:73 %add9_i4_9 = dadd i64 %add9_i4_8, i64 %mul6_i4_9

]]></Node>
<StgValue><ssdm name="add9_i4_9"/></StgValue>
</operation>

<operation id="6794" st_id="1258" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:338 %mul6_i4_46 = dmul i64 %oracle_activations2_load_47, i64 %bitcast_ln129_47

]]></Node>
<StgValue><ssdm name="mul6_i4_46"/></StgValue>
</operation>

<operation id="6795" st_id="1258" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:345 %mul6_i4_47 = dmul i64 %oracle_activations2_load_48, i64 %bitcast_ln129_48

]]></Node>
<StgValue><ssdm name="mul6_i4_47"/></StgValue>
</operation>

<operation id="6796" st_id="1258" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:352 %mul6_i4_48 = dmul i64 %oracle_activations2_load_49, i64 %bitcast_ln129_49

]]></Node>
<StgValue><ssdm name="mul6_i4_48"/></StgValue>
</operation>

<operation id="6797" st_id="1258" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:359 %mul6_i4_49 = dmul i64 %oracle_activations2_load_50, i64 %bitcast_ln129_50

]]></Node>
<StgValue><ssdm name="mul6_i4_49"/></StgValue>
</operation>

<operation id="6798" st_id="1258" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:366 %mul6_i4_50 = dmul i64 %oracle_activations2_load_51, i64 %bitcast_ln129_51

]]></Node>
<StgValue><ssdm name="mul6_i4_50"/></StgValue>
</operation>

<operation id="6799" st_id="1258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2715" bw="64" op_0_bw="64">
<![CDATA[
.split46:372 %bitcast_ln129_52 = bitcast i64 %weights2_load_116

]]></Node>
<StgValue><ssdm name="bitcast_ln129_52"/></StgValue>
</operation>

<operation id="6800" st_id="1258" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:373 %mul6_i4_51 = dmul i64 %oracle_activations2_load_52, i64 %bitcast_ln129_52

]]></Node>
<StgValue><ssdm name="mul6_i4_51"/></StgValue>
</operation>

<operation id="6801" st_id="1258" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="64" op_0_bw="12">
<![CDATA[
.split46:378 %weights2_load_117 = load i12 %weights2_addr_117

]]></Node>
<StgValue><ssdm name="weights2_load_117"/></StgValue>
</operation>

<operation id="6802" st_id="1258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:382 %or_ln129_53 = or i12 %tmp_13, i12 54

]]></Node>
<StgValue><ssdm name="or_ln129_53"/></StgValue>
</operation>

<operation id="6803" st_id="1258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2726" bw="64" op_0_bw="12">
<![CDATA[
.split46:383 %zext_ln129_54 = zext i12 %or_ln129_53

]]></Node>
<StgValue><ssdm name="zext_ln129_54"/></StgValue>
</operation>

<operation id="6804" st_id="1258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:384 %weights2_addr_118 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_54

]]></Node>
<StgValue><ssdm name="weights2_addr_118"/></StgValue>
</operation>

<operation id="6805" st_id="1258" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="64" op_0_bw="12">
<![CDATA[
.split46:385 %weights2_load_118 = load i12 %weights2_addr_118

]]></Node>
<StgValue><ssdm name="weights2_load_118"/></StgValue>
</operation>
</state>

<state id="1259" st_id="1259">

<operation id="6806" st_id="1259" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:73 %add9_i4_9 = dadd i64 %add9_i4_8, i64 %mul6_i4_9

]]></Node>
<StgValue><ssdm name="add9_i4_9"/></StgValue>
</operation>

<operation id="6807" st_id="1259" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:345 %mul6_i4_47 = dmul i64 %oracle_activations2_load_48, i64 %bitcast_ln129_48

]]></Node>
<StgValue><ssdm name="mul6_i4_47"/></StgValue>
</operation>

<operation id="6808" st_id="1259" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:352 %mul6_i4_48 = dmul i64 %oracle_activations2_load_49, i64 %bitcast_ln129_49

]]></Node>
<StgValue><ssdm name="mul6_i4_48"/></StgValue>
</operation>

<operation id="6809" st_id="1259" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:359 %mul6_i4_49 = dmul i64 %oracle_activations2_load_50, i64 %bitcast_ln129_50

]]></Node>
<StgValue><ssdm name="mul6_i4_49"/></StgValue>
</operation>

<operation id="6810" st_id="1259" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:366 %mul6_i4_50 = dmul i64 %oracle_activations2_load_51, i64 %bitcast_ln129_51

]]></Node>
<StgValue><ssdm name="mul6_i4_50"/></StgValue>
</operation>

<operation id="6811" st_id="1259" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:373 %mul6_i4_51 = dmul i64 %oracle_activations2_load_52, i64 %bitcast_ln129_52

]]></Node>
<StgValue><ssdm name="mul6_i4_51"/></StgValue>
</operation>

<operation id="6812" st_id="1259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="64" op_0_bw="64">
<![CDATA[
.split46:379 %bitcast_ln129_53 = bitcast i64 %weights2_load_117

]]></Node>
<StgValue><ssdm name="bitcast_ln129_53"/></StgValue>
</operation>

<operation id="6813" st_id="1259" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:380 %mul6_i4_52 = dmul i64 %oracle_activations2_load_53, i64 %bitcast_ln129_53

]]></Node>
<StgValue><ssdm name="mul6_i4_52"/></StgValue>
</operation>

<operation id="6814" st_id="1259" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="64" op_0_bw="12">
<![CDATA[
.split46:385 %weights2_load_118 = load i12 %weights2_addr_118

]]></Node>
<StgValue><ssdm name="weights2_load_118"/></StgValue>
</operation>

<operation id="6815" st_id="1259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:389 %or_ln129_54 = or i12 %tmp_13, i12 55

]]></Node>
<StgValue><ssdm name="or_ln129_54"/></StgValue>
</operation>

<operation id="6816" st_id="1259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="64" op_0_bw="12">
<![CDATA[
.split46:390 %zext_ln129_55 = zext i12 %or_ln129_54

]]></Node>
<StgValue><ssdm name="zext_ln129_55"/></StgValue>
</operation>

<operation id="6817" st_id="1259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:391 %weights2_addr_119 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_55

]]></Node>
<StgValue><ssdm name="weights2_addr_119"/></StgValue>
</operation>

<operation id="6818" st_id="1259" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="64" op_0_bw="12">
<![CDATA[
.split46:392 %weights2_load_119 = load i12 %weights2_addr_119

]]></Node>
<StgValue><ssdm name="weights2_load_119"/></StgValue>
</operation>
</state>

<state id="1260" st_id="1260">

<operation id="6819" st_id="1260" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:73 %add9_i4_9 = dadd i64 %add9_i4_8, i64 %mul6_i4_9

]]></Node>
<StgValue><ssdm name="add9_i4_9"/></StgValue>
</operation>

<operation id="6820" st_id="1260" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:352 %mul6_i4_48 = dmul i64 %oracle_activations2_load_49, i64 %bitcast_ln129_49

]]></Node>
<StgValue><ssdm name="mul6_i4_48"/></StgValue>
</operation>

<operation id="6821" st_id="1260" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:359 %mul6_i4_49 = dmul i64 %oracle_activations2_load_50, i64 %bitcast_ln129_50

]]></Node>
<StgValue><ssdm name="mul6_i4_49"/></StgValue>
</operation>

<operation id="6822" st_id="1260" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:366 %mul6_i4_50 = dmul i64 %oracle_activations2_load_51, i64 %bitcast_ln129_51

]]></Node>
<StgValue><ssdm name="mul6_i4_50"/></StgValue>
</operation>

<operation id="6823" st_id="1260" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:373 %mul6_i4_51 = dmul i64 %oracle_activations2_load_52, i64 %bitcast_ln129_52

]]></Node>
<StgValue><ssdm name="mul6_i4_51"/></StgValue>
</operation>

<operation id="6824" st_id="1260" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:380 %mul6_i4_52 = dmul i64 %oracle_activations2_load_53, i64 %bitcast_ln129_53

]]></Node>
<StgValue><ssdm name="mul6_i4_52"/></StgValue>
</operation>

<operation id="6825" st_id="1260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="64" op_0_bw="64">
<![CDATA[
.split46:386 %bitcast_ln129_54 = bitcast i64 %weights2_load_118

]]></Node>
<StgValue><ssdm name="bitcast_ln129_54"/></StgValue>
</operation>

<operation id="6826" st_id="1260" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:387 %mul6_i4_53 = dmul i64 %oracle_activations2_load_54, i64 %bitcast_ln129_54

]]></Node>
<StgValue><ssdm name="mul6_i4_53"/></StgValue>
</operation>

<operation id="6827" st_id="1260" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="64" op_0_bw="12">
<![CDATA[
.split46:392 %weights2_load_119 = load i12 %weights2_addr_119

]]></Node>
<StgValue><ssdm name="weights2_load_119"/></StgValue>
</operation>

<operation id="6828" st_id="1260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:396 %or_ln129_55 = or i12 %tmp_13, i12 56

]]></Node>
<StgValue><ssdm name="or_ln129_55"/></StgValue>
</operation>

<operation id="6829" st_id="1260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="64" op_0_bw="12">
<![CDATA[
.split46:397 %zext_ln129_56 = zext i12 %or_ln129_55

]]></Node>
<StgValue><ssdm name="zext_ln129_56"/></StgValue>
</operation>

<operation id="6830" st_id="1260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:398 %weights2_addr_120 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_56

]]></Node>
<StgValue><ssdm name="weights2_addr_120"/></StgValue>
</operation>

<operation id="6831" st_id="1260" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="64" op_0_bw="12">
<![CDATA[
.split46:399 %weights2_load_120 = load i12 %weights2_addr_120

]]></Node>
<StgValue><ssdm name="weights2_load_120"/></StgValue>
</operation>
</state>

<state id="1261" st_id="1261">

<operation id="6832" st_id="1261" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:73 %add9_i4_9 = dadd i64 %add9_i4_8, i64 %mul6_i4_9

]]></Node>
<StgValue><ssdm name="add9_i4_9"/></StgValue>
</operation>

<operation id="6833" st_id="1261" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:359 %mul6_i4_49 = dmul i64 %oracle_activations2_load_50, i64 %bitcast_ln129_50

]]></Node>
<StgValue><ssdm name="mul6_i4_49"/></StgValue>
</operation>

<operation id="6834" st_id="1261" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:366 %mul6_i4_50 = dmul i64 %oracle_activations2_load_51, i64 %bitcast_ln129_51

]]></Node>
<StgValue><ssdm name="mul6_i4_50"/></StgValue>
</operation>

<operation id="6835" st_id="1261" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:373 %mul6_i4_51 = dmul i64 %oracle_activations2_load_52, i64 %bitcast_ln129_52

]]></Node>
<StgValue><ssdm name="mul6_i4_51"/></StgValue>
</operation>

<operation id="6836" st_id="1261" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:380 %mul6_i4_52 = dmul i64 %oracle_activations2_load_53, i64 %bitcast_ln129_53

]]></Node>
<StgValue><ssdm name="mul6_i4_52"/></StgValue>
</operation>

<operation id="6837" st_id="1261" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:387 %mul6_i4_53 = dmul i64 %oracle_activations2_load_54, i64 %bitcast_ln129_54

]]></Node>
<StgValue><ssdm name="mul6_i4_53"/></StgValue>
</operation>

<operation id="6838" st_id="1261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2736" bw="64" op_0_bw="64">
<![CDATA[
.split46:393 %bitcast_ln129_55 = bitcast i64 %weights2_load_119

]]></Node>
<StgValue><ssdm name="bitcast_ln129_55"/></StgValue>
</operation>

<operation id="6839" st_id="1261" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:394 %mul6_i4_54 = dmul i64 %oracle_activations2_load_55, i64 %bitcast_ln129_55

]]></Node>
<StgValue><ssdm name="mul6_i4_54"/></StgValue>
</operation>

<operation id="6840" st_id="1261" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="64" op_0_bw="12">
<![CDATA[
.split46:399 %weights2_load_120 = load i12 %weights2_addr_120

]]></Node>
<StgValue><ssdm name="weights2_load_120"/></StgValue>
</operation>

<operation id="6841" st_id="1261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:403 %or_ln129_56 = or i12 %tmp_13, i12 57

]]></Node>
<StgValue><ssdm name="or_ln129_56"/></StgValue>
</operation>

<operation id="6842" st_id="1261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="64" op_0_bw="12">
<![CDATA[
.split46:404 %zext_ln129_57 = zext i12 %or_ln129_56

]]></Node>
<StgValue><ssdm name="zext_ln129_57"/></StgValue>
</operation>

<operation id="6843" st_id="1261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2748" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:405 %weights2_addr_121 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_57

]]></Node>
<StgValue><ssdm name="weights2_addr_121"/></StgValue>
</operation>

<operation id="6844" st_id="1261" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="64" op_0_bw="12">
<![CDATA[
.split46:406 %weights2_load_121 = load i12 %weights2_addr_121

]]></Node>
<StgValue><ssdm name="weights2_load_121"/></StgValue>
</operation>
</state>

<state id="1262" st_id="1262">

<operation id="6845" st_id="1262" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:80 %add9_i4_s = dadd i64 %add9_i4_9, i64 %mul6_i4_s

]]></Node>
<StgValue><ssdm name="add9_i4_s"/></StgValue>
</operation>

<operation id="6846" st_id="1262" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:366 %mul6_i4_50 = dmul i64 %oracle_activations2_load_51, i64 %bitcast_ln129_51

]]></Node>
<StgValue><ssdm name="mul6_i4_50"/></StgValue>
</operation>

<operation id="6847" st_id="1262" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:373 %mul6_i4_51 = dmul i64 %oracle_activations2_load_52, i64 %bitcast_ln129_52

]]></Node>
<StgValue><ssdm name="mul6_i4_51"/></StgValue>
</operation>

<operation id="6848" st_id="1262" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:380 %mul6_i4_52 = dmul i64 %oracle_activations2_load_53, i64 %bitcast_ln129_53

]]></Node>
<StgValue><ssdm name="mul6_i4_52"/></StgValue>
</operation>

<operation id="6849" st_id="1262" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:387 %mul6_i4_53 = dmul i64 %oracle_activations2_load_54, i64 %bitcast_ln129_54

]]></Node>
<StgValue><ssdm name="mul6_i4_53"/></StgValue>
</operation>

<operation id="6850" st_id="1262" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:394 %mul6_i4_54 = dmul i64 %oracle_activations2_load_55, i64 %bitcast_ln129_55

]]></Node>
<StgValue><ssdm name="mul6_i4_54"/></StgValue>
</operation>

<operation id="6851" st_id="1262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="64" op_0_bw="64">
<![CDATA[
.split46:400 %bitcast_ln129_56 = bitcast i64 %weights2_load_120

]]></Node>
<StgValue><ssdm name="bitcast_ln129_56"/></StgValue>
</operation>

<operation id="6852" st_id="1262" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:401 %mul6_i4_55 = dmul i64 %oracle_activations2_load_56, i64 %bitcast_ln129_56

]]></Node>
<StgValue><ssdm name="mul6_i4_55"/></StgValue>
</operation>

<operation id="6853" st_id="1262" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="64" op_0_bw="12">
<![CDATA[
.split46:406 %weights2_load_121 = load i12 %weights2_addr_121

]]></Node>
<StgValue><ssdm name="weights2_load_121"/></StgValue>
</operation>

<operation id="6854" st_id="1262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:410 %or_ln129_57 = or i12 %tmp_13, i12 58

]]></Node>
<StgValue><ssdm name="or_ln129_57"/></StgValue>
</operation>

<operation id="6855" st_id="1262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="64" op_0_bw="12">
<![CDATA[
.split46:411 %zext_ln129_58 = zext i12 %or_ln129_57

]]></Node>
<StgValue><ssdm name="zext_ln129_58"/></StgValue>
</operation>

<operation id="6856" st_id="1262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:412 %weights2_addr_122 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_58

]]></Node>
<StgValue><ssdm name="weights2_addr_122"/></StgValue>
</operation>

<operation id="6857" st_id="1262" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="64" op_0_bw="12">
<![CDATA[
.split46:413 %weights2_load_122 = load i12 %weights2_addr_122

]]></Node>
<StgValue><ssdm name="weights2_load_122"/></StgValue>
</operation>
</state>

<state id="1263" st_id="1263">

<operation id="6858" st_id="1263" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:80 %add9_i4_s = dadd i64 %add9_i4_9, i64 %mul6_i4_s

]]></Node>
<StgValue><ssdm name="add9_i4_s"/></StgValue>
</operation>

<operation id="6859" st_id="1263" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:373 %mul6_i4_51 = dmul i64 %oracle_activations2_load_52, i64 %bitcast_ln129_52

]]></Node>
<StgValue><ssdm name="mul6_i4_51"/></StgValue>
</operation>

<operation id="6860" st_id="1263" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:380 %mul6_i4_52 = dmul i64 %oracle_activations2_load_53, i64 %bitcast_ln129_53

]]></Node>
<StgValue><ssdm name="mul6_i4_52"/></StgValue>
</operation>

<operation id="6861" st_id="1263" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:387 %mul6_i4_53 = dmul i64 %oracle_activations2_load_54, i64 %bitcast_ln129_54

]]></Node>
<StgValue><ssdm name="mul6_i4_53"/></StgValue>
</operation>

<operation id="6862" st_id="1263" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:394 %mul6_i4_54 = dmul i64 %oracle_activations2_load_55, i64 %bitcast_ln129_55

]]></Node>
<StgValue><ssdm name="mul6_i4_54"/></StgValue>
</operation>

<operation id="6863" st_id="1263" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:401 %mul6_i4_55 = dmul i64 %oracle_activations2_load_56, i64 %bitcast_ln129_56

]]></Node>
<StgValue><ssdm name="mul6_i4_55"/></StgValue>
</operation>

<operation id="6864" st_id="1263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="64" op_0_bw="64">
<![CDATA[
.split46:407 %bitcast_ln129_57 = bitcast i64 %weights2_load_121

]]></Node>
<StgValue><ssdm name="bitcast_ln129_57"/></StgValue>
</operation>

<operation id="6865" st_id="1263" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:408 %mul6_i4_56 = dmul i64 %oracle_activations2_load_57, i64 %bitcast_ln129_57

]]></Node>
<StgValue><ssdm name="mul6_i4_56"/></StgValue>
</operation>

<operation id="6866" st_id="1263" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="64" op_0_bw="12">
<![CDATA[
.split46:413 %weights2_load_122 = load i12 %weights2_addr_122

]]></Node>
<StgValue><ssdm name="weights2_load_122"/></StgValue>
</operation>

<operation id="6867" st_id="1263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2760" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:417 %or_ln129_58 = or i12 %tmp_13, i12 59

]]></Node>
<StgValue><ssdm name="or_ln129_58"/></StgValue>
</operation>

<operation id="6868" st_id="1263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="64" op_0_bw="12">
<![CDATA[
.split46:418 %zext_ln129_59 = zext i12 %or_ln129_58

]]></Node>
<StgValue><ssdm name="zext_ln129_59"/></StgValue>
</operation>

<operation id="6869" st_id="1263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:419 %weights2_addr_123 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_59

]]></Node>
<StgValue><ssdm name="weights2_addr_123"/></StgValue>
</operation>

<operation id="6870" st_id="1263" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2763" bw="64" op_0_bw="12">
<![CDATA[
.split46:420 %weights2_load_123 = load i12 %weights2_addr_123

]]></Node>
<StgValue><ssdm name="weights2_load_123"/></StgValue>
</operation>
</state>

<state id="1264" st_id="1264">

<operation id="6871" st_id="1264" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:80 %add9_i4_s = dadd i64 %add9_i4_9, i64 %mul6_i4_s

]]></Node>
<StgValue><ssdm name="add9_i4_s"/></StgValue>
</operation>

<operation id="6872" st_id="1264" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:380 %mul6_i4_52 = dmul i64 %oracle_activations2_load_53, i64 %bitcast_ln129_53

]]></Node>
<StgValue><ssdm name="mul6_i4_52"/></StgValue>
</operation>

<operation id="6873" st_id="1264" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:387 %mul6_i4_53 = dmul i64 %oracle_activations2_load_54, i64 %bitcast_ln129_54

]]></Node>
<StgValue><ssdm name="mul6_i4_53"/></StgValue>
</operation>

<operation id="6874" st_id="1264" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:394 %mul6_i4_54 = dmul i64 %oracle_activations2_load_55, i64 %bitcast_ln129_55

]]></Node>
<StgValue><ssdm name="mul6_i4_54"/></StgValue>
</operation>

<operation id="6875" st_id="1264" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:401 %mul6_i4_55 = dmul i64 %oracle_activations2_load_56, i64 %bitcast_ln129_56

]]></Node>
<StgValue><ssdm name="mul6_i4_55"/></StgValue>
</operation>

<operation id="6876" st_id="1264" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:408 %mul6_i4_56 = dmul i64 %oracle_activations2_load_57, i64 %bitcast_ln129_57

]]></Node>
<StgValue><ssdm name="mul6_i4_56"/></StgValue>
</operation>

<operation id="6877" st_id="1264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="64" op_0_bw="64">
<![CDATA[
.split46:414 %bitcast_ln129_58 = bitcast i64 %weights2_load_122

]]></Node>
<StgValue><ssdm name="bitcast_ln129_58"/></StgValue>
</operation>

<operation id="6878" st_id="1264" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:415 %mul6_i4_57 = dmul i64 %oracle_activations2_load_58, i64 %bitcast_ln129_58

]]></Node>
<StgValue><ssdm name="mul6_i4_57"/></StgValue>
</operation>

<operation id="6879" st_id="1264" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2763" bw="64" op_0_bw="12">
<![CDATA[
.split46:420 %weights2_load_123 = load i12 %weights2_addr_123

]]></Node>
<StgValue><ssdm name="weights2_load_123"/></StgValue>
</operation>

<operation id="6880" st_id="1264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2767" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:424 %or_ln129_59 = or i12 %tmp_13, i12 60

]]></Node>
<StgValue><ssdm name="or_ln129_59"/></StgValue>
</operation>

<operation id="6881" st_id="1264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2768" bw="64" op_0_bw="12">
<![CDATA[
.split46:425 %zext_ln129_60 = zext i12 %or_ln129_59

]]></Node>
<StgValue><ssdm name="zext_ln129_60"/></StgValue>
</operation>

<operation id="6882" st_id="1264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:426 %weights2_addr_124 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_60

]]></Node>
<StgValue><ssdm name="weights2_addr_124"/></StgValue>
</operation>

<operation id="6883" st_id="1264" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="64" op_0_bw="12">
<![CDATA[
.split46:427 %weights2_load_124 = load i12 %weights2_addr_124

]]></Node>
<StgValue><ssdm name="weights2_load_124"/></StgValue>
</operation>
</state>

<state id="1265" st_id="1265">

<operation id="6884" st_id="1265" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:80 %add9_i4_s = dadd i64 %add9_i4_9, i64 %mul6_i4_s

]]></Node>
<StgValue><ssdm name="add9_i4_s"/></StgValue>
</operation>

<operation id="6885" st_id="1265" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:387 %mul6_i4_53 = dmul i64 %oracle_activations2_load_54, i64 %bitcast_ln129_54

]]></Node>
<StgValue><ssdm name="mul6_i4_53"/></StgValue>
</operation>

<operation id="6886" st_id="1265" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:394 %mul6_i4_54 = dmul i64 %oracle_activations2_load_55, i64 %bitcast_ln129_55

]]></Node>
<StgValue><ssdm name="mul6_i4_54"/></StgValue>
</operation>

<operation id="6887" st_id="1265" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:401 %mul6_i4_55 = dmul i64 %oracle_activations2_load_56, i64 %bitcast_ln129_56

]]></Node>
<StgValue><ssdm name="mul6_i4_55"/></StgValue>
</operation>

<operation id="6888" st_id="1265" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:408 %mul6_i4_56 = dmul i64 %oracle_activations2_load_57, i64 %bitcast_ln129_57

]]></Node>
<StgValue><ssdm name="mul6_i4_56"/></StgValue>
</operation>

<operation id="6889" st_id="1265" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:415 %mul6_i4_57 = dmul i64 %oracle_activations2_load_58, i64 %bitcast_ln129_58

]]></Node>
<StgValue><ssdm name="mul6_i4_57"/></StgValue>
</operation>

<operation id="6890" st_id="1265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2764" bw="64" op_0_bw="64">
<![CDATA[
.split46:421 %bitcast_ln129_59 = bitcast i64 %weights2_load_123

]]></Node>
<StgValue><ssdm name="bitcast_ln129_59"/></StgValue>
</operation>

<operation id="6891" st_id="1265" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:422 %mul6_i4_58 = dmul i64 %oracle_activations2_load_59, i64 %bitcast_ln129_59

]]></Node>
<StgValue><ssdm name="mul6_i4_58"/></StgValue>
</operation>

<operation id="6892" st_id="1265" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="64" op_0_bw="12">
<![CDATA[
.split46:427 %weights2_load_124 = load i12 %weights2_addr_124

]]></Node>
<StgValue><ssdm name="weights2_load_124"/></StgValue>
</operation>

<operation id="6893" st_id="1265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2774" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:431 %or_ln129_60 = or i12 %tmp_13, i12 61

]]></Node>
<StgValue><ssdm name="or_ln129_60"/></StgValue>
</operation>

<operation id="6894" st_id="1265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="64" op_0_bw="12">
<![CDATA[
.split46:432 %zext_ln129_61 = zext i12 %or_ln129_60

]]></Node>
<StgValue><ssdm name="zext_ln129_61"/></StgValue>
</operation>

<operation id="6895" st_id="1265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:433 %weights2_addr_125 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_61

]]></Node>
<StgValue><ssdm name="weights2_addr_125"/></StgValue>
</operation>

<operation id="6896" st_id="1265" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="64" op_0_bw="12">
<![CDATA[
.split46:434 %weights2_load_125 = load i12 %weights2_addr_125

]]></Node>
<StgValue><ssdm name="weights2_load_125"/></StgValue>
</operation>
</state>

<state id="1266" st_id="1266">

<operation id="6897" st_id="1266" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:80 %add9_i4_s = dadd i64 %add9_i4_9, i64 %mul6_i4_s

]]></Node>
<StgValue><ssdm name="add9_i4_s"/></StgValue>
</operation>

<operation id="6898" st_id="1266" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:394 %mul6_i4_54 = dmul i64 %oracle_activations2_load_55, i64 %bitcast_ln129_55

]]></Node>
<StgValue><ssdm name="mul6_i4_54"/></StgValue>
</operation>

<operation id="6899" st_id="1266" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:401 %mul6_i4_55 = dmul i64 %oracle_activations2_load_56, i64 %bitcast_ln129_56

]]></Node>
<StgValue><ssdm name="mul6_i4_55"/></StgValue>
</operation>

<operation id="6900" st_id="1266" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:408 %mul6_i4_56 = dmul i64 %oracle_activations2_load_57, i64 %bitcast_ln129_57

]]></Node>
<StgValue><ssdm name="mul6_i4_56"/></StgValue>
</operation>

<operation id="6901" st_id="1266" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:415 %mul6_i4_57 = dmul i64 %oracle_activations2_load_58, i64 %bitcast_ln129_58

]]></Node>
<StgValue><ssdm name="mul6_i4_57"/></StgValue>
</operation>

<operation id="6902" st_id="1266" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:422 %mul6_i4_58 = dmul i64 %oracle_activations2_load_59, i64 %bitcast_ln129_59

]]></Node>
<StgValue><ssdm name="mul6_i4_58"/></StgValue>
</operation>

<operation id="6903" st_id="1266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2771" bw="64" op_0_bw="64">
<![CDATA[
.split46:428 %bitcast_ln129_60 = bitcast i64 %weights2_load_124

]]></Node>
<StgValue><ssdm name="bitcast_ln129_60"/></StgValue>
</operation>

<operation id="6904" st_id="1266" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:429 %mul6_i4_59 = dmul i64 %oracle_activations2_load_60, i64 %bitcast_ln129_60

]]></Node>
<StgValue><ssdm name="mul6_i4_59"/></StgValue>
</operation>

<operation id="6905" st_id="1266" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="64" op_0_bw="12">
<![CDATA[
.split46:434 %weights2_load_125 = load i12 %weights2_addr_125

]]></Node>
<StgValue><ssdm name="weights2_load_125"/></StgValue>
</operation>

<operation id="6906" st_id="1266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:438 %or_ln129_61 = or i12 %tmp_13, i12 62

]]></Node>
<StgValue><ssdm name="or_ln129_61"/></StgValue>
</operation>

<operation id="6907" st_id="1266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="64" op_0_bw="12">
<![CDATA[
.split46:439 %zext_ln129_62 = zext i12 %or_ln129_61

]]></Node>
<StgValue><ssdm name="zext_ln129_62"/></StgValue>
</operation>

<operation id="6908" st_id="1266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:440 %weights2_addr_126 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_62

]]></Node>
<StgValue><ssdm name="weights2_addr_126"/></StgValue>
</operation>

<operation id="6909" st_id="1266" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2784" bw="64" op_0_bw="12">
<![CDATA[
.split46:441 %weights2_load_126 = load i12 %weights2_addr_126

]]></Node>
<StgValue><ssdm name="weights2_load_126"/></StgValue>
</operation>
</state>

<state id="1267" st_id="1267">

<operation id="6910" st_id="1267" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:87 %add9_i4_10 = dadd i64 %add9_i4_s, i64 %mul6_i4_10

]]></Node>
<StgValue><ssdm name="add9_i4_10"/></StgValue>
</operation>

<operation id="6911" st_id="1267" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:401 %mul6_i4_55 = dmul i64 %oracle_activations2_load_56, i64 %bitcast_ln129_56

]]></Node>
<StgValue><ssdm name="mul6_i4_55"/></StgValue>
</operation>

<operation id="6912" st_id="1267" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:408 %mul6_i4_56 = dmul i64 %oracle_activations2_load_57, i64 %bitcast_ln129_57

]]></Node>
<StgValue><ssdm name="mul6_i4_56"/></StgValue>
</operation>

<operation id="6913" st_id="1267" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:415 %mul6_i4_57 = dmul i64 %oracle_activations2_load_58, i64 %bitcast_ln129_58

]]></Node>
<StgValue><ssdm name="mul6_i4_57"/></StgValue>
</operation>

<operation id="6914" st_id="1267" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:422 %mul6_i4_58 = dmul i64 %oracle_activations2_load_59, i64 %bitcast_ln129_59

]]></Node>
<StgValue><ssdm name="mul6_i4_58"/></StgValue>
</operation>

<operation id="6915" st_id="1267" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:429 %mul6_i4_59 = dmul i64 %oracle_activations2_load_60, i64 %bitcast_ln129_60

]]></Node>
<StgValue><ssdm name="mul6_i4_59"/></StgValue>
</operation>

<operation id="6916" st_id="1267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="64" op_0_bw="64">
<![CDATA[
.split46:435 %bitcast_ln129_61 = bitcast i64 %weights2_load_125

]]></Node>
<StgValue><ssdm name="bitcast_ln129_61"/></StgValue>
</operation>

<operation id="6917" st_id="1267" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:436 %mul6_i4_60 = dmul i64 %oracle_activations2_load_61, i64 %bitcast_ln129_61

]]></Node>
<StgValue><ssdm name="mul6_i4_60"/></StgValue>
</operation>

<operation id="6918" st_id="1267" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2784" bw="64" op_0_bw="12">
<![CDATA[
.split46:441 %weights2_load_126 = load i12 %weights2_addr_126

]]></Node>
<StgValue><ssdm name="weights2_load_126"/></StgValue>
</operation>

<operation id="6919" st_id="1267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split46:445 %or_ln129_62 = or i12 %tmp_13, i12 63

]]></Node>
<StgValue><ssdm name="or_ln129_62"/></StgValue>
</operation>

<operation id="6920" st_id="1267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2789" bw="64" op_0_bw="12">
<![CDATA[
.split46:446 %zext_ln129_63 = zext i12 %or_ln129_62

]]></Node>
<StgValue><ssdm name="zext_ln129_63"/></StgValue>
</operation>

<operation id="6921" st_id="1267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2790" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:447 %weights2_addr_127 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_63

]]></Node>
<StgValue><ssdm name="weights2_addr_127"/></StgValue>
</operation>

<operation id="6922" st_id="1267" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="64" op_0_bw="12">
<![CDATA[
.split46:448 %weights2_load_127 = load i12 %weights2_addr_127

]]></Node>
<StgValue><ssdm name="weights2_load_127"/></StgValue>
</operation>
</state>

<state id="1268" st_id="1268">

<operation id="6923" st_id="1268" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:87 %add9_i4_10 = dadd i64 %add9_i4_s, i64 %mul6_i4_10

]]></Node>
<StgValue><ssdm name="add9_i4_10"/></StgValue>
</operation>

<operation id="6924" st_id="1268" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:408 %mul6_i4_56 = dmul i64 %oracle_activations2_load_57, i64 %bitcast_ln129_57

]]></Node>
<StgValue><ssdm name="mul6_i4_56"/></StgValue>
</operation>

<operation id="6925" st_id="1268" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:415 %mul6_i4_57 = dmul i64 %oracle_activations2_load_58, i64 %bitcast_ln129_58

]]></Node>
<StgValue><ssdm name="mul6_i4_57"/></StgValue>
</operation>

<operation id="6926" st_id="1268" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:422 %mul6_i4_58 = dmul i64 %oracle_activations2_load_59, i64 %bitcast_ln129_59

]]></Node>
<StgValue><ssdm name="mul6_i4_58"/></StgValue>
</operation>

<operation id="6927" st_id="1268" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:429 %mul6_i4_59 = dmul i64 %oracle_activations2_load_60, i64 %bitcast_ln129_60

]]></Node>
<StgValue><ssdm name="mul6_i4_59"/></StgValue>
</operation>

<operation id="6928" st_id="1268" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:436 %mul6_i4_60 = dmul i64 %oracle_activations2_load_61, i64 %bitcast_ln129_61

]]></Node>
<StgValue><ssdm name="mul6_i4_60"/></StgValue>
</operation>

<operation id="6929" st_id="1268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="64" op_0_bw="64">
<![CDATA[
.split46:442 %bitcast_ln129_62 = bitcast i64 %weights2_load_126

]]></Node>
<StgValue><ssdm name="bitcast_ln129_62"/></StgValue>
</operation>

<operation id="6930" st_id="1268" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:443 %mul6_i4_61 = dmul i64 %oracle_activations2_load_62, i64 %bitcast_ln129_62

]]></Node>
<StgValue><ssdm name="mul6_i4_61"/></StgValue>
</operation>

<operation id="6931" st_id="1268" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="64" op_0_bw="12">
<![CDATA[
.split46:448 %weights2_load_127 = load i12 %weights2_addr_127

]]></Node>
<StgValue><ssdm name="weights2_load_127"/></StgValue>
</operation>
</state>

<state id="1269" st_id="1269">

<operation id="6932" st_id="1269" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:87 %add9_i4_10 = dadd i64 %add9_i4_s, i64 %mul6_i4_10

]]></Node>
<StgValue><ssdm name="add9_i4_10"/></StgValue>
</operation>

<operation id="6933" st_id="1269" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:415 %mul6_i4_57 = dmul i64 %oracle_activations2_load_58, i64 %bitcast_ln129_58

]]></Node>
<StgValue><ssdm name="mul6_i4_57"/></StgValue>
</operation>

<operation id="6934" st_id="1269" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:422 %mul6_i4_58 = dmul i64 %oracle_activations2_load_59, i64 %bitcast_ln129_59

]]></Node>
<StgValue><ssdm name="mul6_i4_58"/></StgValue>
</operation>

<operation id="6935" st_id="1269" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:429 %mul6_i4_59 = dmul i64 %oracle_activations2_load_60, i64 %bitcast_ln129_60

]]></Node>
<StgValue><ssdm name="mul6_i4_59"/></StgValue>
</operation>

<operation id="6936" st_id="1269" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:436 %mul6_i4_60 = dmul i64 %oracle_activations2_load_61, i64 %bitcast_ln129_61

]]></Node>
<StgValue><ssdm name="mul6_i4_60"/></StgValue>
</operation>

<operation id="6937" st_id="1269" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:443 %mul6_i4_61 = dmul i64 %oracle_activations2_load_62, i64 %bitcast_ln129_62

]]></Node>
<StgValue><ssdm name="mul6_i4_61"/></StgValue>
</operation>

<operation id="6938" st_id="1269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="64" op_0_bw="64">
<![CDATA[
.split46:449 %bitcast_ln129_63 = bitcast i64 %weights2_load_127

]]></Node>
<StgValue><ssdm name="bitcast_ln129_63"/></StgValue>
</operation>

<operation id="6939" st_id="1269" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:450 %mul6_i4_62 = dmul i64 %oracle_activations2_load_63, i64 %bitcast_ln129_63

]]></Node>
<StgValue><ssdm name="mul6_i4_62"/></StgValue>
</operation>
</state>

<state id="1270" st_id="1270">

<operation id="6940" st_id="1270" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:87 %add9_i4_10 = dadd i64 %add9_i4_s, i64 %mul6_i4_10

]]></Node>
<StgValue><ssdm name="add9_i4_10"/></StgValue>
</operation>

<operation id="6941" st_id="1270" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:422 %mul6_i4_58 = dmul i64 %oracle_activations2_load_59, i64 %bitcast_ln129_59

]]></Node>
<StgValue><ssdm name="mul6_i4_58"/></StgValue>
</operation>

<operation id="6942" st_id="1270" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:429 %mul6_i4_59 = dmul i64 %oracle_activations2_load_60, i64 %bitcast_ln129_60

]]></Node>
<StgValue><ssdm name="mul6_i4_59"/></StgValue>
</operation>

<operation id="6943" st_id="1270" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:436 %mul6_i4_60 = dmul i64 %oracle_activations2_load_61, i64 %bitcast_ln129_61

]]></Node>
<StgValue><ssdm name="mul6_i4_60"/></StgValue>
</operation>

<operation id="6944" st_id="1270" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:443 %mul6_i4_61 = dmul i64 %oracle_activations2_load_62, i64 %bitcast_ln129_62

]]></Node>
<StgValue><ssdm name="mul6_i4_61"/></StgValue>
</operation>

<operation id="6945" st_id="1270" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:450 %mul6_i4_62 = dmul i64 %oracle_activations2_load_63, i64 %bitcast_ln129_63

]]></Node>
<StgValue><ssdm name="mul6_i4_62"/></StgValue>
</operation>
</state>

<state id="1271" st_id="1271">

<operation id="6946" st_id="1271" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:87 %add9_i4_10 = dadd i64 %add9_i4_s, i64 %mul6_i4_10

]]></Node>
<StgValue><ssdm name="add9_i4_10"/></StgValue>
</operation>

<operation id="6947" st_id="1271" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:429 %mul6_i4_59 = dmul i64 %oracle_activations2_load_60, i64 %bitcast_ln129_60

]]></Node>
<StgValue><ssdm name="mul6_i4_59"/></StgValue>
</operation>

<operation id="6948" st_id="1271" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:436 %mul6_i4_60 = dmul i64 %oracle_activations2_load_61, i64 %bitcast_ln129_61

]]></Node>
<StgValue><ssdm name="mul6_i4_60"/></StgValue>
</operation>

<operation id="6949" st_id="1271" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:443 %mul6_i4_61 = dmul i64 %oracle_activations2_load_62, i64 %bitcast_ln129_62

]]></Node>
<StgValue><ssdm name="mul6_i4_61"/></StgValue>
</operation>

<operation id="6950" st_id="1271" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:450 %mul6_i4_62 = dmul i64 %oracle_activations2_load_63, i64 %bitcast_ln129_63

]]></Node>
<StgValue><ssdm name="mul6_i4_62"/></StgValue>
</operation>
</state>

<state id="1272" st_id="1272">

<operation id="6951" st_id="1272" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:94 %add9_i4_11 = dadd i64 %add9_i4_10, i64 %mul6_i4_11

]]></Node>
<StgValue><ssdm name="add9_i4_11"/></StgValue>
</operation>

<operation id="6952" st_id="1272" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:436 %mul6_i4_60 = dmul i64 %oracle_activations2_load_61, i64 %bitcast_ln129_61

]]></Node>
<StgValue><ssdm name="mul6_i4_60"/></StgValue>
</operation>

<operation id="6953" st_id="1272" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:443 %mul6_i4_61 = dmul i64 %oracle_activations2_load_62, i64 %bitcast_ln129_62

]]></Node>
<StgValue><ssdm name="mul6_i4_61"/></StgValue>
</operation>

<operation id="6954" st_id="1272" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:450 %mul6_i4_62 = dmul i64 %oracle_activations2_load_63, i64 %bitcast_ln129_63

]]></Node>
<StgValue><ssdm name="mul6_i4_62"/></StgValue>
</operation>
</state>

<state id="1273" st_id="1273">

<operation id="6955" st_id="1273" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:94 %add9_i4_11 = dadd i64 %add9_i4_10, i64 %mul6_i4_11

]]></Node>
<StgValue><ssdm name="add9_i4_11"/></StgValue>
</operation>

<operation id="6956" st_id="1273" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:443 %mul6_i4_61 = dmul i64 %oracle_activations2_load_62, i64 %bitcast_ln129_62

]]></Node>
<StgValue><ssdm name="mul6_i4_61"/></StgValue>
</operation>

<operation id="6957" st_id="1273" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:450 %mul6_i4_62 = dmul i64 %oracle_activations2_load_63, i64 %bitcast_ln129_63

]]></Node>
<StgValue><ssdm name="mul6_i4_62"/></StgValue>
</operation>
</state>

<state id="1274" st_id="1274">

<operation id="6958" st_id="1274" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:94 %add9_i4_11 = dadd i64 %add9_i4_10, i64 %mul6_i4_11

]]></Node>
<StgValue><ssdm name="add9_i4_11"/></StgValue>
</operation>

<operation id="6959" st_id="1274" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:450 %mul6_i4_62 = dmul i64 %oracle_activations2_load_63, i64 %bitcast_ln129_63

]]></Node>
<StgValue><ssdm name="mul6_i4_62"/></StgValue>
</operation>
</state>

<state id="1275" st_id="1275">

<operation id="6960" st_id="1275" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:94 %add9_i4_11 = dadd i64 %add9_i4_10, i64 %mul6_i4_11

]]></Node>
<StgValue><ssdm name="add9_i4_11"/></StgValue>
</operation>
</state>

<state id="1276" st_id="1276">

<operation id="6961" st_id="1276" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:94 %add9_i4_11 = dadd i64 %add9_i4_10, i64 %mul6_i4_11

]]></Node>
<StgValue><ssdm name="add9_i4_11"/></StgValue>
</operation>
</state>

<state id="1277" st_id="1277">

<operation id="6962" st_id="1277" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:101 %add9_i4_12 = dadd i64 %add9_i4_11, i64 %mul6_i4_12

]]></Node>
<StgValue><ssdm name="add9_i4_12"/></StgValue>
</operation>
</state>

<state id="1278" st_id="1278">

<operation id="6963" st_id="1278" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:101 %add9_i4_12 = dadd i64 %add9_i4_11, i64 %mul6_i4_12

]]></Node>
<StgValue><ssdm name="add9_i4_12"/></StgValue>
</operation>
</state>

<state id="1279" st_id="1279">

<operation id="6964" st_id="1279" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:101 %add9_i4_12 = dadd i64 %add9_i4_11, i64 %mul6_i4_12

]]></Node>
<StgValue><ssdm name="add9_i4_12"/></StgValue>
</operation>
</state>

<state id="1280" st_id="1280">

<operation id="6965" st_id="1280" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:101 %add9_i4_12 = dadd i64 %add9_i4_11, i64 %mul6_i4_12

]]></Node>
<StgValue><ssdm name="add9_i4_12"/></StgValue>
</operation>
</state>

<state id="1281" st_id="1281">

<operation id="6966" st_id="1281" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:101 %add9_i4_12 = dadd i64 %add9_i4_11, i64 %mul6_i4_12

]]></Node>
<StgValue><ssdm name="add9_i4_12"/></StgValue>
</operation>
</state>

<state id="1282" st_id="1282">

<operation id="6967" st_id="1282" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:108 %add9_i4_13 = dadd i64 %add9_i4_12, i64 %mul6_i4_13

]]></Node>
<StgValue><ssdm name="add9_i4_13"/></StgValue>
</operation>
</state>

<state id="1283" st_id="1283">

<operation id="6968" st_id="1283" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:108 %add9_i4_13 = dadd i64 %add9_i4_12, i64 %mul6_i4_13

]]></Node>
<StgValue><ssdm name="add9_i4_13"/></StgValue>
</operation>
</state>

<state id="1284" st_id="1284">

<operation id="6969" st_id="1284" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:108 %add9_i4_13 = dadd i64 %add9_i4_12, i64 %mul6_i4_13

]]></Node>
<StgValue><ssdm name="add9_i4_13"/></StgValue>
</operation>
</state>

<state id="1285" st_id="1285">

<operation id="6970" st_id="1285" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:108 %add9_i4_13 = dadd i64 %add9_i4_12, i64 %mul6_i4_13

]]></Node>
<StgValue><ssdm name="add9_i4_13"/></StgValue>
</operation>
</state>

<state id="1286" st_id="1286">

<operation id="6971" st_id="1286" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:108 %add9_i4_13 = dadd i64 %add9_i4_12, i64 %mul6_i4_13

]]></Node>
<StgValue><ssdm name="add9_i4_13"/></StgValue>
</operation>
</state>

<state id="1287" st_id="1287">

<operation id="6972" st_id="1287" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:115 %add9_i4_14 = dadd i64 %add9_i4_13, i64 %mul6_i4_14

]]></Node>
<StgValue><ssdm name="add9_i4_14"/></StgValue>
</operation>
</state>

<state id="1288" st_id="1288">

<operation id="6973" st_id="1288" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:115 %add9_i4_14 = dadd i64 %add9_i4_13, i64 %mul6_i4_14

]]></Node>
<StgValue><ssdm name="add9_i4_14"/></StgValue>
</operation>
</state>

<state id="1289" st_id="1289">

<operation id="6974" st_id="1289" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:115 %add9_i4_14 = dadd i64 %add9_i4_13, i64 %mul6_i4_14

]]></Node>
<StgValue><ssdm name="add9_i4_14"/></StgValue>
</operation>
</state>

<state id="1290" st_id="1290">

<operation id="6975" st_id="1290" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:115 %add9_i4_14 = dadd i64 %add9_i4_13, i64 %mul6_i4_14

]]></Node>
<StgValue><ssdm name="add9_i4_14"/></StgValue>
</operation>
</state>

<state id="1291" st_id="1291">

<operation id="6976" st_id="1291" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:115 %add9_i4_14 = dadd i64 %add9_i4_13, i64 %mul6_i4_14

]]></Node>
<StgValue><ssdm name="add9_i4_14"/></StgValue>
</operation>
</state>

<state id="1292" st_id="1292">

<operation id="6977" st_id="1292" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:122 %add9_i4_15 = dadd i64 %add9_i4_14, i64 %mul6_i4_15

]]></Node>
<StgValue><ssdm name="add9_i4_15"/></StgValue>
</operation>
</state>

<state id="1293" st_id="1293">

<operation id="6978" st_id="1293" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:122 %add9_i4_15 = dadd i64 %add9_i4_14, i64 %mul6_i4_15

]]></Node>
<StgValue><ssdm name="add9_i4_15"/></StgValue>
</operation>
</state>

<state id="1294" st_id="1294">

<operation id="6979" st_id="1294" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:122 %add9_i4_15 = dadd i64 %add9_i4_14, i64 %mul6_i4_15

]]></Node>
<StgValue><ssdm name="add9_i4_15"/></StgValue>
</operation>
</state>

<state id="1295" st_id="1295">

<operation id="6980" st_id="1295" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:122 %add9_i4_15 = dadd i64 %add9_i4_14, i64 %mul6_i4_15

]]></Node>
<StgValue><ssdm name="add9_i4_15"/></StgValue>
</operation>
</state>

<state id="1296" st_id="1296">

<operation id="6981" st_id="1296" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:122 %add9_i4_15 = dadd i64 %add9_i4_14, i64 %mul6_i4_15

]]></Node>
<StgValue><ssdm name="add9_i4_15"/></StgValue>
</operation>
</state>

<state id="1297" st_id="1297">

<operation id="6982" st_id="1297" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:129 %add9_i4_16 = dadd i64 %add9_i4_15, i64 %mul6_i4_16

]]></Node>
<StgValue><ssdm name="add9_i4_16"/></StgValue>
</operation>
</state>

<state id="1298" st_id="1298">

<operation id="6983" st_id="1298" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:129 %add9_i4_16 = dadd i64 %add9_i4_15, i64 %mul6_i4_16

]]></Node>
<StgValue><ssdm name="add9_i4_16"/></StgValue>
</operation>
</state>

<state id="1299" st_id="1299">

<operation id="6984" st_id="1299" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:129 %add9_i4_16 = dadd i64 %add9_i4_15, i64 %mul6_i4_16

]]></Node>
<StgValue><ssdm name="add9_i4_16"/></StgValue>
</operation>
</state>

<state id="1300" st_id="1300">

<operation id="6985" st_id="1300" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:129 %add9_i4_16 = dadd i64 %add9_i4_15, i64 %mul6_i4_16

]]></Node>
<StgValue><ssdm name="add9_i4_16"/></StgValue>
</operation>
</state>

<state id="1301" st_id="1301">

<operation id="6986" st_id="1301" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:129 %add9_i4_16 = dadd i64 %add9_i4_15, i64 %mul6_i4_16

]]></Node>
<StgValue><ssdm name="add9_i4_16"/></StgValue>
</operation>
</state>

<state id="1302" st_id="1302">

<operation id="6987" st_id="1302" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:136 %add9_i4_17 = dadd i64 %add9_i4_16, i64 %mul6_i4_17

]]></Node>
<StgValue><ssdm name="add9_i4_17"/></StgValue>
</operation>
</state>

<state id="1303" st_id="1303">

<operation id="6988" st_id="1303" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:136 %add9_i4_17 = dadd i64 %add9_i4_16, i64 %mul6_i4_17

]]></Node>
<StgValue><ssdm name="add9_i4_17"/></StgValue>
</operation>
</state>

<state id="1304" st_id="1304">

<operation id="6989" st_id="1304" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:136 %add9_i4_17 = dadd i64 %add9_i4_16, i64 %mul6_i4_17

]]></Node>
<StgValue><ssdm name="add9_i4_17"/></StgValue>
</operation>
</state>

<state id="1305" st_id="1305">

<operation id="6990" st_id="1305" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:136 %add9_i4_17 = dadd i64 %add9_i4_16, i64 %mul6_i4_17

]]></Node>
<StgValue><ssdm name="add9_i4_17"/></StgValue>
</operation>
</state>

<state id="1306" st_id="1306">

<operation id="6991" st_id="1306" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:136 %add9_i4_17 = dadd i64 %add9_i4_16, i64 %mul6_i4_17

]]></Node>
<StgValue><ssdm name="add9_i4_17"/></StgValue>
</operation>
</state>

<state id="1307" st_id="1307">

<operation id="6992" st_id="1307" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:143 %add9_i4_18 = dadd i64 %add9_i4_17, i64 %mul6_i4_18

]]></Node>
<StgValue><ssdm name="add9_i4_18"/></StgValue>
</operation>
</state>

<state id="1308" st_id="1308">

<operation id="6993" st_id="1308" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:143 %add9_i4_18 = dadd i64 %add9_i4_17, i64 %mul6_i4_18

]]></Node>
<StgValue><ssdm name="add9_i4_18"/></StgValue>
</operation>
</state>

<state id="1309" st_id="1309">

<operation id="6994" st_id="1309" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:143 %add9_i4_18 = dadd i64 %add9_i4_17, i64 %mul6_i4_18

]]></Node>
<StgValue><ssdm name="add9_i4_18"/></StgValue>
</operation>
</state>

<state id="1310" st_id="1310">

<operation id="6995" st_id="1310" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:143 %add9_i4_18 = dadd i64 %add9_i4_17, i64 %mul6_i4_18

]]></Node>
<StgValue><ssdm name="add9_i4_18"/></StgValue>
</operation>
</state>

<state id="1311" st_id="1311">

<operation id="6996" st_id="1311" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:143 %add9_i4_18 = dadd i64 %add9_i4_17, i64 %mul6_i4_18

]]></Node>
<StgValue><ssdm name="add9_i4_18"/></StgValue>
</operation>
</state>

<state id="1312" st_id="1312">

<operation id="6997" st_id="1312" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:150 %add9_i4_19 = dadd i64 %add9_i4_18, i64 %mul6_i4_19

]]></Node>
<StgValue><ssdm name="add9_i4_19"/></StgValue>
</operation>
</state>

<state id="1313" st_id="1313">

<operation id="6998" st_id="1313" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:150 %add9_i4_19 = dadd i64 %add9_i4_18, i64 %mul6_i4_19

]]></Node>
<StgValue><ssdm name="add9_i4_19"/></StgValue>
</operation>
</state>

<state id="1314" st_id="1314">

<operation id="6999" st_id="1314" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:150 %add9_i4_19 = dadd i64 %add9_i4_18, i64 %mul6_i4_19

]]></Node>
<StgValue><ssdm name="add9_i4_19"/></StgValue>
</operation>
</state>

<state id="1315" st_id="1315">

<operation id="7000" st_id="1315" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:150 %add9_i4_19 = dadd i64 %add9_i4_18, i64 %mul6_i4_19

]]></Node>
<StgValue><ssdm name="add9_i4_19"/></StgValue>
</operation>
</state>

<state id="1316" st_id="1316">

<operation id="7001" st_id="1316" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:150 %add9_i4_19 = dadd i64 %add9_i4_18, i64 %mul6_i4_19

]]></Node>
<StgValue><ssdm name="add9_i4_19"/></StgValue>
</operation>
</state>

<state id="1317" st_id="1317">

<operation id="7002" st_id="1317" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:157 %add9_i4_20 = dadd i64 %add9_i4_19, i64 %mul6_i4_20

]]></Node>
<StgValue><ssdm name="add9_i4_20"/></StgValue>
</operation>
</state>

<state id="1318" st_id="1318">

<operation id="7003" st_id="1318" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:157 %add9_i4_20 = dadd i64 %add9_i4_19, i64 %mul6_i4_20

]]></Node>
<StgValue><ssdm name="add9_i4_20"/></StgValue>
</operation>
</state>

<state id="1319" st_id="1319">

<operation id="7004" st_id="1319" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:157 %add9_i4_20 = dadd i64 %add9_i4_19, i64 %mul6_i4_20

]]></Node>
<StgValue><ssdm name="add9_i4_20"/></StgValue>
</operation>
</state>

<state id="1320" st_id="1320">

<operation id="7005" st_id="1320" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:157 %add9_i4_20 = dadd i64 %add9_i4_19, i64 %mul6_i4_20

]]></Node>
<StgValue><ssdm name="add9_i4_20"/></StgValue>
</operation>
</state>

<state id="1321" st_id="1321">

<operation id="7006" st_id="1321" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:157 %add9_i4_20 = dadd i64 %add9_i4_19, i64 %mul6_i4_20

]]></Node>
<StgValue><ssdm name="add9_i4_20"/></StgValue>
</operation>
</state>

<state id="1322" st_id="1322">

<operation id="7007" st_id="1322" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:164 %add9_i4_21 = dadd i64 %add9_i4_20, i64 %mul6_i4_21

]]></Node>
<StgValue><ssdm name="add9_i4_21"/></StgValue>
</operation>
</state>

<state id="1323" st_id="1323">

<operation id="7008" st_id="1323" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:164 %add9_i4_21 = dadd i64 %add9_i4_20, i64 %mul6_i4_21

]]></Node>
<StgValue><ssdm name="add9_i4_21"/></StgValue>
</operation>
</state>

<state id="1324" st_id="1324">

<operation id="7009" st_id="1324" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:164 %add9_i4_21 = dadd i64 %add9_i4_20, i64 %mul6_i4_21

]]></Node>
<StgValue><ssdm name="add9_i4_21"/></StgValue>
</operation>
</state>

<state id="1325" st_id="1325">

<operation id="7010" st_id="1325" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:164 %add9_i4_21 = dadd i64 %add9_i4_20, i64 %mul6_i4_21

]]></Node>
<StgValue><ssdm name="add9_i4_21"/></StgValue>
</operation>
</state>

<state id="1326" st_id="1326">

<operation id="7011" st_id="1326" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:164 %add9_i4_21 = dadd i64 %add9_i4_20, i64 %mul6_i4_21

]]></Node>
<StgValue><ssdm name="add9_i4_21"/></StgValue>
</operation>
</state>

<state id="1327" st_id="1327">

<operation id="7012" st_id="1327" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:171 %add9_i4_22 = dadd i64 %add9_i4_21, i64 %mul6_i4_22

]]></Node>
<StgValue><ssdm name="add9_i4_22"/></StgValue>
</operation>
</state>

<state id="1328" st_id="1328">

<operation id="7013" st_id="1328" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:171 %add9_i4_22 = dadd i64 %add9_i4_21, i64 %mul6_i4_22

]]></Node>
<StgValue><ssdm name="add9_i4_22"/></StgValue>
</operation>
</state>

<state id="1329" st_id="1329">

<operation id="7014" st_id="1329" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:171 %add9_i4_22 = dadd i64 %add9_i4_21, i64 %mul6_i4_22

]]></Node>
<StgValue><ssdm name="add9_i4_22"/></StgValue>
</operation>
</state>

<state id="1330" st_id="1330">

<operation id="7015" st_id="1330" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:171 %add9_i4_22 = dadd i64 %add9_i4_21, i64 %mul6_i4_22

]]></Node>
<StgValue><ssdm name="add9_i4_22"/></StgValue>
</operation>
</state>

<state id="1331" st_id="1331">

<operation id="7016" st_id="1331" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:171 %add9_i4_22 = dadd i64 %add9_i4_21, i64 %mul6_i4_22

]]></Node>
<StgValue><ssdm name="add9_i4_22"/></StgValue>
</operation>
</state>

<state id="1332" st_id="1332">

<operation id="7017" st_id="1332" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:178 %add9_i4_23 = dadd i64 %add9_i4_22, i64 %mul6_i4_23

]]></Node>
<StgValue><ssdm name="add9_i4_23"/></StgValue>
</operation>
</state>

<state id="1333" st_id="1333">

<operation id="7018" st_id="1333" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:178 %add9_i4_23 = dadd i64 %add9_i4_22, i64 %mul6_i4_23

]]></Node>
<StgValue><ssdm name="add9_i4_23"/></StgValue>
</operation>
</state>

<state id="1334" st_id="1334">

<operation id="7019" st_id="1334" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:178 %add9_i4_23 = dadd i64 %add9_i4_22, i64 %mul6_i4_23

]]></Node>
<StgValue><ssdm name="add9_i4_23"/></StgValue>
</operation>
</state>

<state id="1335" st_id="1335">

<operation id="7020" st_id="1335" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:178 %add9_i4_23 = dadd i64 %add9_i4_22, i64 %mul6_i4_23

]]></Node>
<StgValue><ssdm name="add9_i4_23"/></StgValue>
</operation>
</state>

<state id="1336" st_id="1336">

<operation id="7021" st_id="1336" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:178 %add9_i4_23 = dadd i64 %add9_i4_22, i64 %mul6_i4_23

]]></Node>
<StgValue><ssdm name="add9_i4_23"/></StgValue>
</operation>
</state>

<state id="1337" st_id="1337">

<operation id="7022" st_id="1337" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:185 %add9_i4_24 = dadd i64 %add9_i4_23, i64 %mul6_i4_24

]]></Node>
<StgValue><ssdm name="add9_i4_24"/></StgValue>
</operation>
</state>

<state id="1338" st_id="1338">

<operation id="7023" st_id="1338" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:185 %add9_i4_24 = dadd i64 %add9_i4_23, i64 %mul6_i4_24

]]></Node>
<StgValue><ssdm name="add9_i4_24"/></StgValue>
</operation>
</state>

<state id="1339" st_id="1339">

<operation id="7024" st_id="1339" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:185 %add9_i4_24 = dadd i64 %add9_i4_23, i64 %mul6_i4_24

]]></Node>
<StgValue><ssdm name="add9_i4_24"/></StgValue>
</operation>
</state>

<state id="1340" st_id="1340">

<operation id="7025" st_id="1340" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:185 %add9_i4_24 = dadd i64 %add9_i4_23, i64 %mul6_i4_24

]]></Node>
<StgValue><ssdm name="add9_i4_24"/></StgValue>
</operation>
</state>

<state id="1341" st_id="1341">

<operation id="7026" st_id="1341" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:185 %add9_i4_24 = dadd i64 %add9_i4_23, i64 %mul6_i4_24

]]></Node>
<StgValue><ssdm name="add9_i4_24"/></StgValue>
</operation>
</state>

<state id="1342" st_id="1342">

<operation id="7027" st_id="1342" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:192 %add9_i4_25 = dadd i64 %add9_i4_24, i64 %mul6_i4_25

]]></Node>
<StgValue><ssdm name="add9_i4_25"/></StgValue>
</operation>
</state>

<state id="1343" st_id="1343">

<operation id="7028" st_id="1343" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:192 %add9_i4_25 = dadd i64 %add9_i4_24, i64 %mul6_i4_25

]]></Node>
<StgValue><ssdm name="add9_i4_25"/></StgValue>
</operation>
</state>

<state id="1344" st_id="1344">

<operation id="7029" st_id="1344" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:192 %add9_i4_25 = dadd i64 %add9_i4_24, i64 %mul6_i4_25

]]></Node>
<StgValue><ssdm name="add9_i4_25"/></StgValue>
</operation>
</state>

<state id="1345" st_id="1345">

<operation id="7030" st_id="1345" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:192 %add9_i4_25 = dadd i64 %add9_i4_24, i64 %mul6_i4_25

]]></Node>
<StgValue><ssdm name="add9_i4_25"/></StgValue>
</operation>
</state>

<state id="1346" st_id="1346">

<operation id="7031" st_id="1346" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:192 %add9_i4_25 = dadd i64 %add9_i4_24, i64 %mul6_i4_25

]]></Node>
<StgValue><ssdm name="add9_i4_25"/></StgValue>
</operation>
</state>

<state id="1347" st_id="1347">

<operation id="7032" st_id="1347" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:199 %add9_i4_26 = dadd i64 %add9_i4_25, i64 %mul6_i4_26

]]></Node>
<StgValue><ssdm name="add9_i4_26"/></StgValue>
</operation>
</state>

<state id="1348" st_id="1348">

<operation id="7033" st_id="1348" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:199 %add9_i4_26 = dadd i64 %add9_i4_25, i64 %mul6_i4_26

]]></Node>
<StgValue><ssdm name="add9_i4_26"/></StgValue>
</operation>
</state>

<state id="1349" st_id="1349">

<operation id="7034" st_id="1349" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:199 %add9_i4_26 = dadd i64 %add9_i4_25, i64 %mul6_i4_26

]]></Node>
<StgValue><ssdm name="add9_i4_26"/></StgValue>
</operation>
</state>

<state id="1350" st_id="1350">

<operation id="7035" st_id="1350" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:199 %add9_i4_26 = dadd i64 %add9_i4_25, i64 %mul6_i4_26

]]></Node>
<StgValue><ssdm name="add9_i4_26"/></StgValue>
</operation>
</state>

<state id="1351" st_id="1351">

<operation id="7036" st_id="1351" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:199 %add9_i4_26 = dadd i64 %add9_i4_25, i64 %mul6_i4_26

]]></Node>
<StgValue><ssdm name="add9_i4_26"/></StgValue>
</operation>
</state>

<state id="1352" st_id="1352">

<operation id="7037" st_id="1352" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:206 %add9_i4_27 = dadd i64 %add9_i4_26, i64 %mul6_i4_27

]]></Node>
<StgValue><ssdm name="add9_i4_27"/></StgValue>
</operation>
</state>

<state id="1353" st_id="1353">

<operation id="7038" st_id="1353" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:206 %add9_i4_27 = dadd i64 %add9_i4_26, i64 %mul6_i4_27

]]></Node>
<StgValue><ssdm name="add9_i4_27"/></StgValue>
</operation>
</state>

<state id="1354" st_id="1354">

<operation id="7039" st_id="1354" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:206 %add9_i4_27 = dadd i64 %add9_i4_26, i64 %mul6_i4_27

]]></Node>
<StgValue><ssdm name="add9_i4_27"/></StgValue>
</operation>
</state>

<state id="1355" st_id="1355">

<operation id="7040" st_id="1355" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:206 %add9_i4_27 = dadd i64 %add9_i4_26, i64 %mul6_i4_27

]]></Node>
<StgValue><ssdm name="add9_i4_27"/></StgValue>
</operation>
</state>

<state id="1356" st_id="1356">

<operation id="7041" st_id="1356" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:206 %add9_i4_27 = dadd i64 %add9_i4_26, i64 %mul6_i4_27

]]></Node>
<StgValue><ssdm name="add9_i4_27"/></StgValue>
</operation>
</state>

<state id="1357" st_id="1357">

<operation id="7042" st_id="1357" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:213 %add9_i4_28 = dadd i64 %add9_i4_27, i64 %mul6_i4_28

]]></Node>
<StgValue><ssdm name="add9_i4_28"/></StgValue>
</operation>
</state>

<state id="1358" st_id="1358">

<operation id="7043" st_id="1358" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:213 %add9_i4_28 = dadd i64 %add9_i4_27, i64 %mul6_i4_28

]]></Node>
<StgValue><ssdm name="add9_i4_28"/></StgValue>
</operation>
</state>

<state id="1359" st_id="1359">

<operation id="7044" st_id="1359" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:213 %add9_i4_28 = dadd i64 %add9_i4_27, i64 %mul6_i4_28

]]></Node>
<StgValue><ssdm name="add9_i4_28"/></StgValue>
</operation>
</state>

<state id="1360" st_id="1360">

<operation id="7045" st_id="1360" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:213 %add9_i4_28 = dadd i64 %add9_i4_27, i64 %mul6_i4_28

]]></Node>
<StgValue><ssdm name="add9_i4_28"/></StgValue>
</operation>
</state>

<state id="1361" st_id="1361">

<operation id="7046" st_id="1361" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:213 %add9_i4_28 = dadd i64 %add9_i4_27, i64 %mul6_i4_28

]]></Node>
<StgValue><ssdm name="add9_i4_28"/></StgValue>
</operation>
</state>

<state id="1362" st_id="1362">

<operation id="7047" st_id="1362" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:220 %add9_i4_29 = dadd i64 %add9_i4_28, i64 %mul6_i4_29

]]></Node>
<StgValue><ssdm name="add9_i4_29"/></StgValue>
</operation>
</state>

<state id="1363" st_id="1363">

<operation id="7048" st_id="1363" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:220 %add9_i4_29 = dadd i64 %add9_i4_28, i64 %mul6_i4_29

]]></Node>
<StgValue><ssdm name="add9_i4_29"/></StgValue>
</operation>
</state>

<state id="1364" st_id="1364">

<operation id="7049" st_id="1364" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:220 %add9_i4_29 = dadd i64 %add9_i4_28, i64 %mul6_i4_29

]]></Node>
<StgValue><ssdm name="add9_i4_29"/></StgValue>
</operation>
</state>

<state id="1365" st_id="1365">

<operation id="7050" st_id="1365" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:220 %add9_i4_29 = dadd i64 %add9_i4_28, i64 %mul6_i4_29

]]></Node>
<StgValue><ssdm name="add9_i4_29"/></StgValue>
</operation>
</state>

<state id="1366" st_id="1366">

<operation id="7051" st_id="1366" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:220 %add9_i4_29 = dadd i64 %add9_i4_28, i64 %mul6_i4_29

]]></Node>
<StgValue><ssdm name="add9_i4_29"/></StgValue>
</operation>
</state>

<state id="1367" st_id="1367">

<operation id="7052" st_id="1367" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:227 %add9_i4_30 = dadd i64 %add9_i4_29, i64 %mul6_i4_30

]]></Node>
<StgValue><ssdm name="add9_i4_30"/></StgValue>
</operation>
</state>

<state id="1368" st_id="1368">

<operation id="7053" st_id="1368" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:227 %add9_i4_30 = dadd i64 %add9_i4_29, i64 %mul6_i4_30

]]></Node>
<StgValue><ssdm name="add9_i4_30"/></StgValue>
</operation>
</state>

<state id="1369" st_id="1369">

<operation id="7054" st_id="1369" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:227 %add9_i4_30 = dadd i64 %add9_i4_29, i64 %mul6_i4_30

]]></Node>
<StgValue><ssdm name="add9_i4_30"/></StgValue>
</operation>
</state>

<state id="1370" st_id="1370">

<operation id="7055" st_id="1370" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:227 %add9_i4_30 = dadd i64 %add9_i4_29, i64 %mul6_i4_30

]]></Node>
<StgValue><ssdm name="add9_i4_30"/></StgValue>
</operation>
</state>

<state id="1371" st_id="1371">

<operation id="7056" st_id="1371" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:227 %add9_i4_30 = dadd i64 %add9_i4_29, i64 %mul6_i4_30

]]></Node>
<StgValue><ssdm name="add9_i4_30"/></StgValue>
</operation>
</state>

<state id="1372" st_id="1372">

<operation id="7057" st_id="1372" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:234 %add9_i4_31 = dadd i64 %add9_i4_30, i64 %mul6_i4_31

]]></Node>
<StgValue><ssdm name="add9_i4_31"/></StgValue>
</operation>
</state>

<state id="1373" st_id="1373">

<operation id="7058" st_id="1373" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:234 %add9_i4_31 = dadd i64 %add9_i4_30, i64 %mul6_i4_31

]]></Node>
<StgValue><ssdm name="add9_i4_31"/></StgValue>
</operation>
</state>

<state id="1374" st_id="1374">

<operation id="7059" st_id="1374" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:234 %add9_i4_31 = dadd i64 %add9_i4_30, i64 %mul6_i4_31

]]></Node>
<StgValue><ssdm name="add9_i4_31"/></StgValue>
</operation>
</state>

<state id="1375" st_id="1375">

<operation id="7060" st_id="1375" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:234 %add9_i4_31 = dadd i64 %add9_i4_30, i64 %mul6_i4_31

]]></Node>
<StgValue><ssdm name="add9_i4_31"/></StgValue>
</operation>
</state>

<state id="1376" st_id="1376">

<operation id="7061" st_id="1376" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:234 %add9_i4_31 = dadd i64 %add9_i4_30, i64 %mul6_i4_31

]]></Node>
<StgValue><ssdm name="add9_i4_31"/></StgValue>
</operation>
</state>

<state id="1377" st_id="1377">

<operation id="7062" st_id="1377" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:241 %add9_i4_32 = dadd i64 %add9_i4_31, i64 %mul6_i4_32

]]></Node>
<StgValue><ssdm name="add9_i4_32"/></StgValue>
</operation>
</state>

<state id="1378" st_id="1378">

<operation id="7063" st_id="1378" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:241 %add9_i4_32 = dadd i64 %add9_i4_31, i64 %mul6_i4_32

]]></Node>
<StgValue><ssdm name="add9_i4_32"/></StgValue>
</operation>
</state>

<state id="1379" st_id="1379">

<operation id="7064" st_id="1379" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:241 %add9_i4_32 = dadd i64 %add9_i4_31, i64 %mul6_i4_32

]]></Node>
<StgValue><ssdm name="add9_i4_32"/></StgValue>
</operation>
</state>

<state id="1380" st_id="1380">

<operation id="7065" st_id="1380" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:241 %add9_i4_32 = dadd i64 %add9_i4_31, i64 %mul6_i4_32

]]></Node>
<StgValue><ssdm name="add9_i4_32"/></StgValue>
</operation>
</state>

<state id="1381" st_id="1381">

<operation id="7066" st_id="1381" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:241 %add9_i4_32 = dadd i64 %add9_i4_31, i64 %mul6_i4_32

]]></Node>
<StgValue><ssdm name="add9_i4_32"/></StgValue>
</operation>
</state>

<state id="1382" st_id="1382">

<operation id="7067" st_id="1382" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:248 %add9_i4_33 = dadd i64 %add9_i4_32, i64 %mul6_i4_33

]]></Node>
<StgValue><ssdm name="add9_i4_33"/></StgValue>
</operation>
</state>

<state id="1383" st_id="1383">

<operation id="7068" st_id="1383" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:248 %add9_i4_33 = dadd i64 %add9_i4_32, i64 %mul6_i4_33

]]></Node>
<StgValue><ssdm name="add9_i4_33"/></StgValue>
</operation>
</state>

<state id="1384" st_id="1384">

<operation id="7069" st_id="1384" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:248 %add9_i4_33 = dadd i64 %add9_i4_32, i64 %mul6_i4_33

]]></Node>
<StgValue><ssdm name="add9_i4_33"/></StgValue>
</operation>
</state>

<state id="1385" st_id="1385">

<operation id="7070" st_id="1385" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:248 %add9_i4_33 = dadd i64 %add9_i4_32, i64 %mul6_i4_33

]]></Node>
<StgValue><ssdm name="add9_i4_33"/></StgValue>
</operation>
</state>

<state id="1386" st_id="1386">

<operation id="7071" st_id="1386" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:248 %add9_i4_33 = dadd i64 %add9_i4_32, i64 %mul6_i4_33

]]></Node>
<StgValue><ssdm name="add9_i4_33"/></StgValue>
</operation>
</state>

<state id="1387" st_id="1387">

<operation id="7072" st_id="1387" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:255 %add9_i4_34 = dadd i64 %add9_i4_33, i64 %mul6_i4_34

]]></Node>
<StgValue><ssdm name="add9_i4_34"/></StgValue>
</operation>
</state>

<state id="1388" st_id="1388">

<operation id="7073" st_id="1388" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:255 %add9_i4_34 = dadd i64 %add9_i4_33, i64 %mul6_i4_34

]]></Node>
<StgValue><ssdm name="add9_i4_34"/></StgValue>
</operation>
</state>

<state id="1389" st_id="1389">

<operation id="7074" st_id="1389" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:255 %add9_i4_34 = dadd i64 %add9_i4_33, i64 %mul6_i4_34

]]></Node>
<StgValue><ssdm name="add9_i4_34"/></StgValue>
</operation>
</state>

<state id="1390" st_id="1390">

<operation id="7075" st_id="1390" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:255 %add9_i4_34 = dadd i64 %add9_i4_33, i64 %mul6_i4_34

]]></Node>
<StgValue><ssdm name="add9_i4_34"/></StgValue>
</operation>
</state>

<state id="1391" st_id="1391">

<operation id="7076" st_id="1391" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:255 %add9_i4_34 = dadd i64 %add9_i4_33, i64 %mul6_i4_34

]]></Node>
<StgValue><ssdm name="add9_i4_34"/></StgValue>
</operation>
</state>

<state id="1392" st_id="1392">

<operation id="7077" st_id="1392" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:262 %add9_i4_35 = dadd i64 %add9_i4_34, i64 %mul6_i4_35

]]></Node>
<StgValue><ssdm name="add9_i4_35"/></StgValue>
</operation>
</state>

<state id="1393" st_id="1393">

<operation id="7078" st_id="1393" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:262 %add9_i4_35 = dadd i64 %add9_i4_34, i64 %mul6_i4_35

]]></Node>
<StgValue><ssdm name="add9_i4_35"/></StgValue>
</operation>
</state>

<state id="1394" st_id="1394">

<operation id="7079" st_id="1394" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:262 %add9_i4_35 = dadd i64 %add9_i4_34, i64 %mul6_i4_35

]]></Node>
<StgValue><ssdm name="add9_i4_35"/></StgValue>
</operation>
</state>

<state id="1395" st_id="1395">

<operation id="7080" st_id="1395" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:262 %add9_i4_35 = dadd i64 %add9_i4_34, i64 %mul6_i4_35

]]></Node>
<StgValue><ssdm name="add9_i4_35"/></StgValue>
</operation>
</state>

<state id="1396" st_id="1396">

<operation id="7081" st_id="1396" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:262 %add9_i4_35 = dadd i64 %add9_i4_34, i64 %mul6_i4_35

]]></Node>
<StgValue><ssdm name="add9_i4_35"/></StgValue>
</operation>
</state>

<state id="1397" st_id="1397">

<operation id="7082" st_id="1397" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:269 %add9_i4_36 = dadd i64 %add9_i4_35, i64 %mul6_i4_36

]]></Node>
<StgValue><ssdm name="add9_i4_36"/></StgValue>
</operation>
</state>

<state id="1398" st_id="1398">

<operation id="7083" st_id="1398" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:269 %add9_i4_36 = dadd i64 %add9_i4_35, i64 %mul6_i4_36

]]></Node>
<StgValue><ssdm name="add9_i4_36"/></StgValue>
</operation>
</state>

<state id="1399" st_id="1399">

<operation id="7084" st_id="1399" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:269 %add9_i4_36 = dadd i64 %add9_i4_35, i64 %mul6_i4_36

]]></Node>
<StgValue><ssdm name="add9_i4_36"/></StgValue>
</operation>
</state>

<state id="1400" st_id="1400">

<operation id="7085" st_id="1400" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:269 %add9_i4_36 = dadd i64 %add9_i4_35, i64 %mul6_i4_36

]]></Node>
<StgValue><ssdm name="add9_i4_36"/></StgValue>
</operation>
</state>

<state id="1401" st_id="1401">

<operation id="7086" st_id="1401" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:269 %add9_i4_36 = dadd i64 %add9_i4_35, i64 %mul6_i4_36

]]></Node>
<StgValue><ssdm name="add9_i4_36"/></StgValue>
</operation>
</state>

<state id="1402" st_id="1402">

<operation id="7087" st_id="1402" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:276 %add9_i4_37 = dadd i64 %add9_i4_36, i64 %mul6_i4_37

]]></Node>
<StgValue><ssdm name="add9_i4_37"/></StgValue>
</operation>
</state>

<state id="1403" st_id="1403">

<operation id="7088" st_id="1403" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:276 %add9_i4_37 = dadd i64 %add9_i4_36, i64 %mul6_i4_37

]]></Node>
<StgValue><ssdm name="add9_i4_37"/></StgValue>
</operation>
</state>

<state id="1404" st_id="1404">

<operation id="7089" st_id="1404" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:276 %add9_i4_37 = dadd i64 %add9_i4_36, i64 %mul6_i4_37

]]></Node>
<StgValue><ssdm name="add9_i4_37"/></StgValue>
</operation>
</state>

<state id="1405" st_id="1405">

<operation id="7090" st_id="1405" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:276 %add9_i4_37 = dadd i64 %add9_i4_36, i64 %mul6_i4_37

]]></Node>
<StgValue><ssdm name="add9_i4_37"/></StgValue>
</operation>
</state>

<state id="1406" st_id="1406">

<operation id="7091" st_id="1406" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:276 %add9_i4_37 = dadd i64 %add9_i4_36, i64 %mul6_i4_37

]]></Node>
<StgValue><ssdm name="add9_i4_37"/></StgValue>
</operation>
</state>

<state id="1407" st_id="1407">

<operation id="7092" st_id="1407" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:283 %add9_i4_38 = dadd i64 %add9_i4_37, i64 %mul6_i4_38

]]></Node>
<StgValue><ssdm name="add9_i4_38"/></StgValue>
</operation>
</state>

<state id="1408" st_id="1408">

<operation id="7093" st_id="1408" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:283 %add9_i4_38 = dadd i64 %add9_i4_37, i64 %mul6_i4_38

]]></Node>
<StgValue><ssdm name="add9_i4_38"/></StgValue>
</operation>
</state>

<state id="1409" st_id="1409">

<operation id="7094" st_id="1409" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:283 %add9_i4_38 = dadd i64 %add9_i4_37, i64 %mul6_i4_38

]]></Node>
<StgValue><ssdm name="add9_i4_38"/></StgValue>
</operation>
</state>

<state id="1410" st_id="1410">

<operation id="7095" st_id="1410" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:283 %add9_i4_38 = dadd i64 %add9_i4_37, i64 %mul6_i4_38

]]></Node>
<StgValue><ssdm name="add9_i4_38"/></StgValue>
</operation>
</state>

<state id="1411" st_id="1411">

<operation id="7096" st_id="1411" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:283 %add9_i4_38 = dadd i64 %add9_i4_37, i64 %mul6_i4_38

]]></Node>
<StgValue><ssdm name="add9_i4_38"/></StgValue>
</operation>
</state>

<state id="1412" st_id="1412">

<operation id="7097" st_id="1412" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:290 %add9_i4_39 = dadd i64 %add9_i4_38, i64 %mul6_i4_39

]]></Node>
<StgValue><ssdm name="add9_i4_39"/></StgValue>
</operation>
</state>

<state id="1413" st_id="1413">

<operation id="7098" st_id="1413" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:290 %add9_i4_39 = dadd i64 %add9_i4_38, i64 %mul6_i4_39

]]></Node>
<StgValue><ssdm name="add9_i4_39"/></StgValue>
</operation>
</state>

<state id="1414" st_id="1414">

<operation id="7099" st_id="1414" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:290 %add9_i4_39 = dadd i64 %add9_i4_38, i64 %mul6_i4_39

]]></Node>
<StgValue><ssdm name="add9_i4_39"/></StgValue>
</operation>
</state>

<state id="1415" st_id="1415">

<operation id="7100" st_id="1415" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:290 %add9_i4_39 = dadd i64 %add9_i4_38, i64 %mul6_i4_39

]]></Node>
<StgValue><ssdm name="add9_i4_39"/></StgValue>
</operation>
</state>

<state id="1416" st_id="1416">

<operation id="7101" st_id="1416" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:290 %add9_i4_39 = dadd i64 %add9_i4_38, i64 %mul6_i4_39

]]></Node>
<StgValue><ssdm name="add9_i4_39"/></StgValue>
</operation>
</state>

<state id="1417" st_id="1417">

<operation id="7102" st_id="1417" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:297 %add9_i4_40 = dadd i64 %add9_i4_39, i64 %mul6_i4_40

]]></Node>
<StgValue><ssdm name="add9_i4_40"/></StgValue>
</operation>
</state>

<state id="1418" st_id="1418">

<operation id="7103" st_id="1418" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:297 %add9_i4_40 = dadd i64 %add9_i4_39, i64 %mul6_i4_40

]]></Node>
<StgValue><ssdm name="add9_i4_40"/></StgValue>
</operation>
</state>

<state id="1419" st_id="1419">

<operation id="7104" st_id="1419" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:297 %add9_i4_40 = dadd i64 %add9_i4_39, i64 %mul6_i4_40

]]></Node>
<StgValue><ssdm name="add9_i4_40"/></StgValue>
</operation>
</state>

<state id="1420" st_id="1420">

<operation id="7105" st_id="1420" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:297 %add9_i4_40 = dadd i64 %add9_i4_39, i64 %mul6_i4_40

]]></Node>
<StgValue><ssdm name="add9_i4_40"/></StgValue>
</operation>
</state>

<state id="1421" st_id="1421">

<operation id="7106" st_id="1421" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:297 %add9_i4_40 = dadd i64 %add9_i4_39, i64 %mul6_i4_40

]]></Node>
<StgValue><ssdm name="add9_i4_40"/></StgValue>
</operation>
</state>

<state id="1422" st_id="1422">

<operation id="7107" st_id="1422" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:304 %add9_i4_41 = dadd i64 %add9_i4_40, i64 %mul6_i4_41

]]></Node>
<StgValue><ssdm name="add9_i4_41"/></StgValue>
</operation>
</state>

<state id="1423" st_id="1423">

<operation id="7108" st_id="1423" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:304 %add9_i4_41 = dadd i64 %add9_i4_40, i64 %mul6_i4_41

]]></Node>
<StgValue><ssdm name="add9_i4_41"/></StgValue>
</operation>
</state>

<state id="1424" st_id="1424">

<operation id="7109" st_id="1424" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:304 %add9_i4_41 = dadd i64 %add9_i4_40, i64 %mul6_i4_41

]]></Node>
<StgValue><ssdm name="add9_i4_41"/></StgValue>
</operation>
</state>

<state id="1425" st_id="1425">

<operation id="7110" st_id="1425" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:304 %add9_i4_41 = dadd i64 %add9_i4_40, i64 %mul6_i4_41

]]></Node>
<StgValue><ssdm name="add9_i4_41"/></StgValue>
</operation>
</state>

<state id="1426" st_id="1426">

<operation id="7111" st_id="1426" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:304 %add9_i4_41 = dadd i64 %add9_i4_40, i64 %mul6_i4_41

]]></Node>
<StgValue><ssdm name="add9_i4_41"/></StgValue>
</operation>
</state>

<state id="1427" st_id="1427">

<operation id="7112" st_id="1427" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:311 %add9_i4_42 = dadd i64 %add9_i4_41, i64 %mul6_i4_42

]]></Node>
<StgValue><ssdm name="add9_i4_42"/></StgValue>
</operation>
</state>

<state id="1428" st_id="1428">

<operation id="7113" st_id="1428" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:311 %add9_i4_42 = dadd i64 %add9_i4_41, i64 %mul6_i4_42

]]></Node>
<StgValue><ssdm name="add9_i4_42"/></StgValue>
</operation>
</state>

<state id="1429" st_id="1429">

<operation id="7114" st_id="1429" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:311 %add9_i4_42 = dadd i64 %add9_i4_41, i64 %mul6_i4_42

]]></Node>
<StgValue><ssdm name="add9_i4_42"/></StgValue>
</operation>
</state>

<state id="1430" st_id="1430">

<operation id="7115" st_id="1430" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:311 %add9_i4_42 = dadd i64 %add9_i4_41, i64 %mul6_i4_42

]]></Node>
<StgValue><ssdm name="add9_i4_42"/></StgValue>
</operation>
</state>

<state id="1431" st_id="1431">

<operation id="7116" st_id="1431" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:311 %add9_i4_42 = dadd i64 %add9_i4_41, i64 %mul6_i4_42

]]></Node>
<StgValue><ssdm name="add9_i4_42"/></StgValue>
</operation>
</state>

<state id="1432" st_id="1432">

<operation id="7117" st_id="1432" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:318 %add9_i4_43 = dadd i64 %add9_i4_42, i64 %mul6_i4_43

]]></Node>
<StgValue><ssdm name="add9_i4_43"/></StgValue>
</operation>
</state>

<state id="1433" st_id="1433">

<operation id="7118" st_id="1433" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:318 %add9_i4_43 = dadd i64 %add9_i4_42, i64 %mul6_i4_43

]]></Node>
<StgValue><ssdm name="add9_i4_43"/></StgValue>
</operation>
</state>

<state id="1434" st_id="1434">

<operation id="7119" st_id="1434" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:318 %add9_i4_43 = dadd i64 %add9_i4_42, i64 %mul6_i4_43

]]></Node>
<StgValue><ssdm name="add9_i4_43"/></StgValue>
</operation>
</state>

<state id="1435" st_id="1435">

<operation id="7120" st_id="1435" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:318 %add9_i4_43 = dadd i64 %add9_i4_42, i64 %mul6_i4_43

]]></Node>
<StgValue><ssdm name="add9_i4_43"/></StgValue>
</operation>
</state>

<state id="1436" st_id="1436">

<operation id="7121" st_id="1436" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:318 %add9_i4_43 = dadd i64 %add9_i4_42, i64 %mul6_i4_43

]]></Node>
<StgValue><ssdm name="add9_i4_43"/></StgValue>
</operation>
</state>

<state id="1437" st_id="1437">

<operation id="7122" st_id="1437" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:325 %add9_i4_44 = dadd i64 %add9_i4_43, i64 %mul6_i4_44

]]></Node>
<StgValue><ssdm name="add9_i4_44"/></StgValue>
</operation>
</state>

<state id="1438" st_id="1438">

<operation id="7123" st_id="1438" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:325 %add9_i4_44 = dadd i64 %add9_i4_43, i64 %mul6_i4_44

]]></Node>
<StgValue><ssdm name="add9_i4_44"/></StgValue>
</operation>
</state>

<state id="1439" st_id="1439">

<operation id="7124" st_id="1439" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:325 %add9_i4_44 = dadd i64 %add9_i4_43, i64 %mul6_i4_44

]]></Node>
<StgValue><ssdm name="add9_i4_44"/></StgValue>
</operation>
</state>

<state id="1440" st_id="1440">

<operation id="7125" st_id="1440" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:325 %add9_i4_44 = dadd i64 %add9_i4_43, i64 %mul6_i4_44

]]></Node>
<StgValue><ssdm name="add9_i4_44"/></StgValue>
</operation>
</state>

<state id="1441" st_id="1441">

<operation id="7126" st_id="1441" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:325 %add9_i4_44 = dadd i64 %add9_i4_43, i64 %mul6_i4_44

]]></Node>
<StgValue><ssdm name="add9_i4_44"/></StgValue>
</operation>
</state>

<state id="1442" st_id="1442">

<operation id="7127" st_id="1442" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:332 %add9_i4_45 = dadd i64 %add9_i4_44, i64 %mul6_i4_45

]]></Node>
<StgValue><ssdm name="add9_i4_45"/></StgValue>
</operation>
</state>

<state id="1443" st_id="1443">

<operation id="7128" st_id="1443" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:332 %add9_i4_45 = dadd i64 %add9_i4_44, i64 %mul6_i4_45

]]></Node>
<StgValue><ssdm name="add9_i4_45"/></StgValue>
</operation>
</state>

<state id="1444" st_id="1444">

<operation id="7129" st_id="1444" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:332 %add9_i4_45 = dadd i64 %add9_i4_44, i64 %mul6_i4_45

]]></Node>
<StgValue><ssdm name="add9_i4_45"/></StgValue>
</operation>
</state>

<state id="1445" st_id="1445">

<operation id="7130" st_id="1445" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:332 %add9_i4_45 = dadd i64 %add9_i4_44, i64 %mul6_i4_45

]]></Node>
<StgValue><ssdm name="add9_i4_45"/></StgValue>
</operation>
</state>

<state id="1446" st_id="1446">

<operation id="7131" st_id="1446" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:332 %add9_i4_45 = dadd i64 %add9_i4_44, i64 %mul6_i4_45

]]></Node>
<StgValue><ssdm name="add9_i4_45"/></StgValue>
</operation>
</state>

<state id="1447" st_id="1447">

<operation id="7132" st_id="1447" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:339 %add9_i4_46 = dadd i64 %add9_i4_45, i64 %mul6_i4_46

]]></Node>
<StgValue><ssdm name="add9_i4_46"/></StgValue>
</operation>
</state>

<state id="1448" st_id="1448">

<operation id="7133" st_id="1448" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:339 %add9_i4_46 = dadd i64 %add9_i4_45, i64 %mul6_i4_46

]]></Node>
<StgValue><ssdm name="add9_i4_46"/></StgValue>
</operation>
</state>

<state id="1449" st_id="1449">

<operation id="7134" st_id="1449" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:339 %add9_i4_46 = dadd i64 %add9_i4_45, i64 %mul6_i4_46

]]></Node>
<StgValue><ssdm name="add9_i4_46"/></StgValue>
</operation>
</state>

<state id="1450" st_id="1450">

<operation id="7135" st_id="1450" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:339 %add9_i4_46 = dadd i64 %add9_i4_45, i64 %mul6_i4_46

]]></Node>
<StgValue><ssdm name="add9_i4_46"/></StgValue>
</operation>
</state>

<state id="1451" st_id="1451">

<operation id="7136" st_id="1451" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:339 %add9_i4_46 = dadd i64 %add9_i4_45, i64 %mul6_i4_46

]]></Node>
<StgValue><ssdm name="add9_i4_46"/></StgValue>
</operation>
</state>

<state id="1452" st_id="1452">

<operation id="7137" st_id="1452" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:346 %add9_i4_47 = dadd i64 %add9_i4_46, i64 %mul6_i4_47

]]></Node>
<StgValue><ssdm name="add9_i4_47"/></StgValue>
</operation>
</state>

<state id="1453" st_id="1453">

<operation id="7138" st_id="1453" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:346 %add9_i4_47 = dadd i64 %add9_i4_46, i64 %mul6_i4_47

]]></Node>
<StgValue><ssdm name="add9_i4_47"/></StgValue>
</operation>
</state>

<state id="1454" st_id="1454">

<operation id="7139" st_id="1454" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:346 %add9_i4_47 = dadd i64 %add9_i4_46, i64 %mul6_i4_47

]]></Node>
<StgValue><ssdm name="add9_i4_47"/></StgValue>
</operation>
</state>

<state id="1455" st_id="1455">

<operation id="7140" st_id="1455" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:346 %add9_i4_47 = dadd i64 %add9_i4_46, i64 %mul6_i4_47

]]></Node>
<StgValue><ssdm name="add9_i4_47"/></StgValue>
</operation>
</state>

<state id="1456" st_id="1456">

<operation id="7141" st_id="1456" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:346 %add9_i4_47 = dadd i64 %add9_i4_46, i64 %mul6_i4_47

]]></Node>
<StgValue><ssdm name="add9_i4_47"/></StgValue>
</operation>
</state>

<state id="1457" st_id="1457">

<operation id="7142" st_id="1457" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:353 %add9_i4_48 = dadd i64 %add9_i4_47, i64 %mul6_i4_48

]]></Node>
<StgValue><ssdm name="add9_i4_48"/></StgValue>
</operation>
</state>

<state id="1458" st_id="1458">

<operation id="7143" st_id="1458" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:353 %add9_i4_48 = dadd i64 %add9_i4_47, i64 %mul6_i4_48

]]></Node>
<StgValue><ssdm name="add9_i4_48"/></StgValue>
</operation>
</state>

<state id="1459" st_id="1459">

<operation id="7144" st_id="1459" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:353 %add9_i4_48 = dadd i64 %add9_i4_47, i64 %mul6_i4_48

]]></Node>
<StgValue><ssdm name="add9_i4_48"/></StgValue>
</operation>
</state>

<state id="1460" st_id="1460">

<operation id="7145" st_id="1460" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:353 %add9_i4_48 = dadd i64 %add9_i4_47, i64 %mul6_i4_48

]]></Node>
<StgValue><ssdm name="add9_i4_48"/></StgValue>
</operation>
</state>

<state id="1461" st_id="1461">

<operation id="7146" st_id="1461" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:353 %add9_i4_48 = dadd i64 %add9_i4_47, i64 %mul6_i4_48

]]></Node>
<StgValue><ssdm name="add9_i4_48"/></StgValue>
</operation>
</state>

<state id="1462" st_id="1462">

<operation id="7147" st_id="1462" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:360 %add9_i4_49 = dadd i64 %add9_i4_48, i64 %mul6_i4_49

]]></Node>
<StgValue><ssdm name="add9_i4_49"/></StgValue>
</operation>
</state>

<state id="1463" st_id="1463">

<operation id="7148" st_id="1463" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:360 %add9_i4_49 = dadd i64 %add9_i4_48, i64 %mul6_i4_49

]]></Node>
<StgValue><ssdm name="add9_i4_49"/></StgValue>
</operation>
</state>

<state id="1464" st_id="1464">

<operation id="7149" st_id="1464" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:360 %add9_i4_49 = dadd i64 %add9_i4_48, i64 %mul6_i4_49

]]></Node>
<StgValue><ssdm name="add9_i4_49"/></StgValue>
</operation>
</state>

<state id="1465" st_id="1465">

<operation id="7150" st_id="1465" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:360 %add9_i4_49 = dadd i64 %add9_i4_48, i64 %mul6_i4_49

]]></Node>
<StgValue><ssdm name="add9_i4_49"/></StgValue>
</operation>
</state>

<state id="1466" st_id="1466">

<operation id="7151" st_id="1466" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:360 %add9_i4_49 = dadd i64 %add9_i4_48, i64 %mul6_i4_49

]]></Node>
<StgValue><ssdm name="add9_i4_49"/></StgValue>
</operation>
</state>

<state id="1467" st_id="1467">

<operation id="7152" st_id="1467" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:367 %add9_i4_50 = dadd i64 %add9_i4_49, i64 %mul6_i4_50

]]></Node>
<StgValue><ssdm name="add9_i4_50"/></StgValue>
</operation>
</state>

<state id="1468" st_id="1468">

<operation id="7153" st_id="1468" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:367 %add9_i4_50 = dadd i64 %add9_i4_49, i64 %mul6_i4_50

]]></Node>
<StgValue><ssdm name="add9_i4_50"/></StgValue>
</operation>
</state>

<state id="1469" st_id="1469">

<operation id="7154" st_id="1469" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:367 %add9_i4_50 = dadd i64 %add9_i4_49, i64 %mul6_i4_50

]]></Node>
<StgValue><ssdm name="add9_i4_50"/></StgValue>
</operation>
</state>

<state id="1470" st_id="1470">

<operation id="7155" st_id="1470" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:367 %add9_i4_50 = dadd i64 %add9_i4_49, i64 %mul6_i4_50

]]></Node>
<StgValue><ssdm name="add9_i4_50"/></StgValue>
</operation>
</state>

<state id="1471" st_id="1471">

<operation id="7156" st_id="1471" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:367 %add9_i4_50 = dadd i64 %add9_i4_49, i64 %mul6_i4_50

]]></Node>
<StgValue><ssdm name="add9_i4_50"/></StgValue>
</operation>
</state>

<state id="1472" st_id="1472">

<operation id="7157" st_id="1472" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:374 %add9_i4_51 = dadd i64 %add9_i4_50, i64 %mul6_i4_51

]]></Node>
<StgValue><ssdm name="add9_i4_51"/></StgValue>
</operation>
</state>

<state id="1473" st_id="1473">

<operation id="7158" st_id="1473" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:374 %add9_i4_51 = dadd i64 %add9_i4_50, i64 %mul6_i4_51

]]></Node>
<StgValue><ssdm name="add9_i4_51"/></StgValue>
</operation>
</state>

<state id="1474" st_id="1474">

<operation id="7159" st_id="1474" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:374 %add9_i4_51 = dadd i64 %add9_i4_50, i64 %mul6_i4_51

]]></Node>
<StgValue><ssdm name="add9_i4_51"/></StgValue>
</operation>
</state>

<state id="1475" st_id="1475">

<operation id="7160" st_id="1475" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:374 %add9_i4_51 = dadd i64 %add9_i4_50, i64 %mul6_i4_51

]]></Node>
<StgValue><ssdm name="add9_i4_51"/></StgValue>
</operation>
</state>

<state id="1476" st_id="1476">

<operation id="7161" st_id="1476" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:374 %add9_i4_51 = dadd i64 %add9_i4_50, i64 %mul6_i4_51

]]></Node>
<StgValue><ssdm name="add9_i4_51"/></StgValue>
</operation>
</state>

<state id="1477" st_id="1477">

<operation id="7162" st_id="1477" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:381 %add9_i4_52 = dadd i64 %add9_i4_51, i64 %mul6_i4_52

]]></Node>
<StgValue><ssdm name="add9_i4_52"/></StgValue>
</operation>
</state>

<state id="1478" st_id="1478">

<operation id="7163" st_id="1478" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:381 %add9_i4_52 = dadd i64 %add9_i4_51, i64 %mul6_i4_52

]]></Node>
<StgValue><ssdm name="add9_i4_52"/></StgValue>
</operation>
</state>

<state id="1479" st_id="1479">

<operation id="7164" st_id="1479" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:381 %add9_i4_52 = dadd i64 %add9_i4_51, i64 %mul6_i4_52

]]></Node>
<StgValue><ssdm name="add9_i4_52"/></StgValue>
</operation>
</state>

<state id="1480" st_id="1480">

<operation id="7165" st_id="1480" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:381 %add9_i4_52 = dadd i64 %add9_i4_51, i64 %mul6_i4_52

]]></Node>
<StgValue><ssdm name="add9_i4_52"/></StgValue>
</operation>
</state>

<state id="1481" st_id="1481">

<operation id="7166" st_id="1481" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:381 %add9_i4_52 = dadd i64 %add9_i4_51, i64 %mul6_i4_52

]]></Node>
<StgValue><ssdm name="add9_i4_52"/></StgValue>
</operation>
</state>

<state id="1482" st_id="1482">

<operation id="7167" st_id="1482" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:388 %add9_i4_53 = dadd i64 %add9_i4_52, i64 %mul6_i4_53

]]></Node>
<StgValue><ssdm name="add9_i4_53"/></StgValue>
</operation>
</state>

<state id="1483" st_id="1483">

<operation id="7168" st_id="1483" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:388 %add9_i4_53 = dadd i64 %add9_i4_52, i64 %mul6_i4_53

]]></Node>
<StgValue><ssdm name="add9_i4_53"/></StgValue>
</operation>
</state>

<state id="1484" st_id="1484">

<operation id="7169" st_id="1484" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:388 %add9_i4_53 = dadd i64 %add9_i4_52, i64 %mul6_i4_53

]]></Node>
<StgValue><ssdm name="add9_i4_53"/></StgValue>
</operation>
</state>

<state id="1485" st_id="1485">

<operation id="7170" st_id="1485" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:388 %add9_i4_53 = dadd i64 %add9_i4_52, i64 %mul6_i4_53

]]></Node>
<StgValue><ssdm name="add9_i4_53"/></StgValue>
</operation>
</state>

<state id="1486" st_id="1486">

<operation id="7171" st_id="1486" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:388 %add9_i4_53 = dadd i64 %add9_i4_52, i64 %mul6_i4_53

]]></Node>
<StgValue><ssdm name="add9_i4_53"/></StgValue>
</operation>
</state>

<state id="1487" st_id="1487">

<operation id="7172" st_id="1487" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:395 %add9_i4_54 = dadd i64 %add9_i4_53, i64 %mul6_i4_54

]]></Node>
<StgValue><ssdm name="add9_i4_54"/></StgValue>
</operation>
</state>

<state id="1488" st_id="1488">

<operation id="7173" st_id="1488" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:395 %add9_i4_54 = dadd i64 %add9_i4_53, i64 %mul6_i4_54

]]></Node>
<StgValue><ssdm name="add9_i4_54"/></StgValue>
</operation>
</state>

<state id="1489" st_id="1489">

<operation id="7174" st_id="1489" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:395 %add9_i4_54 = dadd i64 %add9_i4_53, i64 %mul6_i4_54

]]></Node>
<StgValue><ssdm name="add9_i4_54"/></StgValue>
</operation>
</state>

<state id="1490" st_id="1490">

<operation id="7175" st_id="1490" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:395 %add9_i4_54 = dadd i64 %add9_i4_53, i64 %mul6_i4_54

]]></Node>
<StgValue><ssdm name="add9_i4_54"/></StgValue>
</operation>
</state>

<state id="1491" st_id="1491">

<operation id="7176" st_id="1491" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:395 %add9_i4_54 = dadd i64 %add9_i4_53, i64 %mul6_i4_54

]]></Node>
<StgValue><ssdm name="add9_i4_54"/></StgValue>
</operation>
</state>

<state id="1492" st_id="1492">

<operation id="7177" st_id="1492" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:402 %add9_i4_55 = dadd i64 %add9_i4_54, i64 %mul6_i4_55

]]></Node>
<StgValue><ssdm name="add9_i4_55"/></StgValue>
</operation>
</state>

<state id="1493" st_id="1493">

<operation id="7178" st_id="1493" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:402 %add9_i4_55 = dadd i64 %add9_i4_54, i64 %mul6_i4_55

]]></Node>
<StgValue><ssdm name="add9_i4_55"/></StgValue>
</operation>
</state>

<state id="1494" st_id="1494">

<operation id="7179" st_id="1494" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:402 %add9_i4_55 = dadd i64 %add9_i4_54, i64 %mul6_i4_55

]]></Node>
<StgValue><ssdm name="add9_i4_55"/></StgValue>
</operation>
</state>

<state id="1495" st_id="1495">

<operation id="7180" st_id="1495" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:402 %add9_i4_55 = dadd i64 %add9_i4_54, i64 %mul6_i4_55

]]></Node>
<StgValue><ssdm name="add9_i4_55"/></StgValue>
</operation>
</state>

<state id="1496" st_id="1496">

<operation id="7181" st_id="1496" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:402 %add9_i4_55 = dadd i64 %add9_i4_54, i64 %mul6_i4_55

]]></Node>
<StgValue><ssdm name="add9_i4_55"/></StgValue>
</operation>
</state>

<state id="1497" st_id="1497">

<operation id="7182" st_id="1497" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:409 %add9_i4_56 = dadd i64 %add9_i4_55, i64 %mul6_i4_56

]]></Node>
<StgValue><ssdm name="add9_i4_56"/></StgValue>
</operation>
</state>

<state id="1498" st_id="1498">

<operation id="7183" st_id="1498" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:409 %add9_i4_56 = dadd i64 %add9_i4_55, i64 %mul6_i4_56

]]></Node>
<StgValue><ssdm name="add9_i4_56"/></StgValue>
</operation>
</state>

<state id="1499" st_id="1499">

<operation id="7184" st_id="1499" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:409 %add9_i4_56 = dadd i64 %add9_i4_55, i64 %mul6_i4_56

]]></Node>
<StgValue><ssdm name="add9_i4_56"/></StgValue>
</operation>
</state>

<state id="1500" st_id="1500">

<operation id="7185" st_id="1500" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:409 %add9_i4_56 = dadd i64 %add9_i4_55, i64 %mul6_i4_56

]]></Node>
<StgValue><ssdm name="add9_i4_56"/></StgValue>
</operation>
</state>

<state id="1501" st_id="1501">

<operation id="7186" st_id="1501" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:409 %add9_i4_56 = dadd i64 %add9_i4_55, i64 %mul6_i4_56

]]></Node>
<StgValue><ssdm name="add9_i4_56"/></StgValue>
</operation>
</state>

<state id="1502" st_id="1502">

<operation id="7187" st_id="1502" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:416 %add9_i4_57 = dadd i64 %add9_i4_56, i64 %mul6_i4_57

]]></Node>
<StgValue><ssdm name="add9_i4_57"/></StgValue>
</operation>
</state>

<state id="1503" st_id="1503">

<operation id="7188" st_id="1503" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:416 %add9_i4_57 = dadd i64 %add9_i4_56, i64 %mul6_i4_57

]]></Node>
<StgValue><ssdm name="add9_i4_57"/></StgValue>
</operation>
</state>

<state id="1504" st_id="1504">

<operation id="7189" st_id="1504" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:416 %add9_i4_57 = dadd i64 %add9_i4_56, i64 %mul6_i4_57

]]></Node>
<StgValue><ssdm name="add9_i4_57"/></StgValue>
</operation>
</state>

<state id="1505" st_id="1505">

<operation id="7190" st_id="1505" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:416 %add9_i4_57 = dadd i64 %add9_i4_56, i64 %mul6_i4_57

]]></Node>
<StgValue><ssdm name="add9_i4_57"/></StgValue>
</operation>
</state>

<state id="1506" st_id="1506">

<operation id="7191" st_id="1506" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:416 %add9_i4_57 = dadd i64 %add9_i4_56, i64 %mul6_i4_57

]]></Node>
<StgValue><ssdm name="add9_i4_57"/></StgValue>
</operation>
</state>

<state id="1507" st_id="1507">

<operation id="7192" st_id="1507" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:423 %add9_i4_58 = dadd i64 %add9_i4_57, i64 %mul6_i4_58

]]></Node>
<StgValue><ssdm name="add9_i4_58"/></StgValue>
</operation>
</state>

<state id="1508" st_id="1508">

<operation id="7193" st_id="1508" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:423 %add9_i4_58 = dadd i64 %add9_i4_57, i64 %mul6_i4_58

]]></Node>
<StgValue><ssdm name="add9_i4_58"/></StgValue>
</operation>
</state>

<state id="1509" st_id="1509">

<operation id="7194" st_id="1509" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:423 %add9_i4_58 = dadd i64 %add9_i4_57, i64 %mul6_i4_58

]]></Node>
<StgValue><ssdm name="add9_i4_58"/></StgValue>
</operation>
</state>

<state id="1510" st_id="1510">

<operation id="7195" st_id="1510" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:423 %add9_i4_58 = dadd i64 %add9_i4_57, i64 %mul6_i4_58

]]></Node>
<StgValue><ssdm name="add9_i4_58"/></StgValue>
</operation>
</state>

<state id="1511" st_id="1511">

<operation id="7196" st_id="1511" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:423 %add9_i4_58 = dadd i64 %add9_i4_57, i64 %mul6_i4_58

]]></Node>
<StgValue><ssdm name="add9_i4_58"/></StgValue>
</operation>
</state>

<state id="1512" st_id="1512">

<operation id="7197" st_id="1512" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:430 %add9_i4_59 = dadd i64 %add9_i4_58, i64 %mul6_i4_59

]]></Node>
<StgValue><ssdm name="add9_i4_59"/></StgValue>
</operation>
</state>

<state id="1513" st_id="1513">

<operation id="7198" st_id="1513" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:430 %add9_i4_59 = dadd i64 %add9_i4_58, i64 %mul6_i4_59

]]></Node>
<StgValue><ssdm name="add9_i4_59"/></StgValue>
</operation>
</state>

<state id="1514" st_id="1514">

<operation id="7199" st_id="1514" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:430 %add9_i4_59 = dadd i64 %add9_i4_58, i64 %mul6_i4_59

]]></Node>
<StgValue><ssdm name="add9_i4_59"/></StgValue>
</operation>
</state>

<state id="1515" st_id="1515">

<operation id="7200" st_id="1515" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:430 %add9_i4_59 = dadd i64 %add9_i4_58, i64 %mul6_i4_59

]]></Node>
<StgValue><ssdm name="add9_i4_59"/></StgValue>
</operation>
</state>

<state id="1516" st_id="1516">

<operation id="7201" st_id="1516" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:430 %add9_i4_59 = dadd i64 %add9_i4_58, i64 %mul6_i4_59

]]></Node>
<StgValue><ssdm name="add9_i4_59"/></StgValue>
</operation>
</state>

<state id="1517" st_id="1517">

<operation id="7202" st_id="1517" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:437 %add9_i4_60 = dadd i64 %add9_i4_59, i64 %mul6_i4_60

]]></Node>
<StgValue><ssdm name="add9_i4_60"/></StgValue>
</operation>
</state>

<state id="1518" st_id="1518">

<operation id="7203" st_id="1518" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:437 %add9_i4_60 = dadd i64 %add9_i4_59, i64 %mul6_i4_60

]]></Node>
<StgValue><ssdm name="add9_i4_60"/></StgValue>
</operation>
</state>

<state id="1519" st_id="1519">

<operation id="7204" st_id="1519" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:437 %add9_i4_60 = dadd i64 %add9_i4_59, i64 %mul6_i4_60

]]></Node>
<StgValue><ssdm name="add9_i4_60"/></StgValue>
</operation>
</state>

<state id="1520" st_id="1520">

<operation id="7205" st_id="1520" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:437 %add9_i4_60 = dadd i64 %add9_i4_59, i64 %mul6_i4_60

]]></Node>
<StgValue><ssdm name="add9_i4_60"/></StgValue>
</operation>
</state>

<state id="1521" st_id="1521">

<operation id="7206" st_id="1521" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:437 %add9_i4_60 = dadd i64 %add9_i4_59, i64 %mul6_i4_60

]]></Node>
<StgValue><ssdm name="add9_i4_60"/></StgValue>
</operation>
</state>

<state id="1522" st_id="1522">

<operation id="7207" st_id="1522" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:444 %add9_i4_61 = dadd i64 %add9_i4_60, i64 %mul6_i4_61

]]></Node>
<StgValue><ssdm name="add9_i4_61"/></StgValue>
</operation>
</state>

<state id="1523" st_id="1523">

<operation id="7208" st_id="1523" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:444 %add9_i4_61 = dadd i64 %add9_i4_60, i64 %mul6_i4_61

]]></Node>
<StgValue><ssdm name="add9_i4_61"/></StgValue>
</operation>
</state>

<state id="1524" st_id="1524">

<operation id="7209" st_id="1524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="64" op_0_bw="7">
<![CDATA[
.split46:0 %i_25_cast44 = zext i7 %i_25

]]></Node>
<StgValue><ssdm name="i_25_cast44"/></StgValue>
</operation>

<operation id="7210" st_id="1524" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:444 %add9_i4_61 = dadd i64 %add9_i4_60, i64 %mul6_i4_61

]]></Node>
<StgValue><ssdm name="add9_i4_61"/></StgValue>
</operation>

<operation id="7211" st_id="1524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:452 %dactivations1_addr_1 = getelementptr i64 %dactivations1, i64 0, i64 %i_25_cast44

]]></Node>
<StgValue><ssdm name="dactivations1_addr_1"/></StgValue>
</operation>

<operation id="7212" st_id="1524" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2796" bw="64" op_0_bw="6">
<![CDATA[
.split46:453 %dactivations1_load = load i6 %dactivations1_addr_1

]]></Node>
<StgValue><ssdm name="dactivations1_load"/></StgValue>
</operation>
</state>

<state id="1525" st_id="1525">

<operation id="7213" st_id="1525" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:444 %add9_i4_61 = dadd i64 %add9_i4_60, i64 %mul6_i4_61

]]></Node>
<StgValue><ssdm name="add9_i4_61"/></StgValue>
</operation>

<operation id="7214" st_id="1525" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2796" bw="64" op_0_bw="6">
<![CDATA[
.split46:453 %dactivations1_load = load i6 %dactivations1_addr_1

]]></Node>
<StgValue><ssdm name="dactivations1_load"/></StgValue>
</operation>
</state>

<state id="1526" st_id="1526">

<operation id="7215" st_id="1526" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:444 %add9_i4_61 = dadd i64 %add9_i4_60, i64 %mul6_i4_61

]]></Node>
<StgValue><ssdm name="add9_i4_61"/></StgValue>
</operation>
</state>

<state id="1527" st_id="1527">

<operation id="7216" st_id="1527" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:451 %add9_i4_62 = dadd i64 %add9_i4_61, i64 %mul6_i4_62

]]></Node>
<StgValue><ssdm name="add9_i4_62"/></StgValue>
</operation>
</state>

<state id="1528" st_id="1528">

<operation id="7217" st_id="1528" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:451 %add9_i4_62 = dadd i64 %add9_i4_61, i64 %mul6_i4_62

]]></Node>
<StgValue><ssdm name="add9_i4_62"/></StgValue>
</operation>
</state>

<state id="1529" st_id="1529">

<operation id="7218" st_id="1529" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:451 %add9_i4_62 = dadd i64 %add9_i4_61, i64 %mul6_i4_62

]]></Node>
<StgValue><ssdm name="add9_i4_62"/></StgValue>
</operation>
</state>

<state id="1530" st_id="1530">

<operation id="7219" st_id="1530" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:451 %add9_i4_62 = dadd i64 %add9_i4_61, i64 %mul6_i4_62

]]></Node>
<StgValue><ssdm name="add9_i4_62"/></StgValue>
</operation>
</state>

<state id="1531" st_id="1531">

<operation id="7220" st_id="1531" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:451 %add9_i4_62 = dadd i64 %add9_i4_61, i64 %mul6_i4_62

]]></Node>
<StgValue><ssdm name="add9_i4_62"/></StgValue>
</operation>
</state>

<state id="1532" st_id="1532">

<operation id="7221" st_id="1532" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:454 %mul14_i1 = dmul i64 %add9_i4_62, i64 %dactivations1_load

]]></Node>
<StgValue><ssdm name="mul14_i1"/></StgValue>
</operation>
</state>

<state id="1533" st_id="1533">

<operation id="7222" st_id="1533" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:454 %mul14_i1 = dmul i64 %add9_i4_62, i64 %dactivations1_load

]]></Node>
<StgValue><ssdm name="mul14_i1"/></StgValue>
</operation>
</state>

<state id="1534" st_id="1534">

<operation id="7223" st_id="1534" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:454 %mul14_i1 = dmul i64 %add9_i4_62, i64 %dactivations1_load

]]></Node>
<StgValue><ssdm name="mul14_i1"/></StgValue>
</operation>
</state>

<state id="1535" st_id="1535">

<operation id="7224" st_id="1535" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:454 %mul14_i1 = dmul i64 %add9_i4_62, i64 %dactivations1_load

]]></Node>
<StgValue><ssdm name="mul14_i1"/></StgValue>
</operation>
</state>

<state id="1536" st_id="1536">

<operation id="7225" st_id="1536" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:454 %mul14_i1 = dmul i64 %add9_i4_62, i64 %dactivations1_load

]]></Node>
<StgValue><ssdm name="mul14_i1"/></StgValue>
</operation>
</state>

<state id="1537" st_id="1537">

<operation id="7226" st_id="1537" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split46:454 %mul14_i1 = dmul i64 %add9_i4_62, i64 %dactivations1_load

]]></Node>
<StgValue><ssdm name="mul14_i1"/></StgValue>
</operation>
</state>

<state id="1538" st_id="1538">

<operation id="7227" st_id="1538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split46:1 %specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln125"/></StgValue>
</operation>

<operation id="7228" st_id="1538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:2 %oracle_activations1_addr = getelementptr i64 %oracle_activations1, i64 0, i64 %i_25_cast44

]]></Node>
<StgValue><ssdm name="oracle_activations1_addr"/></StgValue>
</operation>

<operation id="7229" st_id="1538" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2798" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
.split46:455 %store_ln131 = store i64 %mul14_i1, i6 %oracle_activations1_addr

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="7230" st_id="1538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2799" bw="0" op_0_bw="0">
<![CDATA[
.split46:456 %br_ln0 = br void %get_delta_matrix_weights2.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="1539" st_id="1539">

<operation id="7231" st_id="1539" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:0 %oracle_activations1_load = load i6 %oracle_activations1_addr_1

]]></Node>
<StgValue><ssdm name="oracle_activations1_load"/></StgValue>
</operation>

<operation id="7232" st_id="1539" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:1 %oracle_activations1_load_1 = load i6 %oracle_activations1_addr_2

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_1"/></StgValue>
</operation>
</state>

<state id="1540" st_id="1540">

<operation id="7233" st_id="1540" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:0 %oracle_activations1_load = load i6 %oracle_activations1_addr_1

]]></Node>
<StgValue><ssdm name="oracle_activations1_load"/></StgValue>
</operation>

<operation id="7234" st_id="1540" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:1 %oracle_activations1_load_1 = load i6 %oracle_activations1_addr_2

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_1"/></StgValue>
</operation>

<operation id="7235" st_id="1540" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:2 %oracle_activations1_load_2 = load i6 %oracle_activations1_addr_3

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_2"/></StgValue>
</operation>

<operation id="7236" st_id="1540" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:3 %oracle_activations1_load_3 = load i6 %oracle_activations1_addr_4

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_3"/></StgValue>
</operation>
</state>

<state id="1541" st_id="1541">

<operation id="7237" st_id="1541" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:2 %oracle_activations1_load_2 = load i6 %oracle_activations1_addr_3

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_2"/></StgValue>
</operation>

<operation id="7238" st_id="1541" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:3 %oracle_activations1_load_3 = load i6 %oracle_activations1_addr_4

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_3"/></StgValue>
</operation>

<operation id="7239" st_id="1541" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:4 %oracle_activations1_load_4 = load i6 %oracle_activations1_addr_5

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_4"/></StgValue>
</operation>

<operation id="7240" st_id="1541" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:5 %oracle_activations1_load_5 = load i6 %oracle_activations1_addr_6

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_5"/></StgValue>
</operation>
</state>

<state id="1542" st_id="1542">

<operation id="7241" st_id="1542" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:4 %oracle_activations1_load_4 = load i6 %oracle_activations1_addr_5

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_4"/></StgValue>
</operation>

<operation id="7242" st_id="1542" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:5 %oracle_activations1_load_5 = load i6 %oracle_activations1_addr_6

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_5"/></StgValue>
</operation>

<operation id="7243" st_id="1542" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:6 %oracle_activations1_load_6 = load i6 %oracle_activations1_addr_7

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_6"/></StgValue>
</operation>

<operation id="7244" st_id="1542" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:7 %oracle_activations1_load_7 = load i6 %oracle_activations1_addr_8

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_7"/></StgValue>
</operation>
</state>

<state id="1543" st_id="1543">

<operation id="7245" st_id="1543" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:6 %oracle_activations1_load_6 = load i6 %oracle_activations1_addr_7

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_6"/></StgValue>
</operation>

<operation id="7246" st_id="1543" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:7 %oracle_activations1_load_7 = load i6 %oracle_activations1_addr_8

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_7"/></StgValue>
</operation>

<operation id="7247" st_id="1543" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:8 %oracle_activations1_load_8 = load i6 %oracle_activations1_addr_9

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_8"/></StgValue>
</operation>

<operation id="7248" st_id="1543" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:9 %oracle_activations1_load_9 = load i6 %oracle_activations1_addr_10

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_9"/></StgValue>
</operation>
</state>

<state id="1544" st_id="1544">

<operation id="7249" st_id="1544" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:8 %oracle_activations1_load_8 = load i6 %oracle_activations1_addr_9

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_8"/></StgValue>
</operation>

<operation id="7250" st_id="1544" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:9 %oracle_activations1_load_9 = load i6 %oracle_activations1_addr_10

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_9"/></StgValue>
</operation>

<operation id="7251" st_id="1544" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:10 %oracle_activations1_load_10 = load i6 %oracle_activations1_addr_11

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_10"/></StgValue>
</operation>

<operation id="7252" st_id="1544" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:11 %oracle_activations1_load_11 = load i6 %oracle_activations1_addr_12

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_11"/></StgValue>
</operation>
</state>

<state id="1545" st_id="1545">

<operation id="7253" st_id="1545" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:10 %oracle_activations1_load_10 = load i6 %oracle_activations1_addr_11

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_10"/></StgValue>
</operation>

<operation id="7254" st_id="1545" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:11 %oracle_activations1_load_11 = load i6 %oracle_activations1_addr_12

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_11"/></StgValue>
</operation>

<operation id="7255" st_id="1545" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:12 %oracle_activations1_load_12 = load i6 %oracle_activations1_addr_13

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_12"/></StgValue>
</operation>

<operation id="7256" st_id="1545" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:13 %oracle_activations1_load_13 = load i6 %oracle_activations1_addr_14

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_13"/></StgValue>
</operation>
</state>

<state id="1546" st_id="1546">

<operation id="7257" st_id="1546" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:12 %oracle_activations1_load_12 = load i6 %oracle_activations1_addr_13

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_12"/></StgValue>
</operation>

<operation id="7258" st_id="1546" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:13 %oracle_activations1_load_13 = load i6 %oracle_activations1_addr_14

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_13"/></StgValue>
</operation>

<operation id="7259" st_id="1546" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:14 %oracle_activations1_load_14 = load i6 %oracle_activations1_addr_15

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_14"/></StgValue>
</operation>

<operation id="7260" st_id="1546" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:15 %oracle_activations1_load_15 = load i6 %oracle_activations1_addr_16

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_15"/></StgValue>
</operation>
</state>

<state id="1547" st_id="1547">

<operation id="7261" st_id="1547" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:14 %oracle_activations1_load_14 = load i6 %oracle_activations1_addr_15

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_14"/></StgValue>
</operation>

<operation id="7262" st_id="1547" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:15 %oracle_activations1_load_15 = load i6 %oracle_activations1_addr_16

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_15"/></StgValue>
</operation>

<operation id="7263" st_id="1547" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:16 %oracle_activations1_load_16 = load i6 %oracle_activations1_addr_17

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_16"/></StgValue>
</operation>

<operation id="7264" st_id="1547" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:17 %oracle_activations1_load_17 = load i6 %oracle_activations1_addr_18

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_17"/></StgValue>
</operation>
</state>

<state id="1548" st_id="1548">

<operation id="7265" st_id="1548" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:16 %oracle_activations1_load_16 = load i6 %oracle_activations1_addr_17

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_16"/></StgValue>
</operation>

<operation id="7266" st_id="1548" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:17 %oracle_activations1_load_17 = load i6 %oracle_activations1_addr_18

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_17"/></StgValue>
</operation>

<operation id="7267" st_id="1548" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:18 %oracle_activations1_load_18 = load i6 %oracle_activations1_addr_19

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_18"/></StgValue>
</operation>

<operation id="7268" st_id="1548" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:19 %oracle_activations1_load_19 = load i6 %oracle_activations1_addr_20

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_19"/></StgValue>
</operation>
</state>

<state id="1549" st_id="1549">

<operation id="7269" st_id="1549" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:18 %oracle_activations1_load_18 = load i6 %oracle_activations1_addr_19

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_18"/></StgValue>
</operation>

<operation id="7270" st_id="1549" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:19 %oracle_activations1_load_19 = load i6 %oracle_activations1_addr_20

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_19"/></StgValue>
</operation>

<operation id="7271" st_id="1549" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:20 %oracle_activations1_load_20 = load i6 %oracle_activations1_addr_21

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_20"/></StgValue>
</operation>

<operation id="7272" st_id="1549" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:21 %oracle_activations1_load_21 = load i6 %oracle_activations1_addr_22

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_21"/></StgValue>
</operation>
</state>

<state id="1550" st_id="1550">

<operation id="7273" st_id="1550" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:20 %oracle_activations1_load_20 = load i6 %oracle_activations1_addr_21

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_20"/></StgValue>
</operation>

<operation id="7274" st_id="1550" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:21 %oracle_activations1_load_21 = load i6 %oracle_activations1_addr_22

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_21"/></StgValue>
</operation>

<operation id="7275" st_id="1550" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:22 %oracle_activations1_load_22 = load i6 %oracle_activations1_addr_23

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_22"/></StgValue>
</operation>

<operation id="7276" st_id="1550" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:23 %oracle_activations1_load_23 = load i6 %oracle_activations1_addr_24

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_23"/></StgValue>
</operation>
</state>

<state id="1551" st_id="1551">

<operation id="7277" st_id="1551" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:22 %oracle_activations1_load_22 = load i6 %oracle_activations1_addr_23

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_22"/></StgValue>
</operation>

<operation id="7278" st_id="1551" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:23 %oracle_activations1_load_23 = load i6 %oracle_activations1_addr_24

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_23"/></StgValue>
</operation>

<operation id="7279" st_id="1551" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:24 %oracle_activations1_load_24 = load i6 %oracle_activations1_addr_25

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_24"/></StgValue>
</operation>

<operation id="7280" st_id="1551" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:25 %oracle_activations1_load_25 = load i6 %oracle_activations1_addr_26

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_25"/></StgValue>
</operation>
</state>

<state id="1552" st_id="1552">

<operation id="7281" st_id="1552" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:24 %oracle_activations1_load_24 = load i6 %oracle_activations1_addr_25

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_24"/></StgValue>
</operation>

<operation id="7282" st_id="1552" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:25 %oracle_activations1_load_25 = load i6 %oracle_activations1_addr_26

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_25"/></StgValue>
</operation>

<operation id="7283" st_id="1552" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:26 %oracle_activations1_load_26 = load i6 %oracle_activations1_addr_27

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_26"/></StgValue>
</operation>

<operation id="7284" st_id="1552" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:27 %oracle_activations1_load_27 = load i6 %oracle_activations1_addr_28

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_27"/></StgValue>
</operation>
</state>

<state id="1553" st_id="1553">

<operation id="7285" st_id="1553" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:26 %oracle_activations1_load_26 = load i6 %oracle_activations1_addr_27

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_26"/></StgValue>
</operation>

<operation id="7286" st_id="1553" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:27 %oracle_activations1_load_27 = load i6 %oracle_activations1_addr_28

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_27"/></StgValue>
</operation>

<operation id="7287" st_id="1553" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:28 %oracle_activations1_load_28 = load i6 %oracle_activations1_addr_29

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_28"/></StgValue>
</operation>

<operation id="7288" st_id="1553" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:29 %oracle_activations1_load_29 = load i6 %oracle_activations1_addr_30

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_29"/></StgValue>
</operation>
</state>

<state id="1554" st_id="1554">

<operation id="7289" st_id="1554" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:28 %oracle_activations1_load_28 = load i6 %oracle_activations1_addr_29

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_28"/></StgValue>
</operation>

<operation id="7290" st_id="1554" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:29 %oracle_activations1_load_29 = load i6 %oracle_activations1_addr_30

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_29"/></StgValue>
</operation>

<operation id="7291" st_id="1554" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:30 %oracle_activations1_load_30 = load i6 %oracle_activations1_addr_31

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_30"/></StgValue>
</operation>

<operation id="7292" st_id="1554" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:31 %oracle_activations1_load_31 = load i6 %oracle_activations1_addr_32

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_31"/></StgValue>
</operation>
</state>

<state id="1555" st_id="1555">

<operation id="7293" st_id="1555" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:30 %oracle_activations1_load_30 = load i6 %oracle_activations1_addr_31

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_30"/></StgValue>
</operation>

<operation id="7294" st_id="1555" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:31 %oracle_activations1_load_31 = load i6 %oracle_activations1_addr_32

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_31"/></StgValue>
</operation>

<operation id="7295" st_id="1555" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:32 %oracle_activations1_load_32 = load i6 %oracle_activations1_addr_33

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_32"/></StgValue>
</operation>

<operation id="7296" st_id="1555" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:33 %oracle_activations1_load_33 = load i6 %oracle_activations1_addr_34

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_33"/></StgValue>
</operation>
</state>

<state id="1556" st_id="1556">

<operation id="7297" st_id="1556" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:32 %oracle_activations1_load_32 = load i6 %oracle_activations1_addr_33

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_32"/></StgValue>
</operation>

<operation id="7298" st_id="1556" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:33 %oracle_activations1_load_33 = load i6 %oracle_activations1_addr_34

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_33"/></StgValue>
</operation>

<operation id="7299" st_id="1556" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:34 %oracle_activations1_load_34 = load i6 %oracle_activations1_addr_35

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_34"/></StgValue>
</operation>

<operation id="7300" st_id="1556" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:35 %oracle_activations1_load_35 = load i6 %oracle_activations1_addr_36

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_35"/></StgValue>
</operation>
</state>

<state id="1557" st_id="1557">

<operation id="7301" st_id="1557" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:34 %oracle_activations1_load_34 = load i6 %oracle_activations1_addr_35

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_34"/></StgValue>
</operation>

<operation id="7302" st_id="1557" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:35 %oracle_activations1_load_35 = load i6 %oracle_activations1_addr_36

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_35"/></StgValue>
</operation>

<operation id="7303" st_id="1557" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:36 %oracle_activations1_load_36 = load i6 %oracle_activations1_addr_37

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_36"/></StgValue>
</operation>

<operation id="7304" st_id="1557" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:37 %oracle_activations1_load_37 = load i6 %oracle_activations1_addr_38

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_37"/></StgValue>
</operation>
</state>

<state id="1558" st_id="1558">

<operation id="7305" st_id="1558" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:36 %oracle_activations1_load_36 = load i6 %oracle_activations1_addr_37

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_36"/></StgValue>
</operation>

<operation id="7306" st_id="1558" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:37 %oracle_activations1_load_37 = load i6 %oracle_activations1_addr_38

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_37"/></StgValue>
</operation>

<operation id="7307" st_id="1558" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:38 %oracle_activations1_load_38 = load i6 %oracle_activations1_addr_39

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_38"/></StgValue>
</operation>

<operation id="7308" st_id="1558" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:39 %oracle_activations1_load_39 = load i6 %oracle_activations1_addr_40

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_39"/></StgValue>
</operation>
</state>

<state id="1559" st_id="1559">

<operation id="7309" st_id="1559" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:38 %oracle_activations1_load_38 = load i6 %oracle_activations1_addr_39

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_38"/></StgValue>
</operation>

<operation id="7310" st_id="1559" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:39 %oracle_activations1_load_39 = load i6 %oracle_activations1_addr_40

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_39"/></StgValue>
</operation>

<operation id="7311" st_id="1559" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:40 %oracle_activations1_load_40 = load i6 %oracle_activations1_addr_41

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_40"/></StgValue>
</operation>

<operation id="7312" st_id="1559" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:41 %oracle_activations1_load_41 = load i6 %oracle_activations1_addr_42

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_41"/></StgValue>
</operation>
</state>

<state id="1560" st_id="1560">

<operation id="7313" st_id="1560" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:40 %oracle_activations1_load_40 = load i6 %oracle_activations1_addr_41

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_40"/></StgValue>
</operation>

<operation id="7314" st_id="1560" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:41 %oracle_activations1_load_41 = load i6 %oracle_activations1_addr_42

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_41"/></StgValue>
</operation>

<operation id="7315" st_id="1560" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:42 %oracle_activations1_load_42 = load i6 %oracle_activations1_addr_43

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_42"/></StgValue>
</operation>

<operation id="7316" st_id="1560" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:43 %oracle_activations1_load_43 = load i6 %oracle_activations1_addr_44

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_43"/></StgValue>
</operation>
</state>

<state id="1561" st_id="1561">

<operation id="7317" st_id="1561" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:42 %oracle_activations1_load_42 = load i6 %oracle_activations1_addr_43

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_42"/></StgValue>
</operation>

<operation id="7318" st_id="1561" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:43 %oracle_activations1_load_43 = load i6 %oracle_activations1_addr_44

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_43"/></StgValue>
</operation>

<operation id="7319" st_id="1561" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:44 %oracle_activations1_load_44 = load i6 %oracle_activations1_addr_45

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_44"/></StgValue>
</operation>

<operation id="7320" st_id="1561" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:45 %oracle_activations1_load_45 = load i6 %oracle_activations1_addr_46

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_45"/></StgValue>
</operation>
</state>

<state id="1562" st_id="1562">

<operation id="7321" st_id="1562" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:44 %oracle_activations1_load_44 = load i6 %oracle_activations1_addr_45

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_44"/></StgValue>
</operation>

<operation id="7322" st_id="1562" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:45 %oracle_activations1_load_45 = load i6 %oracle_activations1_addr_46

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_45"/></StgValue>
</operation>

<operation id="7323" st_id="1562" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:46 %oracle_activations1_load_46 = load i6 %oracle_activations1_addr_47

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_46"/></StgValue>
</operation>

<operation id="7324" st_id="1562" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:47 %oracle_activations1_load_47 = load i6 %oracle_activations1_addr_48

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_47"/></StgValue>
</operation>
</state>

<state id="1563" st_id="1563">

<operation id="7325" st_id="1563" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:46 %oracle_activations1_load_46 = load i6 %oracle_activations1_addr_47

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_46"/></StgValue>
</operation>

<operation id="7326" st_id="1563" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:47 %oracle_activations1_load_47 = load i6 %oracle_activations1_addr_48

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_47"/></StgValue>
</operation>

<operation id="7327" st_id="1563" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:48 %oracle_activations1_load_48 = load i6 %oracle_activations1_addr_49

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_48"/></StgValue>
</operation>

<operation id="7328" st_id="1563" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:49 %oracle_activations1_load_49 = load i6 %oracle_activations1_addr_50

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_49"/></StgValue>
</operation>
</state>

<state id="1564" st_id="1564">

<operation id="7329" st_id="1564" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:48 %oracle_activations1_load_48 = load i6 %oracle_activations1_addr_49

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_48"/></StgValue>
</operation>

<operation id="7330" st_id="1564" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:49 %oracle_activations1_load_49 = load i6 %oracle_activations1_addr_50

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_49"/></StgValue>
</operation>

<operation id="7331" st_id="1564" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:50 %oracle_activations1_load_50 = load i6 %oracle_activations1_addr_51

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_50"/></StgValue>
</operation>

<operation id="7332" st_id="1564" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:51 %oracle_activations1_load_51 = load i6 %oracle_activations1_addr_52

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_51"/></StgValue>
</operation>
</state>

<state id="1565" st_id="1565">

<operation id="7333" st_id="1565" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:50 %oracle_activations1_load_50 = load i6 %oracle_activations1_addr_51

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_50"/></StgValue>
</operation>

<operation id="7334" st_id="1565" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:51 %oracle_activations1_load_51 = load i6 %oracle_activations1_addr_52

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_51"/></StgValue>
</operation>

<operation id="7335" st_id="1565" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:52 %oracle_activations1_load_52 = load i6 %oracle_activations1_addr_53

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_52"/></StgValue>
</operation>

<operation id="7336" st_id="1565" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:53 %oracle_activations1_load_53 = load i6 %oracle_activations1_addr_54

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_53"/></StgValue>
</operation>
</state>

<state id="1566" st_id="1566">

<operation id="7337" st_id="1566" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:52 %oracle_activations1_load_52 = load i6 %oracle_activations1_addr_53

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_52"/></StgValue>
</operation>

<operation id="7338" st_id="1566" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:53 %oracle_activations1_load_53 = load i6 %oracle_activations1_addr_54

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_53"/></StgValue>
</operation>

<operation id="7339" st_id="1566" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:54 %oracle_activations1_load_54 = load i6 %oracle_activations1_addr_55

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_54"/></StgValue>
</operation>

<operation id="7340" st_id="1566" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:55 %oracle_activations1_load_55 = load i6 %oracle_activations1_addr_56

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_55"/></StgValue>
</operation>
</state>

<state id="1567" st_id="1567">

<operation id="7341" st_id="1567" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:54 %oracle_activations1_load_54 = load i6 %oracle_activations1_addr_55

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_54"/></StgValue>
</operation>

<operation id="7342" st_id="1567" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:55 %oracle_activations1_load_55 = load i6 %oracle_activations1_addr_56

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_55"/></StgValue>
</operation>

<operation id="7343" st_id="1567" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:56 %oracle_activations1_load_56 = load i6 %oracle_activations1_addr_57

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_56"/></StgValue>
</operation>

<operation id="7344" st_id="1567" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:57 %oracle_activations1_load_57 = load i6 %oracle_activations1_addr_58

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_57"/></StgValue>
</operation>
</state>

<state id="1568" st_id="1568">

<operation id="7345" st_id="1568" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:56 %oracle_activations1_load_56 = load i6 %oracle_activations1_addr_57

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_56"/></StgValue>
</operation>

<operation id="7346" st_id="1568" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:57 %oracle_activations1_load_57 = load i6 %oracle_activations1_addr_58

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_57"/></StgValue>
</operation>

<operation id="7347" st_id="1568" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:58 %oracle_activations1_load_58 = load i6 %oracle_activations1_addr_59

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_58"/></StgValue>
</operation>

<operation id="7348" st_id="1568" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:59 %oracle_activations1_load_59 = load i6 %oracle_activations1_addr_60

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_59"/></StgValue>
</operation>
</state>

<state id="1569" st_id="1569">

<operation id="7349" st_id="1569" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:58 %oracle_activations1_load_58 = load i6 %oracle_activations1_addr_59

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_58"/></StgValue>
</operation>

<operation id="7350" st_id="1569" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:59 %oracle_activations1_load_59 = load i6 %oracle_activations1_addr_60

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_59"/></StgValue>
</operation>

<operation id="7351" st_id="1569" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:60 %oracle_activations1_load_60 = load i6 %oracle_activations1_addr_61

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_60"/></StgValue>
</operation>

<operation id="7352" st_id="1569" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:61 %oracle_activations1_load_61 = load i6 %oracle_activations1_addr_62

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_61"/></StgValue>
</operation>
</state>

<state id="1570" st_id="1570">

<operation id="7353" st_id="1570" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:60 %oracle_activations1_load_60 = load i6 %oracle_activations1_addr_61

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_60"/></StgValue>
</operation>

<operation id="7354" st_id="1570" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:61 %oracle_activations1_load_61 = load i6 %oracle_activations1_addr_62

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_61"/></StgValue>
</operation>

<operation id="7355" st_id="1570" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:62 %oracle_activations1_load_62 = load i6 %oracle_activations1_addr_63

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_62"/></StgValue>
</operation>

<operation id="7356" st_id="1570" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:63 %oracle_activations1_load_63 = load i6 %oracle_activations1_addr_64

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_63"/></StgValue>
</operation>
</state>

<state id="1571" st_id="1571">

<operation id="7357" st_id="1571" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:62 %oracle_activations1_load_62 = load i6 %oracle_activations1_addr_63

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_62"/></StgValue>
</operation>

<operation id="7358" st_id="1571" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="64" op_0_bw="6">
<![CDATA[
get_oracle_activations1.exit.preheader:63 %oracle_activations1_load_63 = load i6 %oracle_activations1_addr_64

]]></Node>
<StgValue><ssdm name="oracle_activations1_load_63"/></StgValue>
</operation>

<operation id="7359" st_id="1571" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="0" op_0_bw="0">
<![CDATA[
get_oracle_activations1.exit.preheader:64 %br_ln0 = br void %get_oracle_activations1.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="1572" st_id="1572">

<operation id="7360" st_id="1572" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
get_oracle_activations1.exit:0 %i_26 = phi i4 %add_ln139, void %.split50, i4 0, void %get_oracle_activations1.exit.preheader

]]></Node>
<StgValue><ssdm name="i_26"/></StgValue>
</operation>

<operation id="7361" st_id="1572" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
get_oracle_activations1.exit:3 %icmp_ln139 = icmp_eq  i4 %i_26, i4 13

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="7362" st_id="1572" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
get_oracle_activations1.exit:5 %br_ln139 = br i1 %icmp_ln139, void %.split50, void %get_delta_matrix_weights1.exit

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="7363" st_id="1572" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="12" op_0_bw="4">
<![CDATA[
.split50:0 %i_26_cast = zext i4 %i_26

]]></Node>
<StgValue><ssdm name="i_26_cast"/></StgValue>
</operation>

<operation id="7364" st_id="1572" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2876" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split50:2 %arrayidx8_sum211 = add i12 %i_26_cast, i12 %phi_mul1

]]></Node>
<StgValue><ssdm name="arrayidx8_sum211"/></StgValue>
</operation>

<operation id="7365" st_id="1572" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2877" bw="64" op_0_bw="12">
<![CDATA[
.split50:3 %arrayidx8_sum211_cast = zext i12 %arrayidx8_sum211

]]></Node>
<StgValue><ssdm name="arrayidx8_sum211_cast"/></StgValue>
</operation>

<operation id="7366" st_id="1572" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:6 %training_data_addr_1 = getelementptr i64 %training_data, i64 0, i64 %arrayidx8_sum211_cast

]]></Node>
<StgValue><ssdm name="training_data_addr_1"/></StgValue>
</operation>

<operation id="7367" st_id="1572" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="64" op_0_bw="12">
<![CDATA[
.split50:7 %training_data_load_1 = load i12 %training_data_addr_1

]]></Node>
<StgValue><ssdm name="training_data_load_1"/></StgValue>
</operation>
</state>

<state id="1573" st_id="1573">

<operation id="7368" st_id="1573" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="64" op_0_bw="12">
<![CDATA[
.split50:7 %training_data_load_1 = load i12 %training_data_addr_1

]]></Node>
<StgValue><ssdm name="training_data_load_1"/></StgValue>
</operation>
</state>

<state id="1574" st_id="1574">

<operation id="7369" st_id="1574" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="64" op_0_bw="64">
<![CDATA[
.split50:8 %empty_96 = bitcast i64 %training_data_load_1

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="7370" st_id="1574" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:9 %mul_i6 = dmul i64 %empty_96, i64 %oracle_activations1_load

]]></Node>
<StgValue><ssdm name="mul_i6"/></StgValue>
</operation>

<operation id="7371" st_id="1574" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:12 %mul_i6_1 = dmul i64 %empty_96, i64 %oracle_activations1_load_1

]]></Node>
<StgValue><ssdm name="mul_i6_1"/></StgValue>
</operation>
</state>

<state id="1575" st_id="1575">

<operation id="7372" st_id="1575" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:9 %mul_i6 = dmul i64 %empty_96, i64 %oracle_activations1_load

]]></Node>
<StgValue><ssdm name="mul_i6"/></StgValue>
</operation>

<operation id="7373" st_id="1575" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:12 %mul_i6_1 = dmul i64 %empty_96, i64 %oracle_activations1_load_1

]]></Node>
<StgValue><ssdm name="mul_i6_1"/></StgValue>
</operation>

<operation id="7374" st_id="1575" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:17 %mul_i6_2 = dmul i64 %empty_96, i64 %oracle_activations1_load_2

]]></Node>
<StgValue><ssdm name="mul_i6_2"/></StgValue>
</operation>

<operation id="7375" st_id="1575" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:22 %mul_i6_3 = dmul i64 %empty_96, i64 %oracle_activations1_load_3

]]></Node>
<StgValue><ssdm name="mul_i6_3"/></StgValue>
</operation>
</state>

<state id="1576" st_id="1576">

<operation id="7376" st_id="1576" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:9 %mul_i6 = dmul i64 %empty_96, i64 %oracle_activations1_load

]]></Node>
<StgValue><ssdm name="mul_i6"/></StgValue>
</operation>

<operation id="7377" st_id="1576" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:12 %mul_i6_1 = dmul i64 %empty_96, i64 %oracle_activations1_load_1

]]></Node>
<StgValue><ssdm name="mul_i6_1"/></StgValue>
</operation>

<operation id="7378" st_id="1576" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:17 %mul_i6_2 = dmul i64 %empty_96, i64 %oracle_activations1_load_2

]]></Node>
<StgValue><ssdm name="mul_i6_2"/></StgValue>
</operation>

<operation id="7379" st_id="1576" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:22 %mul_i6_3 = dmul i64 %empty_96, i64 %oracle_activations1_load_3

]]></Node>
<StgValue><ssdm name="mul_i6_3"/></StgValue>
</operation>

<operation id="7380" st_id="1576" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:27 %mul_i6_4 = dmul i64 %empty_96, i64 %oracle_activations1_load_4

]]></Node>
<StgValue><ssdm name="mul_i6_4"/></StgValue>
</operation>

<operation id="7381" st_id="1576" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:32 %mul_i6_5 = dmul i64 %empty_96, i64 %oracle_activations1_load_5

]]></Node>
<StgValue><ssdm name="mul_i6_5"/></StgValue>
</operation>
</state>

<state id="1577" st_id="1577">

<operation id="7382" st_id="1577" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:9 %mul_i6 = dmul i64 %empty_96, i64 %oracle_activations1_load

]]></Node>
<StgValue><ssdm name="mul_i6"/></StgValue>
</operation>

<operation id="7383" st_id="1577" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:12 %mul_i6_1 = dmul i64 %empty_96, i64 %oracle_activations1_load_1

]]></Node>
<StgValue><ssdm name="mul_i6_1"/></StgValue>
</operation>

<operation id="7384" st_id="1577" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:17 %mul_i6_2 = dmul i64 %empty_96, i64 %oracle_activations1_load_2

]]></Node>
<StgValue><ssdm name="mul_i6_2"/></StgValue>
</operation>

<operation id="7385" st_id="1577" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:22 %mul_i6_3 = dmul i64 %empty_96, i64 %oracle_activations1_load_3

]]></Node>
<StgValue><ssdm name="mul_i6_3"/></StgValue>
</operation>

<operation id="7386" st_id="1577" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:27 %mul_i6_4 = dmul i64 %empty_96, i64 %oracle_activations1_load_4

]]></Node>
<StgValue><ssdm name="mul_i6_4"/></StgValue>
</operation>

<operation id="7387" st_id="1577" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:32 %mul_i6_5 = dmul i64 %empty_96, i64 %oracle_activations1_load_5

]]></Node>
<StgValue><ssdm name="mul_i6_5"/></StgValue>
</operation>

<operation id="7388" st_id="1577" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:37 %mul_i6_6 = dmul i64 %empty_96, i64 %oracle_activations1_load_6

]]></Node>
<StgValue><ssdm name="mul_i6_6"/></StgValue>
</operation>

<operation id="7389" st_id="1577" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:42 %mul_i6_7 = dmul i64 %empty_96, i64 %oracle_activations1_load_7

]]></Node>
<StgValue><ssdm name="mul_i6_7"/></StgValue>
</operation>
</state>

<state id="1578" st_id="1578">

<operation id="7390" st_id="1578" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:9 %mul_i6 = dmul i64 %empty_96, i64 %oracle_activations1_load

]]></Node>
<StgValue><ssdm name="mul_i6"/></StgValue>
</operation>

<operation id="7391" st_id="1578" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:12 %mul_i6_1 = dmul i64 %empty_96, i64 %oracle_activations1_load_1

]]></Node>
<StgValue><ssdm name="mul_i6_1"/></StgValue>
</operation>

<operation id="7392" st_id="1578" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:17 %mul_i6_2 = dmul i64 %empty_96, i64 %oracle_activations1_load_2

]]></Node>
<StgValue><ssdm name="mul_i6_2"/></StgValue>
</operation>

<operation id="7393" st_id="1578" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:22 %mul_i6_3 = dmul i64 %empty_96, i64 %oracle_activations1_load_3

]]></Node>
<StgValue><ssdm name="mul_i6_3"/></StgValue>
</operation>

<operation id="7394" st_id="1578" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:27 %mul_i6_4 = dmul i64 %empty_96, i64 %oracle_activations1_load_4

]]></Node>
<StgValue><ssdm name="mul_i6_4"/></StgValue>
</operation>

<operation id="7395" st_id="1578" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:32 %mul_i6_5 = dmul i64 %empty_96, i64 %oracle_activations1_load_5

]]></Node>
<StgValue><ssdm name="mul_i6_5"/></StgValue>
</operation>

<operation id="7396" st_id="1578" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:37 %mul_i6_6 = dmul i64 %empty_96, i64 %oracle_activations1_load_6

]]></Node>
<StgValue><ssdm name="mul_i6_6"/></StgValue>
</operation>

<operation id="7397" st_id="1578" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:42 %mul_i6_7 = dmul i64 %empty_96, i64 %oracle_activations1_load_7

]]></Node>
<StgValue><ssdm name="mul_i6_7"/></StgValue>
</operation>

<operation id="7398" st_id="1578" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:47 %mul_i6_8 = dmul i64 %empty_96, i64 %oracle_activations1_load_8

]]></Node>
<StgValue><ssdm name="mul_i6_8"/></StgValue>
</operation>

<operation id="7399" st_id="1578" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:52 %mul_i6_9 = dmul i64 %empty_96, i64 %oracle_activations1_load_9

]]></Node>
<StgValue><ssdm name="mul_i6_9"/></StgValue>
</operation>
</state>

<state id="1579" st_id="1579">

<operation id="7400" st_id="1579" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:9 %mul_i6 = dmul i64 %empty_96, i64 %oracle_activations1_load

]]></Node>
<StgValue><ssdm name="mul_i6"/></StgValue>
</operation>

<operation id="7401" st_id="1579" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:12 %mul_i6_1 = dmul i64 %empty_96, i64 %oracle_activations1_load_1

]]></Node>
<StgValue><ssdm name="mul_i6_1"/></StgValue>
</operation>

<operation id="7402" st_id="1579" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:17 %mul_i6_2 = dmul i64 %empty_96, i64 %oracle_activations1_load_2

]]></Node>
<StgValue><ssdm name="mul_i6_2"/></StgValue>
</operation>

<operation id="7403" st_id="1579" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:22 %mul_i6_3 = dmul i64 %empty_96, i64 %oracle_activations1_load_3

]]></Node>
<StgValue><ssdm name="mul_i6_3"/></StgValue>
</operation>

<operation id="7404" st_id="1579" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:27 %mul_i6_4 = dmul i64 %empty_96, i64 %oracle_activations1_load_4

]]></Node>
<StgValue><ssdm name="mul_i6_4"/></StgValue>
</operation>

<operation id="7405" st_id="1579" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:32 %mul_i6_5 = dmul i64 %empty_96, i64 %oracle_activations1_load_5

]]></Node>
<StgValue><ssdm name="mul_i6_5"/></StgValue>
</operation>

<operation id="7406" st_id="1579" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:37 %mul_i6_6 = dmul i64 %empty_96, i64 %oracle_activations1_load_6

]]></Node>
<StgValue><ssdm name="mul_i6_6"/></StgValue>
</operation>

<operation id="7407" st_id="1579" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:42 %mul_i6_7 = dmul i64 %empty_96, i64 %oracle_activations1_load_7

]]></Node>
<StgValue><ssdm name="mul_i6_7"/></StgValue>
</operation>

<operation id="7408" st_id="1579" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:47 %mul_i6_8 = dmul i64 %empty_96, i64 %oracle_activations1_load_8

]]></Node>
<StgValue><ssdm name="mul_i6_8"/></StgValue>
</operation>

<operation id="7409" st_id="1579" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:52 %mul_i6_9 = dmul i64 %empty_96, i64 %oracle_activations1_load_9

]]></Node>
<StgValue><ssdm name="mul_i6_9"/></StgValue>
</operation>

<operation id="7410" st_id="1579" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:57 %mul_i6_s = dmul i64 %empty_96, i64 %oracle_activations1_load_10

]]></Node>
<StgValue><ssdm name="mul_i6_s"/></StgValue>
</operation>

<operation id="7411" st_id="1579" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:62 %mul_i6_10 = dmul i64 %empty_96, i64 %oracle_activations1_load_11

]]></Node>
<StgValue><ssdm name="mul_i6_10"/></StgValue>
</operation>
</state>

<state id="1580" st_id="1580">

<operation id="7412" st_id="1580" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
get_oracle_activations1.exit:1 %add_ln139 = add i4 %i_26, i4 1

]]></Node>
<StgValue><ssdm name="add_ln139"/></StgValue>
</operation>

<operation id="7413" st_id="1580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
get_oracle_activations1.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="7414" st_id="1580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
get_oracle_activations1.exit:4 %empty_95 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="7415" st_id="1580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
.split50:4 %tmp_14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i_26, i6 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="7416" st_id="1580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="64" op_0_bw="10">
<![CDATA[
.split50:5 %p_cast47 = zext i10 %tmp_14

]]></Node>
<StgValue><ssdm name="p_cast47"/></StgValue>
</operation>

<operation id="7417" st_id="1580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:10 %delta_weights1_addr = getelementptr i64 %delta_weights1, i64 0, i64 %p_cast47

]]></Node>
<StgValue><ssdm name="delta_weights1_addr"/></StgValue>
</operation>

<operation id="7418" st_id="1580" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:11 %store_ln141 = store i64 %mul_i6, i10 %delta_weights1_addr

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7419" st_id="1580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2887" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:13 %or_ln141 = or i10 %tmp_14, i10 1

]]></Node>
<StgValue><ssdm name="or_ln141"/></StgValue>
</operation>

<operation id="7420" st_id="1580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="64" op_0_bw="10">
<![CDATA[
.split50:14 %zext_ln141 = zext i10 %or_ln141

]]></Node>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</operation>

<operation id="7421" st_id="1580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:15 %delta_weights1_addr_1 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_1"/></StgValue>
</operation>

<operation id="7422" st_id="1580" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:16 %store_ln141 = store i64 %mul_i6_1, i10 %delta_weights1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7423" st_id="1580" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:17 %mul_i6_2 = dmul i64 %empty_96, i64 %oracle_activations1_load_2

]]></Node>
<StgValue><ssdm name="mul_i6_2"/></StgValue>
</operation>

<operation id="7424" st_id="1580" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:22 %mul_i6_3 = dmul i64 %empty_96, i64 %oracle_activations1_load_3

]]></Node>
<StgValue><ssdm name="mul_i6_3"/></StgValue>
</operation>

<operation id="7425" st_id="1580" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:27 %mul_i6_4 = dmul i64 %empty_96, i64 %oracle_activations1_load_4

]]></Node>
<StgValue><ssdm name="mul_i6_4"/></StgValue>
</operation>

<operation id="7426" st_id="1580" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:32 %mul_i6_5 = dmul i64 %empty_96, i64 %oracle_activations1_load_5

]]></Node>
<StgValue><ssdm name="mul_i6_5"/></StgValue>
</operation>

<operation id="7427" st_id="1580" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:37 %mul_i6_6 = dmul i64 %empty_96, i64 %oracle_activations1_load_6

]]></Node>
<StgValue><ssdm name="mul_i6_6"/></StgValue>
</operation>

<operation id="7428" st_id="1580" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:42 %mul_i6_7 = dmul i64 %empty_96, i64 %oracle_activations1_load_7

]]></Node>
<StgValue><ssdm name="mul_i6_7"/></StgValue>
</operation>

<operation id="7429" st_id="1580" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:47 %mul_i6_8 = dmul i64 %empty_96, i64 %oracle_activations1_load_8

]]></Node>
<StgValue><ssdm name="mul_i6_8"/></StgValue>
</operation>

<operation id="7430" st_id="1580" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:52 %mul_i6_9 = dmul i64 %empty_96, i64 %oracle_activations1_load_9

]]></Node>
<StgValue><ssdm name="mul_i6_9"/></StgValue>
</operation>

<operation id="7431" st_id="1580" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:57 %mul_i6_s = dmul i64 %empty_96, i64 %oracle_activations1_load_10

]]></Node>
<StgValue><ssdm name="mul_i6_s"/></StgValue>
</operation>

<operation id="7432" st_id="1580" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:62 %mul_i6_10 = dmul i64 %empty_96, i64 %oracle_activations1_load_11

]]></Node>
<StgValue><ssdm name="mul_i6_10"/></StgValue>
</operation>

<operation id="7433" st_id="1580" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:67 %mul_i6_11 = dmul i64 %empty_96, i64 %oracle_activations1_load_12

]]></Node>
<StgValue><ssdm name="mul_i6_11"/></StgValue>
</operation>

<operation id="7434" st_id="1580" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:72 %mul_i6_12 = dmul i64 %empty_96, i64 %oracle_activations1_load_13

]]></Node>
<StgValue><ssdm name="mul_i6_12"/></StgValue>
</operation>
</state>

<state id="1581" st_id="1581">

<operation id="7435" st_id="1581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:18 %or_ln141_1 = or i10 %tmp_14, i10 2

]]></Node>
<StgValue><ssdm name="or_ln141_1"/></StgValue>
</operation>

<operation id="7436" st_id="1581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2893" bw="64" op_0_bw="10">
<![CDATA[
.split50:19 %zext_ln141_1 = zext i10 %or_ln141_1

]]></Node>
<StgValue><ssdm name="zext_ln141_1"/></StgValue>
</operation>

<operation id="7437" st_id="1581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:20 %delta_weights1_addr_2 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_1

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_2"/></StgValue>
</operation>

<operation id="7438" st_id="1581" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2895" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:21 %store_ln141 = store i64 %mul_i6_2, i10 %delta_weights1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7439" st_id="1581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2897" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:23 %or_ln141_2 = or i10 %tmp_14, i10 3

]]></Node>
<StgValue><ssdm name="or_ln141_2"/></StgValue>
</operation>

<operation id="7440" st_id="1581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2898" bw="64" op_0_bw="10">
<![CDATA[
.split50:24 %zext_ln141_2 = zext i10 %or_ln141_2

]]></Node>
<StgValue><ssdm name="zext_ln141_2"/></StgValue>
</operation>

<operation id="7441" st_id="1581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2899" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:25 %delta_weights1_addr_3 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_2

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_3"/></StgValue>
</operation>

<operation id="7442" st_id="1581" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:26 %store_ln141 = store i64 %mul_i6_3, i10 %delta_weights1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7443" st_id="1581" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:27 %mul_i6_4 = dmul i64 %empty_96, i64 %oracle_activations1_load_4

]]></Node>
<StgValue><ssdm name="mul_i6_4"/></StgValue>
</operation>

<operation id="7444" st_id="1581" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:32 %mul_i6_5 = dmul i64 %empty_96, i64 %oracle_activations1_load_5

]]></Node>
<StgValue><ssdm name="mul_i6_5"/></StgValue>
</operation>

<operation id="7445" st_id="1581" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:37 %mul_i6_6 = dmul i64 %empty_96, i64 %oracle_activations1_load_6

]]></Node>
<StgValue><ssdm name="mul_i6_6"/></StgValue>
</operation>

<operation id="7446" st_id="1581" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:42 %mul_i6_7 = dmul i64 %empty_96, i64 %oracle_activations1_load_7

]]></Node>
<StgValue><ssdm name="mul_i6_7"/></StgValue>
</operation>

<operation id="7447" st_id="1581" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:47 %mul_i6_8 = dmul i64 %empty_96, i64 %oracle_activations1_load_8

]]></Node>
<StgValue><ssdm name="mul_i6_8"/></StgValue>
</operation>

<operation id="7448" st_id="1581" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:52 %mul_i6_9 = dmul i64 %empty_96, i64 %oracle_activations1_load_9

]]></Node>
<StgValue><ssdm name="mul_i6_9"/></StgValue>
</operation>

<operation id="7449" st_id="1581" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:57 %mul_i6_s = dmul i64 %empty_96, i64 %oracle_activations1_load_10

]]></Node>
<StgValue><ssdm name="mul_i6_s"/></StgValue>
</operation>

<operation id="7450" st_id="1581" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:62 %mul_i6_10 = dmul i64 %empty_96, i64 %oracle_activations1_load_11

]]></Node>
<StgValue><ssdm name="mul_i6_10"/></StgValue>
</operation>

<operation id="7451" st_id="1581" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:67 %mul_i6_11 = dmul i64 %empty_96, i64 %oracle_activations1_load_12

]]></Node>
<StgValue><ssdm name="mul_i6_11"/></StgValue>
</operation>

<operation id="7452" st_id="1581" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:72 %mul_i6_12 = dmul i64 %empty_96, i64 %oracle_activations1_load_13

]]></Node>
<StgValue><ssdm name="mul_i6_12"/></StgValue>
</operation>

<operation id="7453" st_id="1581" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:77 %mul_i6_13 = dmul i64 %empty_96, i64 %oracle_activations1_load_14

]]></Node>
<StgValue><ssdm name="mul_i6_13"/></StgValue>
</operation>

<operation id="7454" st_id="1581" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:82 %mul_i6_14 = dmul i64 %empty_96, i64 %oracle_activations1_load_15

]]></Node>
<StgValue><ssdm name="mul_i6_14"/></StgValue>
</operation>
</state>

<state id="1582" st_id="1582">

<operation id="7455" st_id="1582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2902" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:28 %or_ln141_3 = or i10 %tmp_14, i10 4

]]></Node>
<StgValue><ssdm name="or_ln141_3"/></StgValue>
</operation>

<operation id="7456" st_id="1582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2903" bw="64" op_0_bw="10">
<![CDATA[
.split50:29 %zext_ln141_3 = zext i10 %or_ln141_3

]]></Node>
<StgValue><ssdm name="zext_ln141_3"/></StgValue>
</operation>

<operation id="7457" st_id="1582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2904" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:30 %delta_weights1_addr_4 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_3

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_4"/></StgValue>
</operation>

<operation id="7458" st_id="1582" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2905" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:31 %store_ln141 = store i64 %mul_i6_4, i10 %delta_weights1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7459" st_id="1582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:33 %or_ln141_4 = or i10 %tmp_14, i10 5

]]></Node>
<StgValue><ssdm name="or_ln141_4"/></StgValue>
</operation>

<operation id="7460" st_id="1582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2908" bw="64" op_0_bw="10">
<![CDATA[
.split50:34 %zext_ln141_4 = zext i10 %or_ln141_4

]]></Node>
<StgValue><ssdm name="zext_ln141_4"/></StgValue>
</operation>

<operation id="7461" st_id="1582" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:35 %delta_weights1_addr_5 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_4

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_5"/></StgValue>
</operation>

<operation id="7462" st_id="1582" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:36 %store_ln141 = store i64 %mul_i6_5, i10 %delta_weights1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7463" st_id="1582" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:37 %mul_i6_6 = dmul i64 %empty_96, i64 %oracle_activations1_load_6

]]></Node>
<StgValue><ssdm name="mul_i6_6"/></StgValue>
</operation>

<operation id="7464" st_id="1582" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:42 %mul_i6_7 = dmul i64 %empty_96, i64 %oracle_activations1_load_7

]]></Node>
<StgValue><ssdm name="mul_i6_7"/></StgValue>
</operation>

<operation id="7465" st_id="1582" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:47 %mul_i6_8 = dmul i64 %empty_96, i64 %oracle_activations1_load_8

]]></Node>
<StgValue><ssdm name="mul_i6_8"/></StgValue>
</operation>

<operation id="7466" st_id="1582" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:52 %mul_i6_9 = dmul i64 %empty_96, i64 %oracle_activations1_load_9

]]></Node>
<StgValue><ssdm name="mul_i6_9"/></StgValue>
</operation>

<operation id="7467" st_id="1582" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:57 %mul_i6_s = dmul i64 %empty_96, i64 %oracle_activations1_load_10

]]></Node>
<StgValue><ssdm name="mul_i6_s"/></StgValue>
</operation>

<operation id="7468" st_id="1582" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:62 %mul_i6_10 = dmul i64 %empty_96, i64 %oracle_activations1_load_11

]]></Node>
<StgValue><ssdm name="mul_i6_10"/></StgValue>
</operation>

<operation id="7469" st_id="1582" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:67 %mul_i6_11 = dmul i64 %empty_96, i64 %oracle_activations1_load_12

]]></Node>
<StgValue><ssdm name="mul_i6_11"/></StgValue>
</operation>

<operation id="7470" st_id="1582" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:72 %mul_i6_12 = dmul i64 %empty_96, i64 %oracle_activations1_load_13

]]></Node>
<StgValue><ssdm name="mul_i6_12"/></StgValue>
</operation>

<operation id="7471" st_id="1582" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:77 %mul_i6_13 = dmul i64 %empty_96, i64 %oracle_activations1_load_14

]]></Node>
<StgValue><ssdm name="mul_i6_13"/></StgValue>
</operation>

<operation id="7472" st_id="1582" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:82 %mul_i6_14 = dmul i64 %empty_96, i64 %oracle_activations1_load_15

]]></Node>
<StgValue><ssdm name="mul_i6_14"/></StgValue>
</operation>

<operation id="7473" st_id="1582" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:87 %mul_i6_15 = dmul i64 %empty_96, i64 %oracle_activations1_load_16

]]></Node>
<StgValue><ssdm name="mul_i6_15"/></StgValue>
</operation>

<operation id="7474" st_id="1582" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:92 %mul_i6_16 = dmul i64 %empty_96, i64 %oracle_activations1_load_17

]]></Node>
<StgValue><ssdm name="mul_i6_16"/></StgValue>
</operation>
</state>

<state id="1583" st_id="1583">

<operation id="7475" st_id="1583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2912" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:38 %or_ln141_5 = or i10 %tmp_14, i10 6

]]></Node>
<StgValue><ssdm name="or_ln141_5"/></StgValue>
</operation>

<operation id="7476" st_id="1583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2913" bw="64" op_0_bw="10">
<![CDATA[
.split50:39 %zext_ln141_5 = zext i10 %or_ln141_5

]]></Node>
<StgValue><ssdm name="zext_ln141_5"/></StgValue>
</operation>

<operation id="7477" st_id="1583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2914" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:40 %delta_weights1_addr_6 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_5

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_6"/></StgValue>
</operation>

<operation id="7478" st_id="1583" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:41 %store_ln141 = store i64 %mul_i6_6, i10 %delta_weights1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7479" st_id="1583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:43 %or_ln141_6 = or i10 %tmp_14, i10 7

]]></Node>
<StgValue><ssdm name="or_ln141_6"/></StgValue>
</operation>

<operation id="7480" st_id="1583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2918" bw="64" op_0_bw="10">
<![CDATA[
.split50:44 %zext_ln141_6 = zext i10 %or_ln141_6

]]></Node>
<StgValue><ssdm name="zext_ln141_6"/></StgValue>
</operation>

<operation id="7481" st_id="1583" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:45 %delta_weights1_addr_7 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_6

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_7"/></StgValue>
</operation>

<operation id="7482" st_id="1583" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2920" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:46 %store_ln141 = store i64 %mul_i6_7, i10 %delta_weights1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7483" st_id="1583" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:47 %mul_i6_8 = dmul i64 %empty_96, i64 %oracle_activations1_load_8

]]></Node>
<StgValue><ssdm name="mul_i6_8"/></StgValue>
</operation>

<operation id="7484" st_id="1583" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:52 %mul_i6_9 = dmul i64 %empty_96, i64 %oracle_activations1_load_9

]]></Node>
<StgValue><ssdm name="mul_i6_9"/></StgValue>
</operation>

<operation id="7485" st_id="1583" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:57 %mul_i6_s = dmul i64 %empty_96, i64 %oracle_activations1_load_10

]]></Node>
<StgValue><ssdm name="mul_i6_s"/></StgValue>
</operation>

<operation id="7486" st_id="1583" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:62 %mul_i6_10 = dmul i64 %empty_96, i64 %oracle_activations1_load_11

]]></Node>
<StgValue><ssdm name="mul_i6_10"/></StgValue>
</operation>

<operation id="7487" st_id="1583" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:67 %mul_i6_11 = dmul i64 %empty_96, i64 %oracle_activations1_load_12

]]></Node>
<StgValue><ssdm name="mul_i6_11"/></StgValue>
</operation>

<operation id="7488" st_id="1583" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:72 %mul_i6_12 = dmul i64 %empty_96, i64 %oracle_activations1_load_13

]]></Node>
<StgValue><ssdm name="mul_i6_12"/></StgValue>
</operation>

<operation id="7489" st_id="1583" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:77 %mul_i6_13 = dmul i64 %empty_96, i64 %oracle_activations1_load_14

]]></Node>
<StgValue><ssdm name="mul_i6_13"/></StgValue>
</operation>

<operation id="7490" st_id="1583" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:82 %mul_i6_14 = dmul i64 %empty_96, i64 %oracle_activations1_load_15

]]></Node>
<StgValue><ssdm name="mul_i6_14"/></StgValue>
</operation>

<operation id="7491" st_id="1583" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:87 %mul_i6_15 = dmul i64 %empty_96, i64 %oracle_activations1_load_16

]]></Node>
<StgValue><ssdm name="mul_i6_15"/></StgValue>
</operation>

<operation id="7492" st_id="1583" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:92 %mul_i6_16 = dmul i64 %empty_96, i64 %oracle_activations1_load_17

]]></Node>
<StgValue><ssdm name="mul_i6_16"/></StgValue>
</operation>

<operation id="7493" st_id="1583" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:97 %mul_i6_17 = dmul i64 %empty_96, i64 %oracle_activations1_load_18

]]></Node>
<StgValue><ssdm name="mul_i6_17"/></StgValue>
</operation>

<operation id="7494" st_id="1583" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:102 %mul_i6_18 = dmul i64 %empty_96, i64 %oracle_activations1_load_19

]]></Node>
<StgValue><ssdm name="mul_i6_18"/></StgValue>
</operation>
</state>

<state id="1584" st_id="1584">

<operation id="7495" st_id="1584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:48 %or_ln141_7 = or i10 %tmp_14, i10 8

]]></Node>
<StgValue><ssdm name="or_ln141_7"/></StgValue>
</operation>

<operation id="7496" st_id="1584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="64" op_0_bw="10">
<![CDATA[
.split50:49 %zext_ln141_7 = zext i10 %or_ln141_7

]]></Node>
<StgValue><ssdm name="zext_ln141_7"/></StgValue>
</operation>

<operation id="7497" st_id="1584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2924" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:50 %delta_weights1_addr_8 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_7

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_8"/></StgValue>
</operation>

<operation id="7498" st_id="1584" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2925" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:51 %store_ln141 = store i64 %mul_i6_8, i10 %delta_weights1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7499" st_id="1584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2927" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:53 %or_ln141_8 = or i10 %tmp_14, i10 9

]]></Node>
<StgValue><ssdm name="or_ln141_8"/></StgValue>
</operation>

<operation id="7500" st_id="1584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2928" bw="64" op_0_bw="10">
<![CDATA[
.split50:54 %zext_ln141_8 = zext i10 %or_ln141_8

]]></Node>
<StgValue><ssdm name="zext_ln141_8"/></StgValue>
</operation>

<operation id="7501" st_id="1584" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2929" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:55 %delta_weights1_addr_9 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_8

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_9"/></StgValue>
</operation>

<operation id="7502" st_id="1584" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2930" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:56 %store_ln141 = store i64 %mul_i6_9, i10 %delta_weights1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7503" st_id="1584" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:57 %mul_i6_s = dmul i64 %empty_96, i64 %oracle_activations1_load_10

]]></Node>
<StgValue><ssdm name="mul_i6_s"/></StgValue>
</operation>

<operation id="7504" st_id="1584" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:62 %mul_i6_10 = dmul i64 %empty_96, i64 %oracle_activations1_load_11

]]></Node>
<StgValue><ssdm name="mul_i6_10"/></StgValue>
</operation>

<operation id="7505" st_id="1584" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:67 %mul_i6_11 = dmul i64 %empty_96, i64 %oracle_activations1_load_12

]]></Node>
<StgValue><ssdm name="mul_i6_11"/></StgValue>
</operation>

<operation id="7506" st_id="1584" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:72 %mul_i6_12 = dmul i64 %empty_96, i64 %oracle_activations1_load_13

]]></Node>
<StgValue><ssdm name="mul_i6_12"/></StgValue>
</operation>

<operation id="7507" st_id="1584" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:77 %mul_i6_13 = dmul i64 %empty_96, i64 %oracle_activations1_load_14

]]></Node>
<StgValue><ssdm name="mul_i6_13"/></StgValue>
</operation>

<operation id="7508" st_id="1584" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:82 %mul_i6_14 = dmul i64 %empty_96, i64 %oracle_activations1_load_15

]]></Node>
<StgValue><ssdm name="mul_i6_14"/></StgValue>
</operation>

<operation id="7509" st_id="1584" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:87 %mul_i6_15 = dmul i64 %empty_96, i64 %oracle_activations1_load_16

]]></Node>
<StgValue><ssdm name="mul_i6_15"/></StgValue>
</operation>

<operation id="7510" st_id="1584" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:92 %mul_i6_16 = dmul i64 %empty_96, i64 %oracle_activations1_load_17

]]></Node>
<StgValue><ssdm name="mul_i6_16"/></StgValue>
</operation>

<operation id="7511" st_id="1584" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:97 %mul_i6_17 = dmul i64 %empty_96, i64 %oracle_activations1_load_18

]]></Node>
<StgValue><ssdm name="mul_i6_17"/></StgValue>
</operation>

<operation id="7512" st_id="1584" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:102 %mul_i6_18 = dmul i64 %empty_96, i64 %oracle_activations1_load_19

]]></Node>
<StgValue><ssdm name="mul_i6_18"/></StgValue>
</operation>

<operation id="7513" st_id="1584" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:107 %mul_i6_19 = dmul i64 %empty_96, i64 %oracle_activations1_load_20

]]></Node>
<StgValue><ssdm name="mul_i6_19"/></StgValue>
</operation>

<operation id="7514" st_id="1584" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:112 %mul_i6_20 = dmul i64 %empty_96, i64 %oracle_activations1_load_21

]]></Node>
<StgValue><ssdm name="mul_i6_20"/></StgValue>
</operation>
</state>

<state id="1585" st_id="1585">

<operation id="7515" st_id="1585" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2932" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:58 %or_ln141_9 = or i10 %tmp_14, i10 10

]]></Node>
<StgValue><ssdm name="or_ln141_9"/></StgValue>
</operation>

<operation id="7516" st_id="1585" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2933" bw="64" op_0_bw="10">
<![CDATA[
.split50:59 %zext_ln141_9 = zext i10 %or_ln141_9

]]></Node>
<StgValue><ssdm name="zext_ln141_9"/></StgValue>
</operation>

<operation id="7517" st_id="1585" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2934" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:60 %delta_weights1_addr_10 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_9

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_10"/></StgValue>
</operation>

<operation id="7518" st_id="1585" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:61 %store_ln141 = store i64 %mul_i6_s, i10 %delta_weights1_addr_10

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7519" st_id="1585" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:63 %or_ln141_10 = or i10 %tmp_14, i10 11

]]></Node>
<StgValue><ssdm name="or_ln141_10"/></StgValue>
</operation>

<operation id="7520" st_id="1585" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="64" op_0_bw="10">
<![CDATA[
.split50:64 %zext_ln141_10 = zext i10 %or_ln141_10

]]></Node>
<StgValue><ssdm name="zext_ln141_10"/></StgValue>
</operation>

<operation id="7521" st_id="1585" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:65 %delta_weights1_addr_11 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_10

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_11"/></StgValue>
</operation>

<operation id="7522" st_id="1585" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:66 %store_ln141 = store i64 %mul_i6_10, i10 %delta_weights1_addr_11

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7523" st_id="1585" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:67 %mul_i6_11 = dmul i64 %empty_96, i64 %oracle_activations1_load_12

]]></Node>
<StgValue><ssdm name="mul_i6_11"/></StgValue>
</operation>

<operation id="7524" st_id="1585" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:72 %mul_i6_12 = dmul i64 %empty_96, i64 %oracle_activations1_load_13

]]></Node>
<StgValue><ssdm name="mul_i6_12"/></StgValue>
</operation>

<operation id="7525" st_id="1585" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:77 %mul_i6_13 = dmul i64 %empty_96, i64 %oracle_activations1_load_14

]]></Node>
<StgValue><ssdm name="mul_i6_13"/></StgValue>
</operation>

<operation id="7526" st_id="1585" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:82 %mul_i6_14 = dmul i64 %empty_96, i64 %oracle_activations1_load_15

]]></Node>
<StgValue><ssdm name="mul_i6_14"/></StgValue>
</operation>

<operation id="7527" st_id="1585" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:87 %mul_i6_15 = dmul i64 %empty_96, i64 %oracle_activations1_load_16

]]></Node>
<StgValue><ssdm name="mul_i6_15"/></StgValue>
</operation>

<operation id="7528" st_id="1585" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:92 %mul_i6_16 = dmul i64 %empty_96, i64 %oracle_activations1_load_17

]]></Node>
<StgValue><ssdm name="mul_i6_16"/></StgValue>
</operation>

<operation id="7529" st_id="1585" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:97 %mul_i6_17 = dmul i64 %empty_96, i64 %oracle_activations1_load_18

]]></Node>
<StgValue><ssdm name="mul_i6_17"/></StgValue>
</operation>

<operation id="7530" st_id="1585" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:102 %mul_i6_18 = dmul i64 %empty_96, i64 %oracle_activations1_load_19

]]></Node>
<StgValue><ssdm name="mul_i6_18"/></StgValue>
</operation>

<operation id="7531" st_id="1585" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:107 %mul_i6_19 = dmul i64 %empty_96, i64 %oracle_activations1_load_20

]]></Node>
<StgValue><ssdm name="mul_i6_19"/></StgValue>
</operation>

<operation id="7532" st_id="1585" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:112 %mul_i6_20 = dmul i64 %empty_96, i64 %oracle_activations1_load_21

]]></Node>
<StgValue><ssdm name="mul_i6_20"/></StgValue>
</operation>

<operation id="7533" st_id="1585" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:117 %mul_i6_21 = dmul i64 %empty_96, i64 %oracle_activations1_load_22

]]></Node>
<StgValue><ssdm name="mul_i6_21"/></StgValue>
</operation>

<operation id="7534" st_id="1585" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:122 %mul_i6_22 = dmul i64 %empty_96, i64 %oracle_activations1_load_23

]]></Node>
<StgValue><ssdm name="mul_i6_22"/></StgValue>
</operation>
</state>

<state id="1586" st_id="1586">

<operation id="7535" st_id="1586" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:68 %or_ln141_11 = or i10 %tmp_14, i10 12

]]></Node>
<StgValue><ssdm name="or_ln141_11"/></StgValue>
</operation>

<operation id="7536" st_id="1586" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="64" op_0_bw="10">
<![CDATA[
.split50:69 %zext_ln141_11 = zext i10 %or_ln141_11

]]></Node>
<StgValue><ssdm name="zext_ln141_11"/></StgValue>
</operation>

<operation id="7537" st_id="1586" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2944" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:70 %delta_weights1_addr_12 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_11

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_12"/></StgValue>
</operation>

<operation id="7538" st_id="1586" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:71 %store_ln141 = store i64 %mul_i6_11, i10 %delta_weights1_addr_12

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7539" st_id="1586" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2947" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:73 %or_ln141_12 = or i10 %tmp_14, i10 13

]]></Node>
<StgValue><ssdm name="or_ln141_12"/></StgValue>
</operation>

<operation id="7540" st_id="1586" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="64" op_0_bw="10">
<![CDATA[
.split50:74 %zext_ln141_12 = zext i10 %or_ln141_12

]]></Node>
<StgValue><ssdm name="zext_ln141_12"/></StgValue>
</operation>

<operation id="7541" st_id="1586" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2949" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:75 %delta_weights1_addr_13 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_12

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_13"/></StgValue>
</operation>

<operation id="7542" st_id="1586" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2950" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:76 %store_ln141 = store i64 %mul_i6_12, i10 %delta_weights1_addr_13

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7543" st_id="1586" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:77 %mul_i6_13 = dmul i64 %empty_96, i64 %oracle_activations1_load_14

]]></Node>
<StgValue><ssdm name="mul_i6_13"/></StgValue>
</operation>

<operation id="7544" st_id="1586" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:82 %mul_i6_14 = dmul i64 %empty_96, i64 %oracle_activations1_load_15

]]></Node>
<StgValue><ssdm name="mul_i6_14"/></StgValue>
</operation>

<operation id="7545" st_id="1586" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:87 %mul_i6_15 = dmul i64 %empty_96, i64 %oracle_activations1_load_16

]]></Node>
<StgValue><ssdm name="mul_i6_15"/></StgValue>
</operation>

<operation id="7546" st_id="1586" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:92 %mul_i6_16 = dmul i64 %empty_96, i64 %oracle_activations1_load_17

]]></Node>
<StgValue><ssdm name="mul_i6_16"/></StgValue>
</operation>

<operation id="7547" st_id="1586" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:97 %mul_i6_17 = dmul i64 %empty_96, i64 %oracle_activations1_load_18

]]></Node>
<StgValue><ssdm name="mul_i6_17"/></StgValue>
</operation>

<operation id="7548" st_id="1586" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:102 %mul_i6_18 = dmul i64 %empty_96, i64 %oracle_activations1_load_19

]]></Node>
<StgValue><ssdm name="mul_i6_18"/></StgValue>
</operation>

<operation id="7549" st_id="1586" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:107 %mul_i6_19 = dmul i64 %empty_96, i64 %oracle_activations1_load_20

]]></Node>
<StgValue><ssdm name="mul_i6_19"/></StgValue>
</operation>

<operation id="7550" st_id="1586" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:112 %mul_i6_20 = dmul i64 %empty_96, i64 %oracle_activations1_load_21

]]></Node>
<StgValue><ssdm name="mul_i6_20"/></StgValue>
</operation>

<operation id="7551" st_id="1586" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:117 %mul_i6_21 = dmul i64 %empty_96, i64 %oracle_activations1_load_22

]]></Node>
<StgValue><ssdm name="mul_i6_21"/></StgValue>
</operation>

<operation id="7552" st_id="1586" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:122 %mul_i6_22 = dmul i64 %empty_96, i64 %oracle_activations1_load_23

]]></Node>
<StgValue><ssdm name="mul_i6_22"/></StgValue>
</operation>

<operation id="7553" st_id="1586" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:127 %mul_i6_23 = dmul i64 %empty_96, i64 %oracle_activations1_load_24

]]></Node>
<StgValue><ssdm name="mul_i6_23"/></StgValue>
</operation>

<operation id="7554" st_id="1586" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:132 %mul_i6_24 = dmul i64 %empty_96, i64 %oracle_activations1_load_25

]]></Node>
<StgValue><ssdm name="mul_i6_24"/></StgValue>
</operation>
</state>

<state id="1587" st_id="1587">

<operation id="7555" st_id="1587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2952" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:78 %or_ln141_13 = or i10 %tmp_14, i10 14

]]></Node>
<StgValue><ssdm name="or_ln141_13"/></StgValue>
</operation>

<operation id="7556" st_id="1587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2953" bw="64" op_0_bw="10">
<![CDATA[
.split50:79 %zext_ln141_13 = zext i10 %or_ln141_13

]]></Node>
<StgValue><ssdm name="zext_ln141_13"/></StgValue>
</operation>

<operation id="7557" st_id="1587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:80 %delta_weights1_addr_14 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_13

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_14"/></StgValue>
</operation>

<operation id="7558" st_id="1587" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2955" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:81 %store_ln141 = store i64 %mul_i6_13, i10 %delta_weights1_addr_14

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7559" st_id="1587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2957" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:83 %or_ln141_14 = or i10 %tmp_14, i10 15

]]></Node>
<StgValue><ssdm name="or_ln141_14"/></StgValue>
</operation>

<operation id="7560" st_id="1587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2958" bw="64" op_0_bw="10">
<![CDATA[
.split50:84 %zext_ln141_14 = zext i10 %or_ln141_14

]]></Node>
<StgValue><ssdm name="zext_ln141_14"/></StgValue>
</operation>

<operation id="7561" st_id="1587" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:85 %delta_weights1_addr_15 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_14

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_15"/></StgValue>
</operation>

<operation id="7562" st_id="1587" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2960" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:86 %store_ln141 = store i64 %mul_i6_14, i10 %delta_weights1_addr_15

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7563" st_id="1587" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:87 %mul_i6_15 = dmul i64 %empty_96, i64 %oracle_activations1_load_16

]]></Node>
<StgValue><ssdm name="mul_i6_15"/></StgValue>
</operation>

<operation id="7564" st_id="1587" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:92 %mul_i6_16 = dmul i64 %empty_96, i64 %oracle_activations1_load_17

]]></Node>
<StgValue><ssdm name="mul_i6_16"/></StgValue>
</operation>

<operation id="7565" st_id="1587" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:97 %mul_i6_17 = dmul i64 %empty_96, i64 %oracle_activations1_load_18

]]></Node>
<StgValue><ssdm name="mul_i6_17"/></StgValue>
</operation>

<operation id="7566" st_id="1587" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:102 %mul_i6_18 = dmul i64 %empty_96, i64 %oracle_activations1_load_19

]]></Node>
<StgValue><ssdm name="mul_i6_18"/></StgValue>
</operation>

<operation id="7567" st_id="1587" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:107 %mul_i6_19 = dmul i64 %empty_96, i64 %oracle_activations1_load_20

]]></Node>
<StgValue><ssdm name="mul_i6_19"/></StgValue>
</operation>

<operation id="7568" st_id="1587" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:112 %mul_i6_20 = dmul i64 %empty_96, i64 %oracle_activations1_load_21

]]></Node>
<StgValue><ssdm name="mul_i6_20"/></StgValue>
</operation>

<operation id="7569" st_id="1587" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:117 %mul_i6_21 = dmul i64 %empty_96, i64 %oracle_activations1_load_22

]]></Node>
<StgValue><ssdm name="mul_i6_21"/></StgValue>
</operation>

<operation id="7570" st_id="1587" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:122 %mul_i6_22 = dmul i64 %empty_96, i64 %oracle_activations1_load_23

]]></Node>
<StgValue><ssdm name="mul_i6_22"/></StgValue>
</operation>

<operation id="7571" st_id="1587" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:127 %mul_i6_23 = dmul i64 %empty_96, i64 %oracle_activations1_load_24

]]></Node>
<StgValue><ssdm name="mul_i6_23"/></StgValue>
</operation>

<operation id="7572" st_id="1587" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:132 %mul_i6_24 = dmul i64 %empty_96, i64 %oracle_activations1_load_25

]]></Node>
<StgValue><ssdm name="mul_i6_24"/></StgValue>
</operation>

<operation id="7573" st_id="1587" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:137 %mul_i6_25 = dmul i64 %empty_96, i64 %oracle_activations1_load_26

]]></Node>
<StgValue><ssdm name="mul_i6_25"/></StgValue>
</operation>

<operation id="7574" st_id="1587" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:142 %mul_i6_26 = dmul i64 %empty_96, i64 %oracle_activations1_load_27

]]></Node>
<StgValue><ssdm name="mul_i6_26"/></StgValue>
</operation>
</state>

<state id="1588" st_id="1588">

<operation id="7575" st_id="1588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:88 %or_ln141_15 = or i10 %tmp_14, i10 16

]]></Node>
<StgValue><ssdm name="or_ln141_15"/></StgValue>
</operation>

<operation id="7576" st_id="1588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2963" bw="64" op_0_bw="10">
<![CDATA[
.split50:89 %zext_ln141_15 = zext i10 %or_ln141_15

]]></Node>
<StgValue><ssdm name="zext_ln141_15"/></StgValue>
</operation>

<operation id="7577" st_id="1588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2964" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:90 %delta_weights1_addr_16 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_15

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_16"/></StgValue>
</operation>

<operation id="7578" st_id="1588" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:91 %store_ln141 = store i64 %mul_i6_15, i10 %delta_weights1_addr_16

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7579" st_id="1588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2967" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:93 %or_ln141_16 = or i10 %tmp_14, i10 17

]]></Node>
<StgValue><ssdm name="or_ln141_16"/></StgValue>
</operation>

<operation id="7580" st_id="1588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2968" bw="64" op_0_bw="10">
<![CDATA[
.split50:94 %zext_ln141_16 = zext i10 %or_ln141_16

]]></Node>
<StgValue><ssdm name="zext_ln141_16"/></StgValue>
</operation>

<operation id="7581" st_id="1588" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2969" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:95 %delta_weights1_addr_17 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_16

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_17"/></StgValue>
</operation>

<operation id="7582" st_id="1588" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2970" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:96 %store_ln141 = store i64 %mul_i6_16, i10 %delta_weights1_addr_17

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7583" st_id="1588" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:97 %mul_i6_17 = dmul i64 %empty_96, i64 %oracle_activations1_load_18

]]></Node>
<StgValue><ssdm name="mul_i6_17"/></StgValue>
</operation>

<operation id="7584" st_id="1588" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:102 %mul_i6_18 = dmul i64 %empty_96, i64 %oracle_activations1_load_19

]]></Node>
<StgValue><ssdm name="mul_i6_18"/></StgValue>
</operation>

<operation id="7585" st_id="1588" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:107 %mul_i6_19 = dmul i64 %empty_96, i64 %oracle_activations1_load_20

]]></Node>
<StgValue><ssdm name="mul_i6_19"/></StgValue>
</operation>

<operation id="7586" st_id="1588" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:112 %mul_i6_20 = dmul i64 %empty_96, i64 %oracle_activations1_load_21

]]></Node>
<StgValue><ssdm name="mul_i6_20"/></StgValue>
</operation>

<operation id="7587" st_id="1588" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:117 %mul_i6_21 = dmul i64 %empty_96, i64 %oracle_activations1_load_22

]]></Node>
<StgValue><ssdm name="mul_i6_21"/></StgValue>
</operation>

<operation id="7588" st_id="1588" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:122 %mul_i6_22 = dmul i64 %empty_96, i64 %oracle_activations1_load_23

]]></Node>
<StgValue><ssdm name="mul_i6_22"/></StgValue>
</operation>

<operation id="7589" st_id="1588" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:127 %mul_i6_23 = dmul i64 %empty_96, i64 %oracle_activations1_load_24

]]></Node>
<StgValue><ssdm name="mul_i6_23"/></StgValue>
</operation>

<operation id="7590" st_id="1588" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:132 %mul_i6_24 = dmul i64 %empty_96, i64 %oracle_activations1_load_25

]]></Node>
<StgValue><ssdm name="mul_i6_24"/></StgValue>
</operation>

<operation id="7591" st_id="1588" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:137 %mul_i6_25 = dmul i64 %empty_96, i64 %oracle_activations1_load_26

]]></Node>
<StgValue><ssdm name="mul_i6_25"/></StgValue>
</operation>

<operation id="7592" st_id="1588" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:142 %mul_i6_26 = dmul i64 %empty_96, i64 %oracle_activations1_load_27

]]></Node>
<StgValue><ssdm name="mul_i6_26"/></StgValue>
</operation>

<operation id="7593" st_id="1588" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:147 %mul_i6_27 = dmul i64 %empty_96, i64 %oracle_activations1_load_28

]]></Node>
<StgValue><ssdm name="mul_i6_27"/></StgValue>
</operation>

<operation id="7594" st_id="1588" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:152 %mul_i6_28 = dmul i64 %empty_96, i64 %oracle_activations1_load_29

]]></Node>
<StgValue><ssdm name="mul_i6_28"/></StgValue>
</operation>
</state>

<state id="1589" st_id="1589">

<operation id="7595" st_id="1589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:98 %or_ln141_17 = or i10 %tmp_14, i10 18

]]></Node>
<StgValue><ssdm name="or_ln141_17"/></StgValue>
</operation>

<operation id="7596" st_id="1589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2973" bw="64" op_0_bw="10">
<![CDATA[
.split50:99 %zext_ln141_17 = zext i10 %or_ln141_17

]]></Node>
<StgValue><ssdm name="zext_ln141_17"/></StgValue>
</operation>

<operation id="7597" st_id="1589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:100 %delta_weights1_addr_18 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_17

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_18"/></StgValue>
</operation>

<operation id="7598" st_id="1589" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2975" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:101 %store_ln141 = store i64 %mul_i6_17, i10 %delta_weights1_addr_18

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7599" st_id="1589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:103 %or_ln141_18 = or i10 %tmp_14, i10 19

]]></Node>
<StgValue><ssdm name="or_ln141_18"/></StgValue>
</operation>

<operation id="7600" st_id="1589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="64" op_0_bw="10">
<![CDATA[
.split50:104 %zext_ln141_18 = zext i10 %or_ln141_18

]]></Node>
<StgValue><ssdm name="zext_ln141_18"/></StgValue>
</operation>

<operation id="7601" st_id="1589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2979" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:105 %delta_weights1_addr_19 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_18

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_19"/></StgValue>
</operation>

<operation id="7602" st_id="1589" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:106 %store_ln141 = store i64 %mul_i6_18, i10 %delta_weights1_addr_19

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7603" st_id="1589" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:107 %mul_i6_19 = dmul i64 %empty_96, i64 %oracle_activations1_load_20

]]></Node>
<StgValue><ssdm name="mul_i6_19"/></StgValue>
</operation>

<operation id="7604" st_id="1589" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:112 %mul_i6_20 = dmul i64 %empty_96, i64 %oracle_activations1_load_21

]]></Node>
<StgValue><ssdm name="mul_i6_20"/></StgValue>
</operation>

<operation id="7605" st_id="1589" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:117 %mul_i6_21 = dmul i64 %empty_96, i64 %oracle_activations1_load_22

]]></Node>
<StgValue><ssdm name="mul_i6_21"/></StgValue>
</operation>

<operation id="7606" st_id="1589" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:122 %mul_i6_22 = dmul i64 %empty_96, i64 %oracle_activations1_load_23

]]></Node>
<StgValue><ssdm name="mul_i6_22"/></StgValue>
</operation>

<operation id="7607" st_id="1589" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:127 %mul_i6_23 = dmul i64 %empty_96, i64 %oracle_activations1_load_24

]]></Node>
<StgValue><ssdm name="mul_i6_23"/></StgValue>
</operation>

<operation id="7608" st_id="1589" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:132 %mul_i6_24 = dmul i64 %empty_96, i64 %oracle_activations1_load_25

]]></Node>
<StgValue><ssdm name="mul_i6_24"/></StgValue>
</operation>

<operation id="7609" st_id="1589" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:137 %mul_i6_25 = dmul i64 %empty_96, i64 %oracle_activations1_load_26

]]></Node>
<StgValue><ssdm name="mul_i6_25"/></StgValue>
</operation>

<operation id="7610" st_id="1589" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:142 %mul_i6_26 = dmul i64 %empty_96, i64 %oracle_activations1_load_27

]]></Node>
<StgValue><ssdm name="mul_i6_26"/></StgValue>
</operation>

<operation id="7611" st_id="1589" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:147 %mul_i6_27 = dmul i64 %empty_96, i64 %oracle_activations1_load_28

]]></Node>
<StgValue><ssdm name="mul_i6_27"/></StgValue>
</operation>

<operation id="7612" st_id="1589" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:152 %mul_i6_28 = dmul i64 %empty_96, i64 %oracle_activations1_load_29

]]></Node>
<StgValue><ssdm name="mul_i6_28"/></StgValue>
</operation>

<operation id="7613" st_id="1589" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:157 %mul_i6_29 = dmul i64 %empty_96, i64 %oracle_activations1_load_30

]]></Node>
<StgValue><ssdm name="mul_i6_29"/></StgValue>
</operation>

<operation id="7614" st_id="1589" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:162 %mul_i6_30 = dmul i64 %empty_96, i64 %oracle_activations1_load_31

]]></Node>
<StgValue><ssdm name="mul_i6_30"/></StgValue>
</operation>
</state>

<state id="1590" st_id="1590">

<operation id="7615" st_id="1590" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:108 %or_ln141_19 = or i10 %tmp_14, i10 20

]]></Node>
<StgValue><ssdm name="or_ln141_19"/></StgValue>
</operation>

<operation id="7616" st_id="1590" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2983" bw="64" op_0_bw="10">
<![CDATA[
.split50:109 %zext_ln141_19 = zext i10 %or_ln141_19

]]></Node>
<StgValue><ssdm name="zext_ln141_19"/></StgValue>
</operation>

<operation id="7617" st_id="1590" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2984" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:110 %delta_weights1_addr_20 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_19

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_20"/></StgValue>
</operation>

<operation id="7618" st_id="1590" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2985" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:111 %store_ln141 = store i64 %mul_i6_19, i10 %delta_weights1_addr_20

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7619" st_id="1590" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2987" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:113 %or_ln141_20 = or i10 %tmp_14, i10 21

]]></Node>
<StgValue><ssdm name="or_ln141_20"/></StgValue>
</operation>

<operation id="7620" st_id="1590" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2988" bw="64" op_0_bw="10">
<![CDATA[
.split50:114 %zext_ln141_20 = zext i10 %or_ln141_20

]]></Node>
<StgValue><ssdm name="zext_ln141_20"/></StgValue>
</operation>

<operation id="7621" st_id="1590" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:115 %delta_weights1_addr_21 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_20

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_21"/></StgValue>
</operation>

<operation id="7622" st_id="1590" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:116 %store_ln141 = store i64 %mul_i6_20, i10 %delta_weights1_addr_21

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7623" st_id="1590" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:117 %mul_i6_21 = dmul i64 %empty_96, i64 %oracle_activations1_load_22

]]></Node>
<StgValue><ssdm name="mul_i6_21"/></StgValue>
</operation>

<operation id="7624" st_id="1590" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:122 %mul_i6_22 = dmul i64 %empty_96, i64 %oracle_activations1_load_23

]]></Node>
<StgValue><ssdm name="mul_i6_22"/></StgValue>
</operation>

<operation id="7625" st_id="1590" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:127 %mul_i6_23 = dmul i64 %empty_96, i64 %oracle_activations1_load_24

]]></Node>
<StgValue><ssdm name="mul_i6_23"/></StgValue>
</operation>

<operation id="7626" st_id="1590" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:132 %mul_i6_24 = dmul i64 %empty_96, i64 %oracle_activations1_load_25

]]></Node>
<StgValue><ssdm name="mul_i6_24"/></StgValue>
</operation>

<operation id="7627" st_id="1590" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:137 %mul_i6_25 = dmul i64 %empty_96, i64 %oracle_activations1_load_26

]]></Node>
<StgValue><ssdm name="mul_i6_25"/></StgValue>
</operation>

<operation id="7628" st_id="1590" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:142 %mul_i6_26 = dmul i64 %empty_96, i64 %oracle_activations1_load_27

]]></Node>
<StgValue><ssdm name="mul_i6_26"/></StgValue>
</operation>

<operation id="7629" st_id="1590" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:147 %mul_i6_27 = dmul i64 %empty_96, i64 %oracle_activations1_load_28

]]></Node>
<StgValue><ssdm name="mul_i6_27"/></StgValue>
</operation>

<operation id="7630" st_id="1590" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:152 %mul_i6_28 = dmul i64 %empty_96, i64 %oracle_activations1_load_29

]]></Node>
<StgValue><ssdm name="mul_i6_28"/></StgValue>
</operation>

<operation id="7631" st_id="1590" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:157 %mul_i6_29 = dmul i64 %empty_96, i64 %oracle_activations1_load_30

]]></Node>
<StgValue><ssdm name="mul_i6_29"/></StgValue>
</operation>

<operation id="7632" st_id="1590" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:162 %mul_i6_30 = dmul i64 %empty_96, i64 %oracle_activations1_load_31

]]></Node>
<StgValue><ssdm name="mul_i6_30"/></StgValue>
</operation>

<operation id="7633" st_id="1590" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:167 %mul_i6_31 = dmul i64 %empty_96, i64 %oracle_activations1_load_32

]]></Node>
<StgValue><ssdm name="mul_i6_31"/></StgValue>
</operation>

<operation id="7634" st_id="1590" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:172 %mul_i6_32 = dmul i64 %empty_96, i64 %oracle_activations1_load_33

]]></Node>
<StgValue><ssdm name="mul_i6_32"/></StgValue>
</operation>
</state>

<state id="1591" st_id="1591">

<operation id="7635" st_id="1591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:118 %or_ln141_21 = or i10 %tmp_14, i10 22

]]></Node>
<StgValue><ssdm name="or_ln141_21"/></StgValue>
</operation>

<operation id="7636" st_id="1591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="64" op_0_bw="10">
<![CDATA[
.split50:119 %zext_ln141_21 = zext i10 %or_ln141_21

]]></Node>
<StgValue><ssdm name="zext_ln141_21"/></StgValue>
</operation>

<operation id="7637" st_id="1591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2994" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:120 %delta_weights1_addr_22 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_21

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_22"/></StgValue>
</operation>

<operation id="7638" st_id="1591" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2995" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:121 %store_ln141 = store i64 %mul_i6_21, i10 %delta_weights1_addr_22

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7639" st_id="1591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2997" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:123 %or_ln141_22 = or i10 %tmp_14, i10 23

]]></Node>
<StgValue><ssdm name="or_ln141_22"/></StgValue>
</operation>

<operation id="7640" st_id="1591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2998" bw="64" op_0_bw="10">
<![CDATA[
.split50:124 %zext_ln141_22 = zext i10 %or_ln141_22

]]></Node>
<StgValue><ssdm name="zext_ln141_22"/></StgValue>
</operation>

<operation id="7641" st_id="1591" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:125 %delta_weights1_addr_23 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_22

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_23"/></StgValue>
</operation>

<operation id="7642" st_id="1591" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3000" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:126 %store_ln141 = store i64 %mul_i6_22, i10 %delta_weights1_addr_23

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7643" st_id="1591" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:127 %mul_i6_23 = dmul i64 %empty_96, i64 %oracle_activations1_load_24

]]></Node>
<StgValue><ssdm name="mul_i6_23"/></StgValue>
</operation>

<operation id="7644" st_id="1591" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:132 %mul_i6_24 = dmul i64 %empty_96, i64 %oracle_activations1_load_25

]]></Node>
<StgValue><ssdm name="mul_i6_24"/></StgValue>
</operation>

<operation id="7645" st_id="1591" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:137 %mul_i6_25 = dmul i64 %empty_96, i64 %oracle_activations1_load_26

]]></Node>
<StgValue><ssdm name="mul_i6_25"/></StgValue>
</operation>

<operation id="7646" st_id="1591" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:142 %mul_i6_26 = dmul i64 %empty_96, i64 %oracle_activations1_load_27

]]></Node>
<StgValue><ssdm name="mul_i6_26"/></StgValue>
</operation>

<operation id="7647" st_id="1591" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:147 %mul_i6_27 = dmul i64 %empty_96, i64 %oracle_activations1_load_28

]]></Node>
<StgValue><ssdm name="mul_i6_27"/></StgValue>
</operation>

<operation id="7648" st_id="1591" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:152 %mul_i6_28 = dmul i64 %empty_96, i64 %oracle_activations1_load_29

]]></Node>
<StgValue><ssdm name="mul_i6_28"/></StgValue>
</operation>

<operation id="7649" st_id="1591" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:157 %mul_i6_29 = dmul i64 %empty_96, i64 %oracle_activations1_load_30

]]></Node>
<StgValue><ssdm name="mul_i6_29"/></StgValue>
</operation>

<operation id="7650" st_id="1591" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:162 %mul_i6_30 = dmul i64 %empty_96, i64 %oracle_activations1_load_31

]]></Node>
<StgValue><ssdm name="mul_i6_30"/></StgValue>
</operation>

<operation id="7651" st_id="1591" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:167 %mul_i6_31 = dmul i64 %empty_96, i64 %oracle_activations1_load_32

]]></Node>
<StgValue><ssdm name="mul_i6_31"/></StgValue>
</operation>

<operation id="7652" st_id="1591" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:172 %mul_i6_32 = dmul i64 %empty_96, i64 %oracle_activations1_load_33

]]></Node>
<StgValue><ssdm name="mul_i6_32"/></StgValue>
</operation>

<operation id="7653" st_id="1591" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:177 %mul_i6_33 = dmul i64 %empty_96, i64 %oracle_activations1_load_34

]]></Node>
<StgValue><ssdm name="mul_i6_33"/></StgValue>
</operation>

<operation id="7654" st_id="1591" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:182 %mul_i6_34 = dmul i64 %empty_96, i64 %oracle_activations1_load_35

]]></Node>
<StgValue><ssdm name="mul_i6_34"/></StgValue>
</operation>
</state>

<state id="1592" st_id="1592">

<operation id="7655" st_id="1592" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:128 %or_ln141_23 = or i10 %tmp_14, i10 24

]]></Node>
<StgValue><ssdm name="or_ln141_23"/></StgValue>
</operation>

<operation id="7656" st_id="1592" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3003" bw="64" op_0_bw="10">
<![CDATA[
.split50:129 %zext_ln141_23 = zext i10 %or_ln141_23

]]></Node>
<StgValue><ssdm name="zext_ln141_23"/></StgValue>
</operation>

<operation id="7657" st_id="1592" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:130 %delta_weights1_addr_24 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_23

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_24"/></StgValue>
</operation>

<operation id="7658" st_id="1592" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3005" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:131 %store_ln141 = store i64 %mul_i6_23, i10 %delta_weights1_addr_24

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7659" st_id="1592" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3007" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:133 %or_ln141_24 = or i10 %tmp_14, i10 25

]]></Node>
<StgValue><ssdm name="or_ln141_24"/></StgValue>
</operation>

<operation id="7660" st_id="1592" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="64" op_0_bw="10">
<![CDATA[
.split50:134 %zext_ln141_24 = zext i10 %or_ln141_24

]]></Node>
<StgValue><ssdm name="zext_ln141_24"/></StgValue>
</operation>

<operation id="7661" st_id="1592" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3009" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:135 %delta_weights1_addr_25 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_24

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_25"/></StgValue>
</operation>

<operation id="7662" st_id="1592" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:136 %store_ln141 = store i64 %mul_i6_24, i10 %delta_weights1_addr_25

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7663" st_id="1592" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:137 %mul_i6_25 = dmul i64 %empty_96, i64 %oracle_activations1_load_26

]]></Node>
<StgValue><ssdm name="mul_i6_25"/></StgValue>
</operation>

<operation id="7664" st_id="1592" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:142 %mul_i6_26 = dmul i64 %empty_96, i64 %oracle_activations1_load_27

]]></Node>
<StgValue><ssdm name="mul_i6_26"/></StgValue>
</operation>

<operation id="7665" st_id="1592" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:147 %mul_i6_27 = dmul i64 %empty_96, i64 %oracle_activations1_load_28

]]></Node>
<StgValue><ssdm name="mul_i6_27"/></StgValue>
</operation>

<operation id="7666" st_id="1592" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:152 %mul_i6_28 = dmul i64 %empty_96, i64 %oracle_activations1_load_29

]]></Node>
<StgValue><ssdm name="mul_i6_28"/></StgValue>
</operation>

<operation id="7667" st_id="1592" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:157 %mul_i6_29 = dmul i64 %empty_96, i64 %oracle_activations1_load_30

]]></Node>
<StgValue><ssdm name="mul_i6_29"/></StgValue>
</operation>

<operation id="7668" st_id="1592" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:162 %mul_i6_30 = dmul i64 %empty_96, i64 %oracle_activations1_load_31

]]></Node>
<StgValue><ssdm name="mul_i6_30"/></StgValue>
</operation>

<operation id="7669" st_id="1592" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:167 %mul_i6_31 = dmul i64 %empty_96, i64 %oracle_activations1_load_32

]]></Node>
<StgValue><ssdm name="mul_i6_31"/></StgValue>
</operation>

<operation id="7670" st_id="1592" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:172 %mul_i6_32 = dmul i64 %empty_96, i64 %oracle_activations1_load_33

]]></Node>
<StgValue><ssdm name="mul_i6_32"/></StgValue>
</operation>

<operation id="7671" st_id="1592" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:177 %mul_i6_33 = dmul i64 %empty_96, i64 %oracle_activations1_load_34

]]></Node>
<StgValue><ssdm name="mul_i6_33"/></StgValue>
</operation>

<operation id="7672" st_id="1592" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:182 %mul_i6_34 = dmul i64 %empty_96, i64 %oracle_activations1_load_35

]]></Node>
<StgValue><ssdm name="mul_i6_34"/></StgValue>
</operation>

<operation id="7673" st_id="1592" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:187 %mul_i6_35 = dmul i64 %empty_96, i64 %oracle_activations1_load_36

]]></Node>
<StgValue><ssdm name="mul_i6_35"/></StgValue>
</operation>

<operation id="7674" st_id="1592" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:192 %mul_i6_36 = dmul i64 %empty_96, i64 %oracle_activations1_load_37

]]></Node>
<StgValue><ssdm name="mul_i6_36"/></StgValue>
</operation>
</state>

<state id="1593" st_id="1593">

<operation id="7675" st_id="1593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3012" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:138 %or_ln141_25 = or i10 %tmp_14, i10 26

]]></Node>
<StgValue><ssdm name="or_ln141_25"/></StgValue>
</operation>

<operation id="7676" st_id="1593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="64" op_0_bw="10">
<![CDATA[
.split50:139 %zext_ln141_25 = zext i10 %or_ln141_25

]]></Node>
<StgValue><ssdm name="zext_ln141_25"/></StgValue>
</operation>

<operation id="7677" st_id="1593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:140 %delta_weights1_addr_26 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_25

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_26"/></StgValue>
</operation>

<operation id="7678" st_id="1593" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:141 %store_ln141 = store i64 %mul_i6_25, i10 %delta_weights1_addr_26

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7679" st_id="1593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3017" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:143 %or_ln141_26 = or i10 %tmp_14, i10 27

]]></Node>
<StgValue><ssdm name="or_ln141_26"/></StgValue>
</operation>

<operation id="7680" st_id="1593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3018" bw="64" op_0_bw="10">
<![CDATA[
.split50:144 %zext_ln141_26 = zext i10 %or_ln141_26

]]></Node>
<StgValue><ssdm name="zext_ln141_26"/></StgValue>
</operation>

<operation id="7681" st_id="1593" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3019" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:145 %delta_weights1_addr_27 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_26

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_27"/></StgValue>
</operation>

<operation id="7682" st_id="1593" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:146 %store_ln141 = store i64 %mul_i6_26, i10 %delta_weights1_addr_27

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7683" st_id="1593" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:147 %mul_i6_27 = dmul i64 %empty_96, i64 %oracle_activations1_load_28

]]></Node>
<StgValue><ssdm name="mul_i6_27"/></StgValue>
</operation>

<operation id="7684" st_id="1593" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:152 %mul_i6_28 = dmul i64 %empty_96, i64 %oracle_activations1_load_29

]]></Node>
<StgValue><ssdm name="mul_i6_28"/></StgValue>
</operation>

<operation id="7685" st_id="1593" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:157 %mul_i6_29 = dmul i64 %empty_96, i64 %oracle_activations1_load_30

]]></Node>
<StgValue><ssdm name="mul_i6_29"/></StgValue>
</operation>

<operation id="7686" st_id="1593" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:162 %mul_i6_30 = dmul i64 %empty_96, i64 %oracle_activations1_load_31

]]></Node>
<StgValue><ssdm name="mul_i6_30"/></StgValue>
</operation>

<operation id="7687" st_id="1593" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:167 %mul_i6_31 = dmul i64 %empty_96, i64 %oracle_activations1_load_32

]]></Node>
<StgValue><ssdm name="mul_i6_31"/></StgValue>
</operation>

<operation id="7688" st_id="1593" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:172 %mul_i6_32 = dmul i64 %empty_96, i64 %oracle_activations1_load_33

]]></Node>
<StgValue><ssdm name="mul_i6_32"/></StgValue>
</operation>

<operation id="7689" st_id="1593" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:177 %mul_i6_33 = dmul i64 %empty_96, i64 %oracle_activations1_load_34

]]></Node>
<StgValue><ssdm name="mul_i6_33"/></StgValue>
</operation>

<operation id="7690" st_id="1593" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:182 %mul_i6_34 = dmul i64 %empty_96, i64 %oracle_activations1_load_35

]]></Node>
<StgValue><ssdm name="mul_i6_34"/></StgValue>
</operation>

<operation id="7691" st_id="1593" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:187 %mul_i6_35 = dmul i64 %empty_96, i64 %oracle_activations1_load_36

]]></Node>
<StgValue><ssdm name="mul_i6_35"/></StgValue>
</operation>

<operation id="7692" st_id="1593" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:192 %mul_i6_36 = dmul i64 %empty_96, i64 %oracle_activations1_load_37

]]></Node>
<StgValue><ssdm name="mul_i6_36"/></StgValue>
</operation>

<operation id="7693" st_id="1593" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:197 %mul_i6_37 = dmul i64 %empty_96, i64 %oracle_activations1_load_38

]]></Node>
<StgValue><ssdm name="mul_i6_37"/></StgValue>
</operation>

<operation id="7694" st_id="1593" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:202 %mul_i6_38 = dmul i64 %empty_96, i64 %oracle_activations1_load_39

]]></Node>
<StgValue><ssdm name="mul_i6_38"/></StgValue>
</operation>
</state>

<state id="1594" st_id="1594">

<operation id="7695" st_id="1594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:148 %or_ln141_27 = or i10 %tmp_14, i10 28

]]></Node>
<StgValue><ssdm name="or_ln141_27"/></StgValue>
</operation>

<operation id="7696" st_id="1594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3023" bw="64" op_0_bw="10">
<![CDATA[
.split50:149 %zext_ln141_27 = zext i10 %or_ln141_27

]]></Node>
<StgValue><ssdm name="zext_ln141_27"/></StgValue>
</operation>

<operation id="7697" st_id="1594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3024" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:150 %delta_weights1_addr_28 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_27

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_28"/></StgValue>
</operation>

<operation id="7698" st_id="1594" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3025" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:151 %store_ln141 = store i64 %mul_i6_27, i10 %delta_weights1_addr_28

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7699" st_id="1594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:153 %or_ln141_28 = or i10 %tmp_14, i10 29

]]></Node>
<StgValue><ssdm name="or_ln141_28"/></StgValue>
</operation>

<operation id="7700" st_id="1594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3028" bw="64" op_0_bw="10">
<![CDATA[
.split50:154 %zext_ln141_28 = zext i10 %or_ln141_28

]]></Node>
<StgValue><ssdm name="zext_ln141_28"/></StgValue>
</operation>

<operation id="7701" st_id="1594" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3029" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:155 %delta_weights1_addr_29 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_28

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_29"/></StgValue>
</operation>

<operation id="7702" st_id="1594" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:156 %store_ln141 = store i64 %mul_i6_28, i10 %delta_weights1_addr_29

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7703" st_id="1594" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:157 %mul_i6_29 = dmul i64 %empty_96, i64 %oracle_activations1_load_30

]]></Node>
<StgValue><ssdm name="mul_i6_29"/></StgValue>
</operation>

<operation id="7704" st_id="1594" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:162 %mul_i6_30 = dmul i64 %empty_96, i64 %oracle_activations1_load_31

]]></Node>
<StgValue><ssdm name="mul_i6_30"/></StgValue>
</operation>

<operation id="7705" st_id="1594" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:167 %mul_i6_31 = dmul i64 %empty_96, i64 %oracle_activations1_load_32

]]></Node>
<StgValue><ssdm name="mul_i6_31"/></StgValue>
</operation>

<operation id="7706" st_id="1594" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:172 %mul_i6_32 = dmul i64 %empty_96, i64 %oracle_activations1_load_33

]]></Node>
<StgValue><ssdm name="mul_i6_32"/></StgValue>
</operation>

<operation id="7707" st_id="1594" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:177 %mul_i6_33 = dmul i64 %empty_96, i64 %oracle_activations1_load_34

]]></Node>
<StgValue><ssdm name="mul_i6_33"/></StgValue>
</operation>

<operation id="7708" st_id="1594" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:182 %mul_i6_34 = dmul i64 %empty_96, i64 %oracle_activations1_load_35

]]></Node>
<StgValue><ssdm name="mul_i6_34"/></StgValue>
</operation>

<operation id="7709" st_id="1594" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:187 %mul_i6_35 = dmul i64 %empty_96, i64 %oracle_activations1_load_36

]]></Node>
<StgValue><ssdm name="mul_i6_35"/></StgValue>
</operation>

<operation id="7710" st_id="1594" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:192 %mul_i6_36 = dmul i64 %empty_96, i64 %oracle_activations1_load_37

]]></Node>
<StgValue><ssdm name="mul_i6_36"/></StgValue>
</operation>

<operation id="7711" st_id="1594" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:197 %mul_i6_37 = dmul i64 %empty_96, i64 %oracle_activations1_load_38

]]></Node>
<StgValue><ssdm name="mul_i6_37"/></StgValue>
</operation>

<operation id="7712" st_id="1594" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:202 %mul_i6_38 = dmul i64 %empty_96, i64 %oracle_activations1_load_39

]]></Node>
<StgValue><ssdm name="mul_i6_38"/></StgValue>
</operation>

<operation id="7713" st_id="1594" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:207 %mul_i6_39 = dmul i64 %empty_96, i64 %oracle_activations1_load_40

]]></Node>
<StgValue><ssdm name="mul_i6_39"/></StgValue>
</operation>

<operation id="7714" st_id="1594" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:212 %mul_i6_40 = dmul i64 %empty_96, i64 %oracle_activations1_load_41

]]></Node>
<StgValue><ssdm name="mul_i6_40"/></StgValue>
</operation>
</state>

<state id="1595" st_id="1595">

<operation id="7715" st_id="1595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:158 %or_ln141_29 = or i10 %tmp_14, i10 30

]]></Node>
<StgValue><ssdm name="or_ln141_29"/></StgValue>
</operation>

<operation id="7716" st_id="1595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="64" op_0_bw="10">
<![CDATA[
.split50:159 %zext_ln141_29 = zext i10 %or_ln141_29

]]></Node>
<StgValue><ssdm name="zext_ln141_29"/></StgValue>
</operation>

<operation id="7717" st_id="1595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3034" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:160 %delta_weights1_addr_30 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_29

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_30"/></StgValue>
</operation>

<operation id="7718" st_id="1595" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:161 %store_ln141 = store i64 %mul_i6_29, i10 %delta_weights1_addr_30

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7719" st_id="1595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3037" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:163 %or_ln141_30 = or i10 %tmp_14, i10 31

]]></Node>
<StgValue><ssdm name="or_ln141_30"/></StgValue>
</operation>

<operation id="7720" st_id="1595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="64" op_0_bw="10">
<![CDATA[
.split50:164 %zext_ln141_30 = zext i10 %or_ln141_30

]]></Node>
<StgValue><ssdm name="zext_ln141_30"/></StgValue>
</operation>

<operation id="7721" st_id="1595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:165 %delta_weights1_addr_31 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_30

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_31"/></StgValue>
</operation>

<operation id="7722" st_id="1595" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3040" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:166 %store_ln141 = store i64 %mul_i6_30, i10 %delta_weights1_addr_31

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7723" st_id="1595" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:167 %mul_i6_31 = dmul i64 %empty_96, i64 %oracle_activations1_load_32

]]></Node>
<StgValue><ssdm name="mul_i6_31"/></StgValue>
</operation>

<operation id="7724" st_id="1595" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:172 %mul_i6_32 = dmul i64 %empty_96, i64 %oracle_activations1_load_33

]]></Node>
<StgValue><ssdm name="mul_i6_32"/></StgValue>
</operation>

<operation id="7725" st_id="1595" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:177 %mul_i6_33 = dmul i64 %empty_96, i64 %oracle_activations1_load_34

]]></Node>
<StgValue><ssdm name="mul_i6_33"/></StgValue>
</operation>

<operation id="7726" st_id="1595" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:182 %mul_i6_34 = dmul i64 %empty_96, i64 %oracle_activations1_load_35

]]></Node>
<StgValue><ssdm name="mul_i6_34"/></StgValue>
</operation>

<operation id="7727" st_id="1595" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:187 %mul_i6_35 = dmul i64 %empty_96, i64 %oracle_activations1_load_36

]]></Node>
<StgValue><ssdm name="mul_i6_35"/></StgValue>
</operation>

<operation id="7728" st_id="1595" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:192 %mul_i6_36 = dmul i64 %empty_96, i64 %oracle_activations1_load_37

]]></Node>
<StgValue><ssdm name="mul_i6_36"/></StgValue>
</operation>

<operation id="7729" st_id="1595" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:197 %mul_i6_37 = dmul i64 %empty_96, i64 %oracle_activations1_load_38

]]></Node>
<StgValue><ssdm name="mul_i6_37"/></StgValue>
</operation>

<operation id="7730" st_id="1595" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:202 %mul_i6_38 = dmul i64 %empty_96, i64 %oracle_activations1_load_39

]]></Node>
<StgValue><ssdm name="mul_i6_38"/></StgValue>
</operation>

<operation id="7731" st_id="1595" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:207 %mul_i6_39 = dmul i64 %empty_96, i64 %oracle_activations1_load_40

]]></Node>
<StgValue><ssdm name="mul_i6_39"/></StgValue>
</operation>

<operation id="7732" st_id="1595" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:212 %mul_i6_40 = dmul i64 %empty_96, i64 %oracle_activations1_load_41

]]></Node>
<StgValue><ssdm name="mul_i6_40"/></StgValue>
</operation>

<operation id="7733" st_id="1595" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:217 %mul_i6_41 = dmul i64 %empty_96, i64 %oracle_activations1_load_42

]]></Node>
<StgValue><ssdm name="mul_i6_41"/></StgValue>
</operation>

<operation id="7734" st_id="1595" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:222 %mul_i6_42 = dmul i64 %empty_96, i64 %oracle_activations1_load_43

]]></Node>
<StgValue><ssdm name="mul_i6_42"/></StgValue>
</operation>
</state>

<state id="1596" st_id="1596">

<operation id="7735" st_id="1596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:168 %or_ln141_31 = or i10 %tmp_14, i10 32

]]></Node>
<StgValue><ssdm name="or_ln141_31"/></StgValue>
</operation>

<operation id="7736" st_id="1596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="64" op_0_bw="10">
<![CDATA[
.split50:169 %zext_ln141_31 = zext i10 %or_ln141_31

]]></Node>
<StgValue><ssdm name="zext_ln141_31"/></StgValue>
</operation>

<operation id="7737" st_id="1596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:170 %delta_weights1_addr_32 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_31

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_32"/></StgValue>
</operation>

<operation id="7738" st_id="1596" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3045" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:171 %store_ln141 = store i64 %mul_i6_31, i10 %delta_weights1_addr_32

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7739" st_id="1596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:173 %or_ln141_32 = or i10 %tmp_14, i10 33

]]></Node>
<StgValue><ssdm name="or_ln141_32"/></StgValue>
</operation>

<operation id="7740" st_id="1596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3048" bw="64" op_0_bw="10">
<![CDATA[
.split50:174 %zext_ln141_32 = zext i10 %or_ln141_32

]]></Node>
<StgValue><ssdm name="zext_ln141_32"/></StgValue>
</operation>

<operation id="7741" st_id="1596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3049" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:175 %delta_weights1_addr_33 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_32

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_33"/></StgValue>
</operation>

<operation id="7742" st_id="1596" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:176 %store_ln141 = store i64 %mul_i6_32, i10 %delta_weights1_addr_33

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7743" st_id="1596" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:177 %mul_i6_33 = dmul i64 %empty_96, i64 %oracle_activations1_load_34

]]></Node>
<StgValue><ssdm name="mul_i6_33"/></StgValue>
</operation>

<operation id="7744" st_id="1596" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:182 %mul_i6_34 = dmul i64 %empty_96, i64 %oracle_activations1_load_35

]]></Node>
<StgValue><ssdm name="mul_i6_34"/></StgValue>
</operation>

<operation id="7745" st_id="1596" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:187 %mul_i6_35 = dmul i64 %empty_96, i64 %oracle_activations1_load_36

]]></Node>
<StgValue><ssdm name="mul_i6_35"/></StgValue>
</operation>

<operation id="7746" st_id="1596" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:192 %mul_i6_36 = dmul i64 %empty_96, i64 %oracle_activations1_load_37

]]></Node>
<StgValue><ssdm name="mul_i6_36"/></StgValue>
</operation>

<operation id="7747" st_id="1596" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:197 %mul_i6_37 = dmul i64 %empty_96, i64 %oracle_activations1_load_38

]]></Node>
<StgValue><ssdm name="mul_i6_37"/></StgValue>
</operation>

<operation id="7748" st_id="1596" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:202 %mul_i6_38 = dmul i64 %empty_96, i64 %oracle_activations1_load_39

]]></Node>
<StgValue><ssdm name="mul_i6_38"/></StgValue>
</operation>

<operation id="7749" st_id="1596" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:207 %mul_i6_39 = dmul i64 %empty_96, i64 %oracle_activations1_load_40

]]></Node>
<StgValue><ssdm name="mul_i6_39"/></StgValue>
</operation>

<operation id="7750" st_id="1596" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:212 %mul_i6_40 = dmul i64 %empty_96, i64 %oracle_activations1_load_41

]]></Node>
<StgValue><ssdm name="mul_i6_40"/></StgValue>
</operation>

<operation id="7751" st_id="1596" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:217 %mul_i6_41 = dmul i64 %empty_96, i64 %oracle_activations1_load_42

]]></Node>
<StgValue><ssdm name="mul_i6_41"/></StgValue>
</operation>

<operation id="7752" st_id="1596" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:222 %mul_i6_42 = dmul i64 %empty_96, i64 %oracle_activations1_load_43

]]></Node>
<StgValue><ssdm name="mul_i6_42"/></StgValue>
</operation>

<operation id="7753" st_id="1596" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:227 %mul_i6_43 = dmul i64 %empty_96, i64 %oracle_activations1_load_44

]]></Node>
<StgValue><ssdm name="mul_i6_43"/></StgValue>
</operation>

<operation id="7754" st_id="1596" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:232 %mul_i6_44 = dmul i64 %empty_96, i64 %oracle_activations1_load_45

]]></Node>
<StgValue><ssdm name="mul_i6_44"/></StgValue>
</operation>
</state>

<state id="1597" st_id="1597">

<operation id="7755" st_id="1597" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:178 %or_ln141_33 = or i10 %tmp_14, i10 34

]]></Node>
<StgValue><ssdm name="or_ln141_33"/></StgValue>
</operation>

<operation id="7756" st_id="1597" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="64" op_0_bw="10">
<![CDATA[
.split50:179 %zext_ln141_33 = zext i10 %or_ln141_33

]]></Node>
<StgValue><ssdm name="zext_ln141_33"/></StgValue>
</operation>

<operation id="7757" st_id="1597" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3054" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:180 %delta_weights1_addr_34 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_33

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_34"/></StgValue>
</operation>

<operation id="7758" st_id="1597" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3055" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:181 %store_ln141 = store i64 %mul_i6_33, i10 %delta_weights1_addr_34

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7759" st_id="1597" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3057" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:183 %or_ln141_34 = or i10 %tmp_14, i10 35

]]></Node>
<StgValue><ssdm name="or_ln141_34"/></StgValue>
</operation>

<operation id="7760" st_id="1597" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="64" op_0_bw="10">
<![CDATA[
.split50:184 %zext_ln141_34 = zext i10 %or_ln141_34

]]></Node>
<StgValue><ssdm name="zext_ln141_34"/></StgValue>
</operation>

<operation id="7761" st_id="1597" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:185 %delta_weights1_addr_35 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_34

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_35"/></StgValue>
</operation>

<operation id="7762" st_id="1597" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:186 %store_ln141 = store i64 %mul_i6_34, i10 %delta_weights1_addr_35

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7763" st_id="1597" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:187 %mul_i6_35 = dmul i64 %empty_96, i64 %oracle_activations1_load_36

]]></Node>
<StgValue><ssdm name="mul_i6_35"/></StgValue>
</operation>

<operation id="7764" st_id="1597" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:192 %mul_i6_36 = dmul i64 %empty_96, i64 %oracle_activations1_load_37

]]></Node>
<StgValue><ssdm name="mul_i6_36"/></StgValue>
</operation>

<operation id="7765" st_id="1597" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:197 %mul_i6_37 = dmul i64 %empty_96, i64 %oracle_activations1_load_38

]]></Node>
<StgValue><ssdm name="mul_i6_37"/></StgValue>
</operation>

<operation id="7766" st_id="1597" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:202 %mul_i6_38 = dmul i64 %empty_96, i64 %oracle_activations1_load_39

]]></Node>
<StgValue><ssdm name="mul_i6_38"/></StgValue>
</operation>

<operation id="7767" st_id="1597" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:207 %mul_i6_39 = dmul i64 %empty_96, i64 %oracle_activations1_load_40

]]></Node>
<StgValue><ssdm name="mul_i6_39"/></StgValue>
</operation>

<operation id="7768" st_id="1597" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:212 %mul_i6_40 = dmul i64 %empty_96, i64 %oracle_activations1_load_41

]]></Node>
<StgValue><ssdm name="mul_i6_40"/></StgValue>
</operation>

<operation id="7769" st_id="1597" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:217 %mul_i6_41 = dmul i64 %empty_96, i64 %oracle_activations1_load_42

]]></Node>
<StgValue><ssdm name="mul_i6_41"/></StgValue>
</operation>

<operation id="7770" st_id="1597" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:222 %mul_i6_42 = dmul i64 %empty_96, i64 %oracle_activations1_load_43

]]></Node>
<StgValue><ssdm name="mul_i6_42"/></StgValue>
</operation>

<operation id="7771" st_id="1597" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:227 %mul_i6_43 = dmul i64 %empty_96, i64 %oracle_activations1_load_44

]]></Node>
<StgValue><ssdm name="mul_i6_43"/></StgValue>
</operation>

<operation id="7772" st_id="1597" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:232 %mul_i6_44 = dmul i64 %empty_96, i64 %oracle_activations1_load_45

]]></Node>
<StgValue><ssdm name="mul_i6_44"/></StgValue>
</operation>

<operation id="7773" st_id="1597" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:237 %mul_i6_45 = dmul i64 %empty_96, i64 %oracle_activations1_load_46

]]></Node>
<StgValue><ssdm name="mul_i6_45"/></StgValue>
</operation>

<operation id="7774" st_id="1597" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:242 %mul_i6_46 = dmul i64 %empty_96, i64 %oracle_activations1_load_47

]]></Node>
<StgValue><ssdm name="mul_i6_46"/></StgValue>
</operation>
</state>

<state id="1598" st_id="1598">

<operation id="7775" st_id="1598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:188 %or_ln141_35 = or i10 %tmp_14, i10 36

]]></Node>
<StgValue><ssdm name="or_ln141_35"/></StgValue>
</operation>

<operation id="7776" st_id="1598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="64" op_0_bw="10">
<![CDATA[
.split50:189 %zext_ln141_35 = zext i10 %or_ln141_35

]]></Node>
<StgValue><ssdm name="zext_ln141_35"/></StgValue>
</operation>

<operation id="7777" st_id="1598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:190 %delta_weights1_addr_36 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_35

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_36"/></StgValue>
</operation>

<operation id="7778" st_id="1598" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:191 %store_ln141 = store i64 %mul_i6_35, i10 %delta_weights1_addr_36

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7779" st_id="1598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:193 %or_ln141_36 = or i10 %tmp_14, i10 37

]]></Node>
<StgValue><ssdm name="or_ln141_36"/></StgValue>
</operation>

<operation id="7780" st_id="1598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="64" op_0_bw="10">
<![CDATA[
.split50:194 %zext_ln141_36 = zext i10 %or_ln141_36

]]></Node>
<StgValue><ssdm name="zext_ln141_36"/></StgValue>
</operation>

<operation id="7781" st_id="1598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:195 %delta_weights1_addr_37 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_36

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_37"/></StgValue>
</operation>

<operation id="7782" st_id="1598" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:196 %store_ln141 = store i64 %mul_i6_36, i10 %delta_weights1_addr_37

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7783" st_id="1598" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:197 %mul_i6_37 = dmul i64 %empty_96, i64 %oracle_activations1_load_38

]]></Node>
<StgValue><ssdm name="mul_i6_37"/></StgValue>
</operation>

<operation id="7784" st_id="1598" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:202 %mul_i6_38 = dmul i64 %empty_96, i64 %oracle_activations1_load_39

]]></Node>
<StgValue><ssdm name="mul_i6_38"/></StgValue>
</operation>

<operation id="7785" st_id="1598" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:207 %mul_i6_39 = dmul i64 %empty_96, i64 %oracle_activations1_load_40

]]></Node>
<StgValue><ssdm name="mul_i6_39"/></StgValue>
</operation>

<operation id="7786" st_id="1598" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:212 %mul_i6_40 = dmul i64 %empty_96, i64 %oracle_activations1_load_41

]]></Node>
<StgValue><ssdm name="mul_i6_40"/></StgValue>
</operation>

<operation id="7787" st_id="1598" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:217 %mul_i6_41 = dmul i64 %empty_96, i64 %oracle_activations1_load_42

]]></Node>
<StgValue><ssdm name="mul_i6_41"/></StgValue>
</operation>

<operation id="7788" st_id="1598" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:222 %mul_i6_42 = dmul i64 %empty_96, i64 %oracle_activations1_load_43

]]></Node>
<StgValue><ssdm name="mul_i6_42"/></StgValue>
</operation>

<operation id="7789" st_id="1598" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:227 %mul_i6_43 = dmul i64 %empty_96, i64 %oracle_activations1_load_44

]]></Node>
<StgValue><ssdm name="mul_i6_43"/></StgValue>
</operation>

<operation id="7790" st_id="1598" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:232 %mul_i6_44 = dmul i64 %empty_96, i64 %oracle_activations1_load_45

]]></Node>
<StgValue><ssdm name="mul_i6_44"/></StgValue>
</operation>

<operation id="7791" st_id="1598" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:237 %mul_i6_45 = dmul i64 %empty_96, i64 %oracle_activations1_load_46

]]></Node>
<StgValue><ssdm name="mul_i6_45"/></StgValue>
</operation>

<operation id="7792" st_id="1598" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:242 %mul_i6_46 = dmul i64 %empty_96, i64 %oracle_activations1_load_47

]]></Node>
<StgValue><ssdm name="mul_i6_46"/></StgValue>
</operation>

<operation id="7793" st_id="1598" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:247 %mul_i6_47 = dmul i64 %empty_96, i64 %oracle_activations1_load_48

]]></Node>
<StgValue><ssdm name="mul_i6_47"/></StgValue>
</operation>

<operation id="7794" st_id="1598" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:252 %mul_i6_48 = dmul i64 %empty_96, i64 %oracle_activations1_load_49

]]></Node>
<StgValue><ssdm name="mul_i6_48"/></StgValue>
</operation>
</state>

<state id="1599" st_id="1599">

<operation id="7795" st_id="1599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3072" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:198 %or_ln141_37 = or i10 %tmp_14, i10 38

]]></Node>
<StgValue><ssdm name="or_ln141_37"/></StgValue>
</operation>

<operation id="7796" st_id="1599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="64" op_0_bw="10">
<![CDATA[
.split50:199 %zext_ln141_37 = zext i10 %or_ln141_37

]]></Node>
<StgValue><ssdm name="zext_ln141_37"/></StgValue>
</operation>

<operation id="7797" st_id="1599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:200 %delta_weights1_addr_38 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_37

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_38"/></StgValue>
</operation>

<operation id="7798" st_id="1599" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3075" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:201 %store_ln141 = store i64 %mul_i6_37, i10 %delta_weights1_addr_38

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7799" st_id="1599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:203 %or_ln141_38 = or i10 %tmp_14, i10 39

]]></Node>
<StgValue><ssdm name="or_ln141_38"/></StgValue>
</operation>

<operation id="7800" st_id="1599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="64" op_0_bw="10">
<![CDATA[
.split50:204 %zext_ln141_38 = zext i10 %or_ln141_38

]]></Node>
<StgValue><ssdm name="zext_ln141_38"/></StgValue>
</operation>

<operation id="7801" st_id="1599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3079" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:205 %delta_weights1_addr_39 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_38

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_39"/></StgValue>
</operation>

<operation id="7802" st_id="1599" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3080" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:206 %store_ln141 = store i64 %mul_i6_38, i10 %delta_weights1_addr_39

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7803" st_id="1599" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:207 %mul_i6_39 = dmul i64 %empty_96, i64 %oracle_activations1_load_40

]]></Node>
<StgValue><ssdm name="mul_i6_39"/></StgValue>
</operation>

<operation id="7804" st_id="1599" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:212 %mul_i6_40 = dmul i64 %empty_96, i64 %oracle_activations1_load_41

]]></Node>
<StgValue><ssdm name="mul_i6_40"/></StgValue>
</operation>

<operation id="7805" st_id="1599" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:217 %mul_i6_41 = dmul i64 %empty_96, i64 %oracle_activations1_load_42

]]></Node>
<StgValue><ssdm name="mul_i6_41"/></StgValue>
</operation>

<operation id="7806" st_id="1599" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:222 %mul_i6_42 = dmul i64 %empty_96, i64 %oracle_activations1_load_43

]]></Node>
<StgValue><ssdm name="mul_i6_42"/></StgValue>
</operation>

<operation id="7807" st_id="1599" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:227 %mul_i6_43 = dmul i64 %empty_96, i64 %oracle_activations1_load_44

]]></Node>
<StgValue><ssdm name="mul_i6_43"/></StgValue>
</operation>

<operation id="7808" st_id="1599" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:232 %mul_i6_44 = dmul i64 %empty_96, i64 %oracle_activations1_load_45

]]></Node>
<StgValue><ssdm name="mul_i6_44"/></StgValue>
</operation>

<operation id="7809" st_id="1599" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:237 %mul_i6_45 = dmul i64 %empty_96, i64 %oracle_activations1_load_46

]]></Node>
<StgValue><ssdm name="mul_i6_45"/></StgValue>
</operation>

<operation id="7810" st_id="1599" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:242 %mul_i6_46 = dmul i64 %empty_96, i64 %oracle_activations1_load_47

]]></Node>
<StgValue><ssdm name="mul_i6_46"/></StgValue>
</operation>

<operation id="7811" st_id="1599" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:247 %mul_i6_47 = dmul i64 %empty_96, i64 %oracle_activations1_load_48

]]></Node>
<StgValue><ssdm name="mul_i6_47"/></StgValue>
</operation>

<operation id="7812" st_id="1599" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:252 %mul_i6_48 = dmul i64 %empty_96, i64 %oracle_activations1_load_49

]]></Node>
<StgValue><ssdm name="mul_i6_48"/></StgValue>
</operation>

<operation id="7813" st_id="1599" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:257 %mul_i6_49 = dmul i64 %empty_96, i64 %oracle_activations1_load_50

]]></Node>
<StgValue><ssdm name="mul_i6_49"/></StgValue>
</operation>

<operation id="7814" st_id="1599" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:262 %mul_i6_50 = dmul i64 %empty_96, i64 %oracle_activations1_load_51

]]></Node>
<StgValue><ssdm name="mul_i6_50"/></StgValue>
</operation>
</state>

<state id="1600" st_id="1600">

<operation id="7815" st_id="1600" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:208 %or_ln141_39 = or i10 %tmp_14, i10 40

]]></Node>
<StgValue><ssdm name="or_ln141_39"/></StgValue>
</operation>

<operation id="7816" st_id="1600" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="64" op_0_bw="10">
<![CDATA[
.split50:209 %zext_ln141_39 = zext i10 %or_ln141_39

]]></Node>
<StgValue><ssdm name="zext_ln141_39"/></StgValue>
</operation>

<operation id="7817" st_id="1600" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:210 %delta_weights1_addr_40 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_39

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_40"/></StgValue>
</operation>

<operation id="7818" st_id="1600" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:211 %store_ln141 = store i64 %mul_i6_39, i10 %delta_weights1_addr_40

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7819" st_id="1600" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3087" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:213 %or_ln141_40 = or i10 %tmp_14, i10 41

]]></Node>
<StgValue><ssdm name="or_ln141_40"/></StgValue>
</operation>

<operation id="7820" st_id="1600" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3088" bw="64" op_0_bw="10">
<![CDATA[
.split50:214 %zext_ln141_40 = zext i10 %or_ln141_40

]]></Node>
<StgValue><ssdm name="zext_ln141_40"/></StgValue>
</operation>

<operation id="7821" st_id="1600" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:215 %delta_weights1_addr_41 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_40

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_41"/></StgValue>
</operation>

<operation id="7822" st_id="1600" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:216 %store_ln141 = store i64 %mul_i6_40, i10 %delta_weights1_addr_41

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7823" st_id="1600" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:217 %mul_i6_41 = dmul i64 %empty_96, i64 %oracle_activations1_load_42

]]></Node>
<StgValue><ssdm name="mul_i6_41"/></StgValue>
</operation>

<operation id="7824" st_id="1600" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:222 %mul_i6_42 = dmul i64 %empty_96, i64 %oracle_activations1_load_43

]]></Node>
<StgValue><ssdm name="mul_i6_42"/></StgValue>
</operation>

<operation id="7825" st_id="1600" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:227 %mul_i6_43 = dmul i64 %empty_96, i64 %oracle_activations1_load_44

]]></Node>
<StgValue><ssdm name="mul_i6_43"/></StgValue>
</operation>

<operation id="7826" st_id="1600" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:232 %mul_i6_44 = dmul i64 %empty_96, i64 %oracle_activations1_load_45

]]></Node>
<StgValue><ssdm name="mul_i6_44"/></StgValue>
</operation>

<operation id="7827" st_id="1600" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:237 %mul_i6_45 = dmul i64 %empty_96, i64 %oracle_activations1_load_46

]]></Node>
<StgValue><ssdm name="mul_i6_45"/></StgValue>
</operation>

<operation id="7828" st_id="1600" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:242 %mul_i6_46 = dmul i64 %empty_96, i64 %oracle_activations1_load_47

]]></Node>
<StgValue><ssdm name="mul_i6_46"/></StgValue>
</operation>

<operation id="7829" st_id="1600" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:247 %mul_i6_47 = dmul i64 %empty_96, i64 %oracle_activations1_load_48

]]></Node>
<StgValue><ssdm name="mul_i6_47"/></StgValue>
</operation>

<operation id="7830" st_id="1600" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:252 %mul_i6_48 = dmul i64 %empty_96, i64 %oracle_activations1_load_49

]]></Node>
<StgValue><ssdm name="mul_i6_48"/></StgValue>
</operation>

<operation id="7831" st_id="1600" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:257 %mul_i6_49 = dmul i64 %empty_96, i64 %oracle_activations1_load_50

]]></Node>
<StgValue><ssdm name="mul_i6_49"/></StgValue>
</operation>

<operation id="7832" st_id="1600" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:262 %mul_i6_50 = dmul i64 %empty_96, i64 %oracle_activations1_load_51

]]></Node>
<StgValue><ssdm name="mul_i6_50"/></StgValue>
</operation>

<operation id="7833" st_id="1600" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:267 %mul_i6_51 = dmul i64 %empty_96, i64 %oracle_activations1_load_52

]]></Node>
<StgValue><ssdm name="mul_i6_51"/></StgValue>
</operation>

<operation id="7834" st_id="1600" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:272 %mul_i6_52 = dmul i64 %empty_96, i64 %oracle_activations1_load_53

]]></Node>
<StgValue><ssdm name="mul_i6_52"/></StgValue>
</operation>
</state>

<state id="1601" st_id="1601">

<operation id="7835" st_id="1601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3092" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:218 %or_ln141_41 = or i10 %tmp_14, i10 42

]]></Node>
<StgValue><ssdm name="or_ln141_41"/></StgValue>
</operation>

<operation id="7836" st_id="1601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3093" bw="64" op_0_bw="10">
<![CDATA[
.split50:219 %zext_ln141_41 = zext i10 %or_ln141_41

]]></Node>
<StgValue><ssdm name="zext_ln141_41"/></StgValue>
</operation>

<operation id="7837" st_id="1601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:220 %delta_weights1_addr_42 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_41

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_42"/></StgValue>
</operation>

<operation id="7838" st_id="1601" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:221 %store_ln141 = store i64 %mul_i6_41, i10 %delta_weights1_addr_42

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7839" st_id="1601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:223 %or_ln141_42 = or i10 %tmp_14, i10 43

]]></Node>
<StgValue><ssdm name="or_ln141_42"/></StgValue>
</operation>

<operation id="7840" st_id="1601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3098" bw="64" op_0_bw="10">
<![CDATA[
.split50:224 %zext_ln141_42 = zext i10 %or_ln141_42

]]></Node>
<StgValue><ssdm name="zext_ln141_42"/></StgValue>
</operation>

<operation id="7841" st_id="1601" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3099" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:225 %delta_weights1_addr_43 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_42

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_43"/></StgValue>
</operation>

<operation id="7842" st_id="1601" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:226 %store_ln141 = store i64 %mul_i6_42, i10 %delta_weights1_addr_43

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7843" st_id="1601" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:227 %mul_i6_43 = dmul i64 %empty_96, i64 %oracle_activations1_load_44

]]></Node>
<StgValue><ssdm name="mul_i6_43"/></StgValue>
</operation>

<operation id="7844" st_id="1601" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:232 %mul_i6_44 = dmul i64 %empty_96, i64 %oracle_activations1_load_45

]]></Node>
<StgValue><ssdm name="mul_i6_44"/></StgValue>
</operation>

<operation id="7845" st_id="1601" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:237 %mul_i6_45 = dmul i64 %empty_96, i64 %oracle_activations1_load_46

]]></Node>
<StgValue><ssdm name="mul_i6_45"/></StgValue>
</operation>

<operation id="7846" st_id="1601" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:242 %mul_i6_46 = dmul i64 %empty_96, i64 %oracle_activations1_load_47

]]></Node>
<StgValue><ssdm name="mul_i6_46"/></StgValue>
</operation>

<operation id="7847" st_id="1601" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:247 %mul_i6_47 = dmul i64 %empty_96, i64 %oracle_activations1_load_48

]]></Node>
<StgValue><ssdm name="mul_i6_47"/></StgValue>
</operation>

<operation id="7848" st_id="1601" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:252 %mul_i6_48 = dmul i64 %empty_96, i64 %oracle_activations1_load_49

]]></Node>
<StgValue><ssdm name="mul_i6_48"/></StgValue>
</operation>

<operation id="7849" st_id="1601" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:257 %mul_i6_49 = dmul i64 %empty_96, i64 %oracle_activations1_load_50

]]></Node>
<StgValue><ssdm name="mul_i6_49"/></StgValue>
</operation>

<operation id="7850" st_id="1601" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:262 %mul_i6_50 = dmul i64 %empty_96, i64 %oracle_activations1_load_51

]]></Node>
<StgValue><ssdm name="mul_i6_50"/></StgValue>
</operation>

<operation id="7851" st_id="1601" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:267 %mul_i6_51 = dmul i64 %empty_96, i64 %oracle_activations1_load_52

]]></Node>
<StgValue><ssdm name="mul_i6_51"/></StgValue>
</operation>

<operation id="7852" st_id="1601" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:272 %mul_i6_52 = dmul i64 %empty_96, i64 %oracle_activations1_load_53

]]></Node>
<StgValue><ssdm name="mul_i6_52"/></StgValue>
</operation>

<operation id="7853" st_id="1601" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:277 %mul_i6_53 = dmul i64 %empty_96, i64 %oracle_activations1_load_54

]]></Node>
<StgValue><ssdm name="mul_i6_53"/></StgValue>
</operation>

<operation id="7854" st_id="1601" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:282 %mul_i6_54 = dmul i64 %empty_96, i64 %oracle_activations1_load_55

]]></Node>
<StgValue><ssdm name="mul_i6_54"/></StgValue>
</operation>
</state>

<state id="1602" st_id="1602">

<operation id="7855" st_id="1602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3102" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:228 %or_ln141_43 = or i10 %tmp_14, i10 44

]]></Node>
<StgValue><ssdm name="or_ln141_43"/></StgValue>
</operation>

<operation id="7856" st_id="1602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="64" op_0_bw="10">
<![CDATA[
.split50:229 %zext_ln141_43 = zext i10 %or_ln141_43

]]></Node>
<StgValue><ssdm name="zext_ln141_43"/></StgValue>
</operation>

<operation id="7857" st_id="1602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:230 %delta_weights1_addr_44 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_43

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_44"/></StgValue>
</operation>

<operation id="7858" st_id="1602" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:231 %store_ln141 = store i64 %mul_i6_43, i10 %delta_weights1_addr_44

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7859" st_id="1602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3107" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:233 %or_ln141_44 = or i10 %tmp_14, i10 45

]]></Node>
<StgValue><ssdm name="or_ln141_44"/></StgValue>
</operation>

<operation id="7860" st_id="1602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="64" op_0_bw="10">
<![CDATA[
.split50:234 %zext_ln141_44 = zext i10 %or_ln141_44

]]></Node>
<StgValue><ssdm name="zext_ln141_44"/></StgValue>
</operation>

<operation id="7861" st_id="1602" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:235 %delta_weights1_addr_45 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_44

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_45"/></StgValue>
</operation>

<operation id="7862" st_id="1602" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:236 %store_ln141 = store i64 %mul_i6_44, i10 %delta_weights1_addr_45

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7863" st_id="1602" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:237 %mul_i6_45 = dmul i64 %empty_96, i64 %oracle_activations1_load_46

]]></Node>
<StgValue><ssdm name="mul_i6_45"/></StgValue>
</operation>

<operation id="7864" st_id="1602" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:242 %mul_i6_46 = dmul i64 %empty_96, i64 %oracle_activations1_load_47

]]></Node>
<StgValue><ssdm name="mul_i6_46"/></StgValue>
</operation>

<operation id="7865" st_id="1602" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:247 %mul_i6_47 = dmul i64 %empty_96, i64 %oracle_activations1_load_48

]]></Node>
<StgValue><ssdm name="mul_i6_47"/></StgValue>
</operation>

<operation id="7866" st_id="1602" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:252 %mul_i6_48 = dmul i64 %empty_96, i64 %oracle_activations1_load_49

]]></Node>
<StgValue><ssdm name="mul_i6_48"/></StgValue>
</operation>

<operation id="7867" st_id="1602" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:257 %mul_i6_49 = dmul i64 %empty_96, i64 %oracle_activations1_load_50

]]></Node>
<StgValue><ssdm name="mul_i6_49"/></StgValue>
</operation>

<operation id="7868" st_id="1602" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:262 %mul_i6_50 = dmul i64 %empty_96, i64 %oracle_activations1_load_51

]]></Node>
<StgValue><ssdm name="mul_i6_50"/></StgValue>
</operation>

<operation id="7869" st_id="1602" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:267 %mul_i6_51 = dmul i64 %empty_96, i64 %oracle_activations1_load_52

]]></Node>
<StgValue><ssdm name="mul_i6_51"/></StgValue>
</operation>

<operation id="7870" st_id="1602" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:272 %mul_i6_52 = dmul i64 %empty_96, i64 %oracle_activations1_load_53

]]></Node>
<StgValue><ssdm name="mul_i6_52"/></StgValue>
</operation>

<operation id="7871" st_id="1602" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:277 %mul_i6_53 = dmul i64 %empty_96, i64 %oracle_activations1_load_54

]]></Node>
<StgValue><ssdm name="mul_i6_53"/></StgValue>
</operation>

<operation id="7872" st_id="1602" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:282 %mul_i6_54 = dmul i64 %empty_96, i64 %oracle_activations1_load_55

]]></Node>
<StgValue><ssdm name="mul_i6_54"/></StgValue>
</operation>

<operation id="7873" st_id="1602" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:287 %mul_i6_55 = dmul i64 %empty_96, i64 %oracle_activations1_load_56

]]></Node>
<StgValue><ssdm name="mul_i6_55"/></StgValue>
</operation>

<operation id="7874" st_id="1602" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:292 %mul_i6_56 = dmul i64 %empty_96, i64 %oracle_activations1_load_57

]]></Node>
<StgValue><ssdm name="mul_i6_56"/></StgValue>
</operation>
</state>

<state id="1603" st_id="1603">

<operation id="7875" st_id="1603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:238 %or_ln141_45 = or i10 %tmp_14, i10 46

]]></Node>
<StgValue><ssdm name="or_ln141_45"/></StgValue>
</operation>

<operation id="7876" st_id="1603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="64" op_0_bw="10">
<![CDATA[
.split50:239 %zext_ln141_45 = zext i10 %or_ln141_45

]]></Node>
<StgValue><ssdm name="zext_ln141_45"/></StgValue>
</operation>

<operation id="7877" st_id="1603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:240 %delta_weights1_addr_46 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_45

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_46"/></StgValue>
</operation>

<operation id="7878" st_id="1603" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:241 %store_ln141 = store i64 %mul_i6_45, i10 %delta_weights1_addr_46

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7879" st_id="1603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:243 %or_ln141_46 = or i10 %tmp_14, i10 47

]]></Node>
<StgValue><ssdm name="or_ln141_46"/></StgValue>
</operation>

<operation id="7880" st_id="1603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="64" op_0_bw="10">
<![CDATA[
.split50:244 %zext_ln141_46 = zext i10 %or_ln141_46

]]></Node>
<StgValue><ssdm name="zext_ln141_46"/></StgValue>
</operation>

<operation id="7881" st_id="1603" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3119" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:245 %delta_weights1_addr_47 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_46

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_47"/></StgValue>
</operation>

<operation id="7882" st_id="1603" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:246 %store_ln141 = store i64 %mul_i6_46, i10 %delta_weights1_addr_47

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7883" st_id="1603" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:247 %mul_i6_47 = dmul i64 %empty_96, i64 %oracle_activations1_load_48

]]></Node>
<StgValue><ssdm name="mul_i6_47"/></StgValue>
</operation>

<operation id="7884" st_id="1603" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:252 %mul_i6_48 = dmul i64 %empty_96, i64 %oracle_activations1_load_49

]]></Node>
<StgValue><ssdm name="mul_i6_48"/></StgValue>
</operation>

<operation id="7885" st_id="1603" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:257 %mul_i6_49 = dmul i64 %empty_96, i64 %oracle_activations1_load_50

]]></Node>
<StgValue><ssdm name="mul_i6_49"/></StgValue>
</operation>

<operation id="7886" st_id="1603" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:262 %mul_i6_50 = dmul i64 %empty_96, i64 %oracle_activations1_load_51

]]></Node>
<StgValue><ssdm name="mul_i6_50"/></StgValue>
</operation>

<operation id="7887" st_id="1603" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:267 %mul_i6_51 = dmul i64 %empty_96, i64 %oracle_activations1_load_52

]]></Node>
<StgValue><ssdm name="mul_i6_51"/></StgValue>
</operation>

<operation id="7888" st_id="1603" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:272 %mul_i6_52 = dmul i64 %empty_96, i64 %oracle_activations1_load_53

]]></Node>
<StgValue><ssdm name="mul_i6_52"/></StgValue>
</operation>

<operation id="7889" st_id="1603" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:277 %mul_i6_53 = dmul i64 %empty_96, i64 %oracle_activations1_load_54

]]></Node>
<StgValue><ssdm name="mul_i6_53"/></StgValue>
</operation>

<operation id="7890" st_id="1603" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:282 %mul_i6_54 = dmul i64 %empty_96, i64 %oracle_activations1_load_55

]]></Node>
<StgValue><ssdm name="mul_i6_54"/></StgValue>
</operation>

<operation id="7891" st_id="1603" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:287 %mul_i6_55 = dmul i64 %empty_96, i64 %oracle_activations1_load_56

]]></Node>
<StgValue><ssdm name="mul_i6_55"/></StgValue>
</operation>

<operation id="7892" st_id="1603" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:292 %mul_i6_56 = dmul i64 %empty_96, i64 %oracle_activations1_load_57

]]></Node>
<StgValue><ssdm name="mul_i6_56"/></StgValue>
</operation>

<operation id="7893" st_id="1603" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:297 %mul_i6_57 = dmul i64 %empty_96, i64 %oracle_activations1_load_58

]]></Node>
<StgValue><ssdm name="mul_i6_57"/></StgValue>
</operation>

<operation id="7894" st_id="1603" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:302 %mul_i6_58 = dmul i64 %empty_96, i64 %oracle_activations1_load_59

]]></Node>
<StgValue><ssdm name="mul_i6_58"/></StgValue>
</operation>
</state>

<state id="1604" st_id="1604">

<operation id="7895" st_id="1604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3122" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:248 %or_ln141_47 = or i10 %tmp_14, i10 48

]]></Node>
<StgValue><ssdm name="or_ln141_47"/></StgValue>
</operation>

<operation id="7896" st_id="1604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3123" bw="64" op_0_bw="10">
<![CDATA[
.split50:249 %zext_ln141_47 = zext i10 %or_ln141_47

]]></Node>
<StgValue><ssdm name="zext_ln141_47"/></StgValue>
</operation>

<operation id="7897" st_id="1604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:250 %delta_weights1_addr_48 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_47

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_48"/></StgValue>
</operation>

<operation id="7898" st_id="1604" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:251 %store_ln141 = store i64 %mul_i6_47, i10 %delta_weights1_addr_48

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7899" st_id="1604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:253 %or_ln141_48 = or i10 %tmp_14, i10 49

]]></Node>
<StgValue><ssdm name="or_ln141_48"/></StgValue>
</operation>

<operation id="7900" st_id="1604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="64" op_0_bw="10">
<![CDATA[
.split50:254 %zext_ln141_48 = zext i10 %or_ln141_48

]]></Node>
<StgValue><ssdm name="zext_ln141_48"/></StgValue>
</operation>

<operation id="7901" st_id="1604" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:255 %delta_weights1_addr_49 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_48

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_49"/></StgValue>
</operation>

<operation id="7902" st_id="1604" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:256 %store_ln141 = store i64 %mul_i6_48, i10 %delta_weights1_addr_49

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7903" st_id="1604" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:257 %mul_i6_49 = dmul i64 %empty_96, i64 %oracle_activations1_load_50

]]></Node>
<StgValue><ssdm name="mul_i6_49"/></StgValue>
</operation>

<operation id="7904" st_id="1604" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:262 %mul_i6_50 = dmul i64 %empty_96, i64 %oracle_activations1_load_51

]]></Node>
<StgValue><ssdm name="mul_i6_50"/></StgValue>
</operation>

<operation id="7905" st_id="1604" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:267 %mul_i6_51 = dmul i64 %empty_96, i64 %oracle_activations1_load_52

]]></Node>
<StgValue><ssdm name="mul_i6_51"/></StgValue>
</operation>

<operation id="7906" st_id="1604" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:272 %mul_i6_52 = dmul i64 %empty_96, i64 %oracle_activations1_load_53

]]></Node>
<StgValue><ssdm name="mul_i6_52"/></StgValue>
</operation>

<operation id="7907" st_id="1604" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:277 %mul_i6_53 = dmul i64 %empty_96, i64 %oracle_activations1_load_54

]]></Node>
<StgValue><ssdm name="mul_i6_53"/></StgValue>
</operation>

<operation id="7908" st_id="1604" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:282 %mul_i6_54 = dmul i64 %empty_96, i64 %oracle_activations1_load_55

]]></Node>
<StgValue><ssdm name="mul_i6_54"/></StgValue>
</operation>

<operation id="7909" st_id="1604" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:287 %mul_i6_55 = dmul i64 %empty_96, i64 %oracle_activations1_load_56

]]></Node>
<StgValue><ssdm name="mul_i6_55"/></StgValue>
</operation>

<operation id="7910" st_id="1604" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:292 %mul_i6_56 = dmul i64 %empty_96, i64 %oracle_activations1_load_57

]]></Node>
<StgValue><ssdm name="mul_i6_56"/></StgValue>
</operation>

<operation id="7911" st_id="1604" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:297 %mul_i6_57 = dmul i64 %empty_96, i64 %oracle_activations1_load_58

]]></Node>
<StgValue><ssdm name="mul_i6_57"/></StgValue>
</operation>

<operation id="7912" st_id="1604" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:302 %mul_i6_58 = dmul i64 %empty_96, i64 %oracle_activations1_load_59

]]></Node>
<StgValue><ssdm name="mul_i6_58"/></StgValue>
</operation>

<operation id="7913" st_id="1604" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:307 %mul_i6_59 = dmul i64 %empty_96, i64 %oracle_activations1_load_60

]]></Node>
<StgValue><ssdm name="mul_i6_59"/></StgValue>
</operation>

<operation id="7914" st_id="1604" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:312 %mul_i6_60 = dmul i64 %empty_96, i64 %oracle_activations1_load_61

]]></Node>
<StgValue><ssdm name="mul_i6_60"/></StgValue>
</operation>
</state>

<state id="1605" st_id="1605">

<operation id="7915" st_id="1605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:258 %or_ln141_49 = or i10 %tmp_14, i10 50

]]></Node>
<StgValue><ssdm name="or_ln141_49"/></StgValue>
</operation>

<operation id="7916" st_id="1605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="64" op_0_bw="10">
<![CDATA[
.split50:259 %zext_ln141_49 = zext i10 %or_ln141_49

]]></Node>
<StgValue><ssdm name="zext_ln141_49"/></StgValue>
</operation>

<operation id="7917" st_id="1605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:260 %delta_weights1_addr_50 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_49

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_50"/></StgValue>
</operation>

<operation id="7918" st_id="1605" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:261 %store_ln141 = store i64 %mul_i6_49, i10 %delta_weights1_addr_50

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7919" st_id="1605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:263 %or_ln141_50 = or i10 %tmp_14, i10 51

]]></Node>
<StgValue><ssdm name="or_ln141_50"/></StgValue>
</operation>

<operation id="7920" st_id="1605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3138" bw="64" op_0_bw="10">
<![CDATA[
.split50:264 %zext_ln141_50 = zext i10 %or_ln141_50

]]></Node>
<StgValue><ssdm name="zext_ln141_50"/></StgValue>
</operation>

<operation id="7921" st_id="1605" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:265 %delta_weights1_addr_51 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_50

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_51"/></StgValue>
</operation>

<operation id="7922" st_id="1605" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:266 %store_ln141 = store i64 %mul_i6_50, i10 %delta_weights1_addr_51

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7923" st_id="1605" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:267 %mul_i6_51 = dmul i64 %empty_96, i64 %oracle_activations1_load_52

]]></Node>
<StgValue><ssdm name="mul_i6_51"/></StgValue>
</operation>

<operation id="7924" st_id="1605" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:272 %mul_i6_52 = dmul i64 %empty_96, i64 %oracle_activations1_load_53

]]></Node>
<StgValue><ssdm name="mul_i6_52"/></StgValue>
</operation>

<operation id="7925" st_id="1605" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:277 %mul_i6_53 = dmul i64 %empty_96, i64 %oracle_activations1_load_54

]]></Node>
<StgValue><ssdm name="mul_i6_53"/></StgValue>
</operation>

<operation id="7926" st_id="1605" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:282 %mul_i6_54 = dmul i64 %empty_96, i64 %oracle_activations1_load_55

]]></Node>
<StgValue><ssdm name="mul_i6_54"/></StgValue>
</operation>

<operation id="7927" st_id="1605" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:287 %mul_i6_55 = dmul i64 %empty_96, i64 %oracle_activations1_load_56

]]></Node>
<StgValue><ssdm name="mul_i6_55"/></StgValue>
</operation>

<operation id="7928" st_id="1605" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:292 %mul_i6_56 = dmul i64 %empty_96, i64 %oracle_activations1_load_57

]]></Node>
<StgValue><ssdm name="mul_i6_56"/></StgValue>
</operation>

<operation id="7929" st_id="1605" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:297 %mul_i6_57 = dmul i64 %empty_96, i64 %oracle_activations1_load_58

]]></Node>
<StgValue><ssdm name="mul_i6_57"/></StgValue>
</operation>

<operation id="7930" st_id="1605" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:302 %mul_i6_58 = dmul i64 %empty_96, i64 %oracle_activations1_load_59

]]></Node>
<StgValue><ssdm name="mul_i6_58"/></StgValue>
</operation>

<operation id="7931" st_id="1605" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:307 %mul_i6_59 = dmul i64 %empty_96, i64 %oracle_activations1_load_60

]]></Node>
<StgValue><ssdm name="mul_i6_59"/></StgValue>
</operation>

<operation id="7932" st_id="1605" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:312 %mul_i6_60 = dmul i64 %empty_96, i64 %oracle_activations1_load_61

]]></Node>
<StgValue><ssdm name="mul_i6_60"/></StgValue>
</operation>

<operation id="7933" st_id="1605" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:317 %mul_i6_61 = dmul i64 %empty_96, i64 %oracle_activations1_load_62

]]></Node>
<StgValue><ssdm name="mul_i6_61"/></StgValue>
</operation>

<operation id="7934" st_id="1605" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:322 %mul_i6_62 = dmul i64 %empty_96, i64 %oracle_activations1_load_63

]]></Node>
<StgValue><ssdm name="mul_i6_62"/></StgValue>
</operation>
</state>

<state id="1606" st_id="1606">

<operation id="7935" st_id="1606" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3142" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:268 %or_ln141_51 = or i10 %tmp_14, i10 52

]]></Node>
<StgValue><ssdm name="or_ln141_51"/></StgValue>
</operation>

<operation id="7936" st_id="1606" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3143" bw="64" op_0_bw="10">
<![CDATA[
.split50:269 %zext_ln141_51 = zext i10 %or_ln141_51

]]></Node>
<StgValue><ssdm name="zext_ln141_51"/></StgValue>
</operation>

<operation id="7937" st_id="1606" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3144" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:270 %delta_weights1_addr_52 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_51

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_52"/></StgValue>
</operation>

<operation id="7938" st_id="1606" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3145" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:271 %store_ln141 = store i64 %mul_i6_51, i10 %delta_weights1_addr_52

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7939" st_id="1606" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3147" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:273 %or_ln141_52 = or i10 %tmp_14, i10 53

]]></Node>
<StgValue><ssdm name="or_ln141_52"/></StgValue>
</operation>

<operation id="7940" st_id="1606" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3148" bw="64" op_0_bw="10">
<![CDATA[
.split50:274 %zext_ln141_52 = zext i10 %or_ln141_52

]]></Node>
<StgValue><ssdm name="zext_ln141_52"/></StgValue>
</operation>

<operation id="7941" st_id="1606" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3149" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:275 %delta_weights1_addr_53 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_52

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_53"/></StgValue>
</operation>

<operation id="7942" st_id="1606" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3150" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:276 %store_ln141 = store i64 %mul_i6_52, i10 %delta_weights1_addr_53

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7943" st_id="1606" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:277 %mul_i6_53 = dmul i64 %empty_96, i64 %oracle_activations1_load_54

]]></Node>
<StgValue><ssdm name="mul_i6_53"/></StgValue>
</operation>

<operation id="7944" st_id="1606" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:282 %mul_i6_54 = dmul i64 %empty_96, i64 %oracle_activations1_load_55

]]></Node>
<StgValue><ssdm name="mul_i6_54"/></StgValue>
</operation>

<operation id="7945" st_id="1606" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:287 %mul_i6_55 = dmul i64 %empty_96, i64 %oracle_activations1_load_56

]]></Node>
<StgValue><ssdm name="mul_i6_55"/></StgValue>
</operation>

<operation id="7946" st_id="1606" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:292 %mul_i6_56 = dmul i64 %empty_96, i64 %oracle_activations1_load_57

]]></Node>
<StgValue><ssdm name="mul_i6_56"/></StgValue>
</operation>

<operation id="7947" st_id="1606" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:297 %mul_i6_57 = dmul i64 %empty_96, i64 %oracle_activations1_load_58

]]></Node>
<StgValue><ssdm name="mul_i6_57"/></StgValue>
</operation>

<operation id="7948" st_id="1606" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:302 %mul_i6_58 = dmul i64 %empty_96, i64 %oracle_activations1_load_59

]]></Node>
<StgValue><ssdm name="mul_i6_58"/></StgValue>
</operation>

<operation id="7949" st_id="1606" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:307 %mul_i6_59 = dmul i64 %empty_96, i64 %oracle_activations1_load_60

]]></Node>
<StgValue><ssdm name="mul_i6_59"/></StgValue>
</operation>

<operation id="7950" st_id="1606" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:312 %mul_i6_60 = dmul i64 %empty_96, i64 %oracle_activations1_load_61

]]></Node>
<StgValue><ssdm name="mul_i6_60"/></StgValue>
</operation>

<operation id="7951" st_id="1606" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:317 %mul_i6_61 = dmul i64 %empty_96, i64 %oracle_activations1_load_62

]]></Node>
<StgValue><ssdm name="mul_i6_61"/></StgValue>
</operation>

<operation id="7952" st_id="1606" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:322 %mul_i6_62 = dmul i64 %empty_96, i64 %oracle_activations1_load_63

]]></Node>
<StgValue><ssdm name="mul_i6_62"/></StgValue>
</operation>
</state>

<state id="1607" st_id="1607">

<operation id="7953" st_id="1607" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3152" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:278 %or_ln141_53 = or i10 %tmp_14, i10 54

]]></Node>
<StgValue><ssdm name="or_ln141_53"/></StgValue>
</operation>

<operation id="7954" st_id="1607" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3153" bw="64" op_0_bw="10">
<![CDATA[
.split50:279 %zext_ln141_53 = zext i10 %or_ln141_53

]]></Node>
<StgValue><ssdm name="zext_ln141_53"/></StgValue>
</operation>

<operation id="7955" st_id="1607" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:280 %delta_weights1_addr_54 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_53

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_54"/></StgValue>
</operation>

<operation id="7956" st_id="1607" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:281 %store_ln141 = store i64 %mul_i6_53, i10 %delta_weights1_addr_54

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7957" st_id="1607" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:283 %or_ln141_54 = or i10 %tmp_14, i10 55

]]></Node>
<StgValue><ssdm name="or_ln141_54"/></StgValue>
</operation>

<operation id="7958" st_id="1607" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3158" bw="64" op_0_bw="10">
<![CDATA[
.split50:284 %zext_ln141_54 = zext i10 %or_ln141_54

]]></Node>
<StgValue><ssdm name="zext_ln141_54"/></StgValue>
</operation>

<operation id="7959" st_id="1607" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3159" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:285 %delta_weights1_addr_55 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_54

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_55"/></StgValue>
</operation>

<operation id="7960" st_id="1607" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:286 %store_ln141 = store i64 %mul_i6_54, i10 %delta_weights1_addr_55

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7961" st_id="1607" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:287 %mul_i6_55 = dmul i64 %empty_96, i64 %oracle_activations1_load_56

]]></Node>
<StgValue><ssdm name="mul_i6_55"/></StgValue>
</operation>

<operation id="7962" st_id="1607" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:292 %mul_i6_56 = dmul i64 %empty_96, i64 %oracle_activations1_load_57

]]></Node>
<StgValue><ssdm name="mul_i6_56"/></StgValue>
</operation>

<operation id="7963" st_id="1607" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:297 %mul_i6_57 = dmul i64 %empty_96, i64 %oracle_activations1_load_58

]]></Node>
<StgValue><ssdm name="mul_i6_57"/></StgValue>
</operation>

<operation id="7964" st_id="1607" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:302 %mul_i6_58 = dmul i64 %empty_96, i64 %oracle_activations1_load_59

]]></Node>
<StgValue><ssdm name="mul_i6_58"/></StgValue>
</operation>

<operation id="7965" st_id="1607" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:307 %mul_i6_59 = dmul i64 %empty_96, i64 %oracle_activations1_load_60

]]></Node>
<StgValue><ssdm name="mul_i6_59"/></StgValue>
</operation>

<operation id="7966" st_id="1607" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:312 %mul_i6_60 = dmul i64 %empty_96, i64 %oracle_activations1_load_61

]]></Node>
<StgValue><ssdm name="mul_i6_60"/></StgValue>
</operation>

<operation id="7967" st_id="1607" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:317 %mul_i6_61 = dmul i64 %empty_96, i64 %oracle_activations1_load_62

]]></Node>
<StgValue><ssdm name="mul_i6_61"/></StgValue>
</operation>

<operation id="7968" st_id="1607" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:322 %mul_i6_62 = dmul i64 %empty_96, i64 %oracle_activations1_load_63

]]></Node>
<StgValue><ssdm name="mul_i6_62"/></StgValue>
</operation>
</state>

<state id="1608" st_id="1608">

<operation id="7969" st_id="1608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:288 %or_ln141_55 = or i10 %tmp_14, i10 56

]]></Node>
<StgValue><ssdm name="or_ln141_55"/></StgValue>
</operation>

<operation id="7970" st_id="1608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="64" op_0_bw="10">
<![CDATA[
.split50:289 %zext_ln141_55 = zext i10 %or_ln141_55

]]></Node>
<StgValue><ssdm name="zext_ln141_55"/></StgValue>
</operation>

<operation id="7971" st_id="1608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:290 %delta_weights1_addr_56 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_55

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_56"/></StgValue>
</operation>

<operation id="7972" st_id="1608" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3165" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:291 %store_ln141 = store i64 %mul_i6_55, i10 %delta_weights1_addr_56

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7973" st_id="1608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3167" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:293 %or_ln141_56 = or i10 %tmp_14, i10 57

]]></Node>
<StgValue><ssdm name="or_ln141_56"/></StgValue>
</operation>

<operation id="7974" st_id="1608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3168" bw="64" op_0_bw="10">
<![CDATA[
.split50:294 %zext_ln141_56 = zext i10 %or_ln141_56

]]></Node>
<StgValue><ssdm name="zext_ln141_56"/></StgValue>
</operation>

<operation id="7975" st_id="1608" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:295 %delta_weights1_addr_57 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_56

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_57"/></StgValue>
</operation>

<operation id="7976" st_id="1608" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3170" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:296 %store_ln141 = store i64 %mul_i6_56, i10 %delta_weights1_addr_57

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7977" st_id="1608" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:297 %mul_i6_57 = dmul i64 %empty_96, i64 %oracle_activations1_load_58

]]></Node>
<StgValue><ssdm name="mul_i6_57"/></StgValue>
</operation>

<operation id="7978" st_id="1608" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:302 %mul_i6_58 = dmul i64 %empty_96, i64 %oracle_activations1_load_59

]]></Node>
<StgValue><ssdm name="mul_i6_58"/></StgValue>
</operation>

<operation id="7979" st_id="1608" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:307 %mul_i6_59 = dmul i64 %empty_96, i64 %oracle_activations1_load_60

]]></Node>
<StgValue><ssdm name="mul_i6_59"/></StgValue>
</operation>

<operation id="7980" st_id="1608" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:312 %mul_i6_60 = dmul i64 %empty_96, i64 %oracle_activations1_load_61

]]></Node>
<StgValue><ssdm name="mul_i6_60"/></StgValue>
</operation>

<operation id="7981" st_id="1608" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:317 %mul_i6_61 = dmul i64 %empty_96, i64 %oracle_activations1_load_62

]]></Node>
<StgValue><ssdm name="mul_i6_61"/></StgValue>
</operation>

<operation id="7982" st_id="1608" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:322 %mul_i6_62 = dmul i64 %empty_96, i64 %oracle_activations1_load_63

]]></Node>
<StgValue><ssdm name="mul_i6_62"/></StgValue>
</operation>
</state>

<state id="1609" st_id="1609">

<operation id="7983" st_id="1609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3172" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:298 %or_ln141_57 = or i10 %tmp_14, i10 58

]]></Node>
<StgValue><ssdm name="or_ln141_57"/></StgValue>
</operation>

<operation id="7984" st_id="1609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3173" bw="64" op_0_bw="10">
<![CDATA[
.split50:299 %zext_ln141_57 = zext i10 %or_ln141_57

]]></Node>
<StgValue><ssdm name="zext_ln141_57"/></StgValue>
</operation>

<operation id="7985" st_id="1609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3174" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:300 %delta_weights1_addr_58 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_57

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_58"/></StgValue>
</operation>

<operation id="7986" st_id="1609" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3175" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:301 %store_ln141 = store i64 %mul_i6_57, i10 %delta_weights1_addr_58

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7987" st_id="1609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3177" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:303 %or_ln141_58 = or i10 %tmp_14, i10 59

]]></Node>
<StgValue><ssdm name="or_ln141_58"/></StgValue>
</operation>

<operation id="7988" st_id="1609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3178" bw="64" op_0_bw="10">
<![CDATA[
.split50:304 %zext_ln141_58 = zext i10 %or_ln141_58

]]></Node>
<StgValue><ssdm name="zext_ln141_58"/></StgValue>
</operation>

<operation id="7989" st_id="1609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3179" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:305 %delta_weights1_addr_59 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_58

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_59"/></StgValue>
</operation>

<operation id="7990" st_id="1609" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3180" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:306 %store_ln141 = store i64 %mul_i6_58, i10 %delta_weights1_addr_59

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7991" st_id="1609" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:307 %mul_i6_59 = dmul i64 %empty_96, i64 %oracle_activations1_load_60

]]></Node>
<StgValue><ssdm name="mul_i6_59"/></StgValue>
</operation>

<operation id="7992" st_id="1609" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:312 %mul_i6_60 = dmul i64 %empty_96, i64 %oracle_activations1_load_61

]]></Node>
<StgValue><ssdm name="mul_i6_60"/></StgValue>
</operation>

<operation id="7993" st_id="1609" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:317 %mul_i6_61 = dmul i64 %empty_96, i64 %oracle_activations1_load_62

]]></Node>
<StgValue><ssdm name="mul_i6_61"/></StgValue>
</operation>

<operation id="7994" st_id="1609" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:322 %mul_i6_62 = dmul i64 %empty_96, i64 %oracle_activations1_load_63

]]></Node>
<StgValue><ssdm name="mul_i6_62"/></StgValue>
</operation>
</state>

<state id="1610" st_id="1610">

<operation id="7995" st_id="1610" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3182" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:308 %or_ln141_59 = or i10 %tmp_14, i10 60

]]></Node>
<StgValue><ssdm name="or_ln141_59"/></StgValue>
</operation>

<operation id="7996" st_id="1610" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3183" bw="64" op_0_bw="10">
<![CDATA[
.split50:309 %zext_ln141_59 = zext i10 %or_ln141_59

]]></Node>
<StgValue><ssdm name="zext_ln141_59"/></StgValue>
</operation>

<operation id="7997" st_id="1610" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3184" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:310 %delta_weights1_addr_60 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_59

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_60"/></StgValue>
</operation>

<operation id="7998" st_id="1610" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3185" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:311 %store_ln141 = store i64 %mul_i6_59, i10 %delta_weights1_addr_60

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="7999" st_id="1610" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3187" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:313 %or_ln141_60 = or i10 %tmp_14, i10 61

]]></Node>
<StgValue><ssdm name="or_ln141_60"/></StgValue>
</operation>

<operation id="8000" st_id="1610" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3188" bw="64" op_0_bw="10">
<![CDATA[
.split50:314 %zext_ln141_60 = zext i10 %or_ln141_60

]]></Node>
<StgValue><ssdm name="zext_ln141_60"/></StgValue>
</operation>

<operation id="8001" st_id="1610" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3189" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:315 %delta_weights1_addr_61 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_60

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_61"/></StgValue>
</operation>

<operation id="8002" st_id="1610" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3190" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:316 %store_ln141 = store i64 %mul_i6_60, i10 %delta_weights1_addr_61

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="8003" st_id="1610" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:317 %mul_i6_61 = dmul i64 %empty_96, i64 %oracle_activations1_load_62

]]></Node>
<StgValue><ssdm name="mul_i6_61"/></StgValue>
</operation>

<operation id="8004" st_id="1610" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split50:322 %mul_i6_62 = dmul i64 %empty_96, i64 %oracle_activations1_load_63

]]></Node>
<StgValue><ssdm name="mul_i6_62"/></StgValue>
</operation>
</state>

<state id="1611" st_id="1611">

<operation id="8005" st_id="1611" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2875" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split50:1 %specloopname_ln138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln138"/></StgValue>
</operation>

<operation id="8006" st_id="1611" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3192" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:318 %or_ln141_61 = or i10 %tmp_14, i10 62

]]></Node>
<StgValue><ssdm name="or_ln141_61"/></StgValue>
</operation>

<operation id="8007" st_id="1611" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3193" bw="64" op_0_bw="10">
<![CDATA[
.split50:319 %zext_ln141_61 = zext i10 %or_ln141_61

]]></Node>
<StgValue><ssdm name="zext_ln141_61"/></StgValue>
</operation>

<operation id="8008" st_id="1611" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3194" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:320 %delta_weights1_addr_62 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_61

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_62"/></StgValue>
</operation>

<operation id="8009" st_id="1611" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3195" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:321 %store_ln141 = store i64 %mul_i6_61, i10 %delta_weights1_addr_62

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="8010" st_id="1611" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3197" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split50:323 %or_ln141_62 = or i10 %tmp_14, i10 63

]]></Node>
<StgValue><ssdm name="or_ln141_62"/></StgValue>
</operation>

<operation id="8011" st_id="1611" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3198" bw="64" op_0_bw="10">
<![CDATA[
.split50:324 %zext_ln141_62 = zext i10 %or_ln141_62

]]></Node>
<StgValue><ssdm name="zext_ln141_62"/></StgValue>
</operation>

<operation id="8012" st_id="1611" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3199" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split50:325 %delta_weights1_addr_63 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_62

]]></Node>
<StgValue><ssdm name="delta_weights1_addr_63"/></StgValue>
</operation>

<operation id="8013" st_id="1611" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3200" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
.split50:326 %store_ln141 = store i64 %mul_i6_62, i10 %delta_weights1_addr_63

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="8014" st_id="1611" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3201" bw="0" op_0_bw="0">
<![CDATA[
.split50:327 %br_ln0 = br void %get_oracle_activations1.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="1612" st_id="1612">

<operation id="8015" st_id="1612" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="64" op_0_bw="64">
<![CDATA[
get_delta_matrix_weights1.exit:0 %output_difference_2_load_2 = load i64 %output_difference_2

]]></Node>
<StgValue><ssdm name="output_difference_2_load_2"/></StgValue>
</operation>

<operation id="8016" st_id="1612" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="64" op_0_bw="64">
<![CDATA[
get_delta_matrix_weights1.exit:1 %output_difference_2_1_load_2 = load i64 %output_difference_2_1

]]></Node>
<StgValue><ssdm name="output_difference_2_1_load_2"/></StgValue>
</operation>

<operation id="8017" st_id="1612" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="64" op_0_bw="64">
<![CDATA[
get_delta_matrix_weights1.exit:2 %output_difference_2_2_load_2 = load i64 %output_difference_2_2

]]></Node>
<StgValue><ssdm name="output_difference_2_2_load_2"/></StgValue>
</operation>

<operation id="8018" st_id="1612" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64">
<![CDATA[
get_delta_matrix_weights1.exit:3 %call_ln296 = call void @update_weights.1, i64 %weights1, i64 %weights2, i64 %weights3, i64 %biases1, i64 %biases2, i64 %biases3, i64 %delta_weights1, i64 %delta_weights2, i64 %delta_weights3, i64 %oracle_activations1, i64 %oracle_activations2, i64 %output_difference_2_load_2, i64 %output_difference_2_1_load_2, i64 %output_difference_2_2_load_2

]]></Node>
<StgValue><ssdm name="call_ln296"/></StgValue>
</operation>
</state>

<state id="1613" st_id="1613">

<operation id="8019" st_id="1613" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64">
<![CDATA[
get_delta_matrix_weights1.exit:3 %call_ln296 = call void @update_weights.1, i64 %weights1, i64 %weights2, i64 %weights3, i64 %biases1, i64 %biases2, i64 %biases3, i64 %delta_weights1, i64 %delta_weights2, i64 %delta_weights3, i64 %oracle_activations1, i64 %oracle_activations2, i64 %output_difference_2_load_2, i64 %output_difference_2_1_load_2, i64 %output_difference_2_2_load_2

]]></Node>
<StgValue><ssdm name="call_ln296"/></StgValue>
</operation>

<operation id="8020" st_id="1613" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="0" op_0_bw="0">
<![CDATA[
get_delta_matrix_weights1.exit:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
