// Seed: 3698878285
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  tri0 id_3 = -1;
  id_4(
      .id_0(id_1), .id_1(-1'b0 - -1)
  );
endmodule
module module_1 (
    output tri id_0,
    inout wor id_1,
    id_7,
    output tri id_2,
    input supply0 id_3,
    input wand id_4,
    output supply0 id_5
);
  assign id_2 = 1;
  logic [7:0][-1] id_8;
  module_0 modCall_1 (
      id_8,
      id_7
  );
  assign modCall_1.id_3 = 0;
  always @(posedge ("") or posedge 1) begin : LABEL_0
    id_1 += id_8;
  end
  wire id_9, id_10, id_11, id_12, id_13;
  wire id_14;
  xnor primCall (id_5, id_7, id_4, id_8, id_3, id_1);
endmodule
