

================================================================
== Vitis HLS Report for 'from_mont_2_Pipeline_VITIS_LOOP_91_1'
================================================================
* Date:           Tue May 20 14:37:24 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_91_1  |       18|       18|         4|          2|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    672|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|     91|    -|
|Register         |        -|    -|     313|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     377|    771|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |                          Module                         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p503_1_U  |fp2div2_503_Pipeline_VITIS_LOOP_78_1_p503_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +----------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                                                         |        0|  64|   8|    0|     8|   64|     1|          512|
    +----------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln91_fu_162_p2      |         +|   0|  0|  13|           4|           1|
    |sub_ln92_fu_255_p2      |         -|   0|  0|  71|          64|          64|
    |sub_ln95_fu_216_p2      |         -|   0|  0|  71|           1|          64|
    |tempReg_fu_181_p2       |         -|   0|  0|  71|          64|          64|
    |and_ln92_fu_240_p2      |       and|   0|  0|   2|           1|           1|
    |ap_condition_312        |       and|   0|  0|   2|           1|           1|
    |addr_cmp_fu_146_p2      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln91_fu_120_p2     |      icmp|   0|  0|  13|           4|           5|
    |borrowReg_fu_246_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln105_fu_196_p2      |        or|   0|  0|  64|          64|          64|
    |or_ln95_fu_221_p2       |        or|   0|  0|  64|          64|          64|
    |reuse_select_fu_175_p3  |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_68_fu_191_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_69_fu_202_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_186_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln92_fu_234_p2      |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 672|         495|         621|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |borrow_reg_89            |   9|          2|    1|          2|
    |i_fu_52                  |   9|          2|    4|          8|
    |reuse_addr_reg_fu_44     |   9|          2|   31|         62|
    |reuse_reg_fu_48          |   9|          2|   64|        128|
    |t_i_address0_local       |  14|          3|    4|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  91|         20|  108|        221|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |addr_cmp_reg_301                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |borrow_reg_89                     |   1|   0|    1|          0|
    |i_94_reg_287                      |   4|   0|    4|          0|
    |i_fu_52                           |   4|   0|    4|          0|
    |icmp_ln91_reg_292                 |   1|   0|    1|          0|
    |icmp_ln91_reg_292_pp0_iter1_reg   |   1|   0|    1|          0|
    |p503_1_load_reg_316               |  64|   0|   64|          0|
    |reuse_addr_reg_fu_44              |  31|   0|   32|          1|
    |reuse_reg_fu_48                   |  64|   0|   64|          0|
    |t_i_addr_reg_296                  |   3|   0|    4|          1|
    |t_i_addr_reg_296_pp0_iter1_reg    |   3|   0|    4|          1|
    |t_i_load_reg_311                  |  64|   0|   64|          0|
    |tempReg_reg_323                   |  64|   0|   64|          0|
    |tmp_reg_330                       |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 313|   0|  316|          3|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  from_mont.2_Pipeline_VITIS_LOOP_91_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  from_mont.2_Pipeline_VITIS_LOOP_91_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  from_mont.2_Pipeline_VITIS_LOOP_91_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  from_mont.2_Pipeline_VITIS_LOOP_91_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  from_mont.2_Pipeline_VITIS_LOOP_91_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  from_mont.2_Pipeline_VITIS_LOOP_91_1|  return value|
|t_i_address0       |  out|    4|   ap_memory|                                   t_i|         array|
|t_i_ce0            |  out|    1|   ap_memory|                                   t_i|         array|
|t_i_we0            |  out|    1|   ap_memory|                                   t_i|         array|
|t_i_d0             |  out|   64|   ap_memory|                                   t_i|         array|
|t_i_q0             |   in|   64|   ap_memory|                                   t_i|         array|
|borrow_out         |  out|    1|      ap_vld|                            borrow_out|       pointer|
|borrow_out_ap_vld  |  out|    1|      ap_vld|                            borrow_out|       pointer|
+-------------------+-----+-----+------------+--------------------------------------+--------------+

