$date
	Sun Jun 29 12:22:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_hazard_unit $end
$var wire 1 ! pc_stall $end
$var wire 1 " mem_stall $end
$var wire 1 # if_stall $end
$var wire 1 $ if_flush $end
$var wire 1 % id_stall $end
$var wire 1 & id_flush $end
$var wire 1 ' ex_stall $end
$var wire 1 ( ex_flush $end
$var reg 1 ) branch_taken $end
$var reg 1 * ex_mem_read $end
$var reg 5 + ex_rd [4:0] $end
$var reg 5 , id_rs1 [4:0] $end
$var reg 5 - id_rs2 [4:0] $end
$var reg 5 . mem_rd [4:0] $end
$var reg 1 / mem_reg_write $end
$var reg 5 0 wb_rd [4:0] $end
$var reg 1 1 wb_reg_write $end
$scope module uut $end
$var wire 1 ) branch_taken $end
$var wire 1 * ex_mem_read $end
$var wire 5 2 ex_rd [4:0] $end
$var wire 5 3 id_rs1 [4:0] $end
$var wire 5 4 id_rs2 [4:0] $end
$var wire 5 5 mem_rd [4:0] $end
$var wire 1 / mem_reg_write $end
$var wire 5 6 wb_rd [4:0] $end
$var wire 1 1 wb_reg_write $end
$var reg 1 ( ex_flush $end
$var reg 1 ' ex_stall $end
$var reg 1 & id_flush $end
$var reg 1 % id_stall $end
$var reg 1 $ if_flush $end
$var reg 1 # if_stall $end
$var reg 1 " mem_stall $end
$var reg 1 ! pc_stall $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 6
b0 5
b0 4
b0 3
b0 2
01
b0 0
0/
b0 .
b0 -
b0 ,
b0 +
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#110000
1(
1%
1#
1!
1*
b1 +
b1 2
b1 ,
b1 3
#120000
1&
1$
1(
0%
0#
0!
1)
0*
#130000
