<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\git\TangPrimer25K_brushless\sample\cart\impl\gwsynthesis\tangnano9k_brushless.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>H:\git\TangPrimer25K_brushless\sample\cart\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun May 26 00:39:33 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>634</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>702</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>6</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>controlCLK_s0/Q </td>
</tr>
<tr>
<td>n729_15</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>n729_s8/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>128.287(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>AD_CLK_d</td>
<td>100.000(MHz)</td>
<td>100.553(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of n729_15!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n729_15</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n729_15</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.055</td>
<td>oldHS_2_s0/Q</td>
<td>oldHS_2_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.634</td>
</tr>
<tr>
<td>2</td>
<td>0.235</td>
<td>oldHS_2_s0/Q</td>
<td>oldHS_1_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.014</td>
<td>9.440</td>
</tr>
<tr>
<td>3</td>
<td>0.737</td>
<td>oldHS_2_s0/Q</td>
<td>oldHS_0_s0/CE</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.043</td>
<td>8.909</td>
</tr>
<tr>
<td>4</td>
<td>1.649</td>
<td>rotateState_2_s1/Q</td>
<td>HIN_S_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>n729_15:[F]</td>
<td>5.000</td>
<td>-0.796</td>
<td>4.048</td>
</tr>
<tr>
<td>5</td>
<td>1.788</td>
<td>rotateState_2_s1/Q</td>
<td>HIN_T_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>n729_15:[F]</td>
<td>5.000</td>
<td>-0.814</td>
<td>3.928</td>
</tr>
<tr>
<td>6</td>
<td>1.922</td>
<td>rotateState_2_s1/Q</td>
<td>HIN_R_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>n729_15:[F]</td>
<td>5.000</td>
<td>-0.796</td>
<td>3.775</td>
</tr>
<tr>
<td>7</td>
<td>2.205</td>
<td>can_controller_i/can_sender_i/state_1_s1/Q</td>
<td>can_controller_i/can_sender_i/crc_reg_6_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.002</td>
<td>7.481</td>
</tr>
<tr>
<td>8</td>
<td>2.205</td>
<td>can_controller_i/can_sender_i/state_1_s1/Q</td>
<td>can_controller_i/can_sender_i/crc_reg_7_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.002</td>
<td>7.481</td>
</tr>
<tr>
<td>9</td>
<td>2.205</td>
<td>can_controller_i/can_sender_i/state_1_s1/Q</td>
<td>can_controller_i/can_sender_i/crc_reg_8_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.002</td>
<td>7.481</td>
</tr>
<tr>
<td>10</td>
<td>2.205</td>
<td>can_controller_i/can_sender_i/state_1_s1/Q</td>
<td>can_controller_i/can_sender_i/crc_reg_9_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.002</td>
<td>7.481</td>
</tr>
<tr>
<td>11</td>
<td>2.205</td>
<td>can_controller_i/can_sender_i/state_1_s1/Q</td>
<td>can_controller_i/can_sender_i/crc_reg_10_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.002</td>
<td>7.481</td>
</tr>
<tr>
<td>12</td>
<td>2.205</td>
<td>can_controller_i/can_sender_i/state_1_s1/Q</td>
<td>can_controller_i/can_sender_i/crc_reg_11_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.002</td>
<td>7.481</td>
</tr>
<tr>
<td>13</td>
<td>2.205</td>
<td>can_controller_i/can_sender_i/state_1_s1/Q</td>
<td>can_controller_i/can_sender_i/crc_reg_12_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.002</td>
<td>7.481</td>
</tr>
<tr>
<td>14</td>
<td>2.596</td>
<td>can_controller_i/can_sender_i/state_1_s1/Q</td>
<td>can_controller_i/can_sender_i/crc_counter_2_s6/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.046</td>
<td>7.048</td>
</tr>
<tr>
<td>15</td>
<td>2.596</td>
<td>can_controller_i/can_sender_i/state_1_s1/Q</td>
<td>can_controller_i/can_sender_i/crc_counter_1_s6/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.046</td>
<td>7.048</td>
</tr>
<tr>
<td>16</td>
<td>2.596</td>
<td>can_controller_i/can_sender_i/state_1_s1/Q</td>
<td>can_controller_i/can_sender_i/crc_counter_0_s6/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.046</td>
<td>7.048</td>
</tr>
<tr>
<td>17</td>
<td>2.684</td>
<td>can_controller_i/can_sender_i/state_1_s1/Q</td>
<td>can_controller_i/can_sender_i/send_error_counter_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.004</td>
<td>7.000</td>
</tr>
<tr>
<td>18</td>
<td>2.863</td>
<td>can_controller_i/can_sender_i/state_1_s1/Q</td>
<td>can_controller_i/can_sender_i/crc_reg_3_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.002</td>
<td>6.824</td>
</tr>
<tr>
<td>19</td>
<td>2.872</td>
<td>can_controller_i/can_sender_i/state_1_s1/Q</td>
<td>can_controller_i/can_sender_i/send_error_counter_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.007</td>
<td>6.810</td>
</tr>
<tr>
<td>20</td>
<td>2.872</td>
<td>can_controller_i/can_sender_i/state_1_s1/Q</td>
<td>can_controller_i/can_sender_i/send_error_counter_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.007</td>
<td>6.810</td>
</tr>
<tr>
<td>21</td>
<td>3.167</td>
<td>can_controller_i/can_sender_i/state_1_s1/Q</td>
<td>can_controller_i/can_sender_i/crc_counter_6_s6/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.027</td>
<td>6.495</td>
</tr>
<tr>
<td>22</td>
<td>3.368</td>
<td>can_controller_i/can_sender_i/state_1_s1/Q</td>
<td>can_controller_i/can_sender_i/crc_counter_4_s6/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.036</td>
<td>6.285</td>
</tr>
<tr>
<td>23</td>
<td>3.368</td>
<td>can_controller_i/can_sender_i/state_1_s1/Q</td>
<td>can_controller_i/can_sender_i/crc_counter_3_s6/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.036</td>
<td>6.285</td>
</tr>
<tr>
<td>24</td>
<td>3.434</td>
<td>can_controller_i/can_sender_i/send_frame_counter_0_s1/Q</td>
<td>can_controller_i/can_sender_i/continuous_of_same_level_bit_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.019</td>
<td>6.521</td>
</tr>
<tr>
<td>25</td>
<td>3.463</td>
<td>can_controller_i/can_synchronizer_i/tseg1_cycle_increment_2_s1/Q</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_3_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.019</td>
<td>6.145</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.374</td>
<td>can_controller_i/can_sender_i/send_frame_counter_4_s1/Q</td>
<td>can_controller_i/can_sender_i/send_frame_counter_4_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>2</td>
<td>0.374</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_1_s6/Q</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_1_s6/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>3</td>
<td>0.374</td>
<td>counter_0_s0/Q</td>
<td>counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>4</td>
<td>0.374</td>
<td>forcedRotationCounter_0_s2/Q</td>
<td>forcedRotationCounter_0_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>5</td>
<td>0.374</td>
<td>dutyPara_2_s0/Q</td>
<td>dutyPara_2_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>6</td>
<td>0.377</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_2_s0/Q</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>7</td>
<td>0.377</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_6_s0/Q</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>8</td>
<td>0.377</td>
<td>can_controller_i/can_synchronizer_i/state_1_s0/Q</td>
<td>can_controller_i/can_synchronizer_i/state_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>9</td>
<td>0.377</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_4_s6/Q</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_4_s6/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>10</td>
<td>0.377</td>
<td>can_controller_i/can_sender_i/send_error_counter_3_s0/Q</td>
<td>can_controller_i/can_sender_i/send_error_counter_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>11</td>
<td>0.377</td>
<td>can_controller_i/can_sender_i/send_error_counter_4_s0/Q</td>
<td>can_controller_i/can_sender_i/send_error_counter_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>12</td>
<td>0.377</td>
<td>can_controller_i/can_sender_i/crc_counter_5_s0/Q</td>
<td>can_controller_i/can_sender_i/crc_counter_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>13</td>
<td>0.377</td>
<td>can_controller_i/can_sender_i/crc_reg_14_s0/Q</td>
<td>can_controller_i/can_sender_i/crc_reg_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>14</td>
<td>0.378</td>
<td>dutyPara_0_s0/Q</td>
<td>dutyPara_0_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>15</td>
<td>0.381</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_0_s1/Q</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.382</td>
</tr>
<tr>
<td>16</td>
<td>0.381</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_1_s0/Q</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.382</td>
</tr>
<tr>
<td>17</td>
<td>0.381</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_4_s0/Q</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.382</td>
</tr>
<tr>
<td>18</td>
<td>0.381</td>
<td>vehicle_data_generator_i/state_1_s1/Q</td>
<td>vehicle_data_generator_i/state_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.382</td>
</tr>
<tr>
<td>19</td>
<td>0.381</td>
<td>vehicle_data_generator_i/state_2_s0/Q</td>
<td>vehicle_data_generator_i/state_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.382</td>
</tr>
<tr>
<td>20</td>
<td>0.389</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_0_s1/Q</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.390</td>
</tr>
<tr>
<td>21</td>
<td>0.389</td>
<td>can_controller_i/can_sender_i/state_1_s1/Q</td>
<td>can_controller_i/can_sender_i/state_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.390</td>
</tr>
<tr>
<td>22</td>
<td>0.440</td>
<td>can_controller_i/can_sender_i/continuous_of_same_level_bit_3_s0/Q</td>
<td>can_controller_i/can_sender_i/continuous_of_same_level_bit_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>23</td>
<td>0.444</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_1_s0/Q</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.445</td>
</tr>
<tr>
<td>24</td>
<td>0.444</td>
<td>can_controller_i/can_sender_i/send_frame_counter_3_s6/Q</td>
<td>can_controller_i/can_sender_i/send_frame_counter_3_s6/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.445</td>
</tr>
<tr>
<td>25</td>
<td>0.444</td>
<td>can_controller_i/can_sender_i/send_error_counter_0_s0/Q</td>
<td>can_controller_i/can_sender_i/send_error_counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.445</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.239</td>
<td>4.239</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>n196_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.279</td>
<td>4.279</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>n196_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.495</td>
<td>4.495</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>n196_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.502</td>
<td>4.502</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>n196_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.966</td>
<td>4.216</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>oldHS_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.971</td>
<td>4.221</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>HSCounter_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.971</td>
<td>4.221</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>HSCounter_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.971</td>
<td>4.221</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>HSCounter_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.971</td>
<td>4.221</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>HSCounter_6_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.971</td>
<td>4.221</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>HSCounter_5_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.242</td>
</tr>
<tr>
<td class="label">From</td>
<td>oldHS_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oldHS_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>R17C47[2][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.553</td>
<td>1.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>oldHS_2_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">oldHS_2_s0/Q</td>
</tr>
<tr>
<td>5.772</td>
<td>3.836</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][A]</td>
<td>n231_s0/I0</td>
</tr>
<tr>
<td>6.328</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">n231_s0/COUT</td>
</tr>
<tr>
<td>7.611</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C49[3][B]</td>
<td>n1079_s1/I1</td>
</tr>
<tr>
<td>8.026</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C49[3][B]</td>
<td style=" background: #97FFFF;">n1079_s1/F</td>
</tr>
<tr>
<td>11.187</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">oldHS_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>R17C47[2][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>11.553</td>
<td>1.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>oldHS_2_s0/CLK</td>
</tr>
<tr>
<td>11.242</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>oldHS_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.553, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.971, 10.082%; route: 8.280, 85.948%; tC2Q: 0.382, 3.970%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.553, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.235</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.228</td>
</tr>
<tr>
<td class="label">From</td>
<td>oldHS_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oldHS_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>R17C47[2][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.553</td>
<td>1.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>oldHS_2_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">oldHS_2_s0/Q</td>
</tr>
<tr>
<td>5.772</td>
<td>3.836</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][A]</td>
<td>n231_s0/I0</td>
</tr>
<tr>
<td>6.328</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">n231_s0/COUT</td>
</tr>
<tr>
<td>7.611</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C49[3][B]</td>
<td>n1079_s1/I1</td>
</tr>
<tr>
<td>8.026</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C49[3][B]</td>
<td style=" background: #97FFFF;">n1079_s1/F</td>
</tr>
<tr>
<td>10.993</td>
<td>2.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">oldHS_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>R17C47[2][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>11.539</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>oldHS_1_s0/CLK</td>
</tr>
<tr>
<td>11.228</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>oldHS_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.553, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.971, 10.289%; route: 8.086, 85.659%; tC2Q: 0.382, 4.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.539, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>oldHS_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oldHS_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>R17C47[2][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.553</td>
<td>1.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>oldHS_2_s0/CLK</td>
</tr>
<tr>
<td>1.936</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">oldHS_2_s0/Q</td>
</tr>
<tr>
<td>5.772</td>
<td>3.836</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C52[1][A]</td>
<td>n231_s0/I0</td>
</tr>
<tr>
<td>6.328</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R20C52[1][A]</td>
<td style=" background: #97FFFF;">n231_s0/COUT</td>
</tr>
<tr>
<td>7.611</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C49[3][B]</td>
<td>n1079_s1/I1</td>
</tr>
<tr>
<td>8.026</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C49[3][B]</td>
<td style=" background: #97FFFF;">n1079_s1/F</td>
</tr>
<tr>
<td>10.462</td>
<td>2.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">oldHS_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>R17C47[2][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>11.510</td>
<td>1.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>oldHS_0_s0/CLK</td>
</tr>
<tr>
<td>11.198</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>oldHS_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.553, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.971, 10.902%; route: 7.555, 84.804%; tC2Q: 0.382, 4.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.510, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.184</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>HIN_S_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n729_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>R17C47[2][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.487</td>
<td>1.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C52[0][B]</td>
<td>rotateState_2_s1/CLK</td>
</tr>
<tr>
<td>1.855</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C52[0][B]</td>
<td style=" font-weight:bold;">rotateState_2_s1/Q</td>
</tr>
<tr>
<td>2.243</td>
<td>0.387</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C51[1][B]</td>
<td>n718_s7/I0</td>
</tr>
<tr>
<td>2.704</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C51[1][B]</td>
<td style=" background: #97FFFF;">n718_s7/F</td>
</tr>
<tr>
<td>5.535</td>
<td>2.831</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">HIN_S_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n729_15</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R14C51[3][B]</td>
<td>n729_s8/F</td>
</tr>
<tr>
<td>7.283</td>
<td>2.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT15[A]</td>
<td>HIN_S_s2/G</td>
</tr>
<tr>
<td>7.248</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HIN_S_s2</td>
</tr>
<tr>
<td>7.184</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT15[A]</td>
<td>HIN_S_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.796</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 11.396%; route: 3.219, 79.524%; tC2Q: 0.368, 9.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.283, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>HIN_T_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n729_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>R17C47[2][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.487</td>
<td>1.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C52[0][B]</td>
<td>rotateState_2_s1/CLK</td>
</tr>
<tr>
<td>1.855</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C52[0][B]</td>
<td style=" font-weight:bold;">rotateState_2_s1/Q</td>
</tr>
<tr>
<td>2.243</td>
<td>0.387</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C51[2][A]</td>
<td>n720_s7/I1</td>
</tr>
<tr>
<td>2.704</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C51[2][A]</td>
<td style=" background: #97FFFF;">n720_s7/F</td>
</tr>
<tr>
<td>5.415</td>
<td>2.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">HIN_T_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n729_15</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R14C51[3][B]</td>
<td>n729_s8/F</td>
</tr>
<tr>
<td>7.302</td>
<td>2.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT21[A]</td>
<td>HIN_T_s2/G</td>
</tr>
<tr>
<td>7.267</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HIN_T_s2</td>
</tr>
<tr>
<td>7.203</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT21[A]</td>
<td>HIN_T_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.814</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 11.744%; route: 3.099, 78.899%; tC2Q: 0.368, 9.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.302, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.184</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>HIN_R_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n729_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>R17C47[2][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.487</td>
<td>1.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C52[0][B]</td>
<td>rotateState_2_s1/CLK</td>
</tr>
<tr>
<td>1.855</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R15C52[0][B]</td>
<td style=" font-weight:bold;">rotateState_2_s1/Q</td>
</tr>
<tr>
<td>2.243</td>
<td>0.387</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C51[1][A]</td>
<td>n716_s8/I1</td>
</tr>
<tr>
<td>2.704</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C51[1][A]</td>
<td style=" background: #97FFFF;">n716_s8/F</td>
</tr>
<tr>
<td>5.262</td>
<td>2.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">HIN_R_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n729_15</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R14C51[3][B]</td>
<td>n729_s8/F</td>
</tr>
<tr>
<td>7.283</td>
<td>2.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT19[A]</td>
<td>HIN_R_s2/G</td>
</tr>
<tr>
<td>7.248</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HIN_R_s2</td>
</tr>
<tr>
<td>7.184</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT19[A]</td>
<td>HIN_R_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.796</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 12.219%; route: 2.946, 78.046%; tC2Q: 0.368, 9.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.283, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.274</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/crc_reg_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.587</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>can_controller_i/can_sender_i/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.970</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R23C41[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/state_1_s1/Q</td>
</tr>
<tr>
<td>3.311</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>can_controller_i/can_sender_i/n576_s1/I0</td>
</tr>
<tr>
<td>3.827</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n576_s1/F</td>
</tr>
<tr>
<td>4.194</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td>can_controller_i/can_synchronizer_i/sync_point_s/I0</td>
</tr>
<tr>
<td>4.691</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R15C44[3][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/sync_point_s/F</td>
</tr>
<tr>
<td>5.627</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>can_controller_i/can_sender_i/n888_s3/I2</td>
</tr>
<tr>
<td>6.144</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n888_s3/F</td>
</tr>
<tr>
<td>7.230</td>
<td>1.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[3][A]</td>
<td>can_controller_i/can_sender_i/crc_reg_12_s4/I3</td>
</tr>
<tr>
<td>7.727</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R18C44[3][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/crc_reg_12_s4/F</td>
</tr>
<tr>
<td>9.069</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[2][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/crc_reg_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.585</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[2][A]</td>
<td>can_controller_i/can_sender_i/crc_reg_6_s1/CLK</td>
</tr>
<tr>
<td>11.274</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C41[2][A]</td>
<td>can_controller_i/can_sender_i/crc_reg_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 42.992%; route: 0.905, 57.008%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.028, 27.101%; route: 5.071, 67.786%; tC2Q: 0.382, 5.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.060%; route: 0.902, 56.940%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.274</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/crc_reg_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.587</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>can_controller_i/can_sender_i/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.970</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R23C41[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/state_1_s1/Q</td>
</tr>
<tr>
<td>3.311</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>can_controller_i/can_sender_i/n576_s1/I0</td>
</tr>
<tr>
<td>3.827</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n576_s1/F</td>
</tr>
<tr>
<td>4.194</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td>can_controller_i/can_synchronizer_i/sync_point_s/I0</td>
</tr>
<tr>
<td>4.691</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R15C44[3][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/sync_point_s/F</td>
</tr>
<tr>
<td>5.627</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>can_controller_i/can_sender_i/n888_s3/I2</td>
</tr>
<tr>
<td>6.144</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n888_s3/F</td>
</tr>
<tr>
<td>7.230</td>
<td>1.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[3][A]</td>
<td>can_controller_i/can_sender_i/crc_reg_12_s4/I3</td>
</tr>
<tr>
<td>7.727</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R18C44[3][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/crc_reg_12_s4/F</td>
</tr>
<tr>
<td>9.069</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[3][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/crc_reg_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.585</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[3][A]</td>
<td>can_controller_i/can_sender_i/crc_reg_7_s1/CLK</td>
</tr>
<tr>
<td>11.274</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C41[3][A]</td>
<td>can_controller_i/can_sender_i/crc_reg_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 42.992%; route: 0.905, 57.008%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.028, 27.101%; route: 5.071, 67.786%; tC2Q: 0.382, 5.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.060%; route: 0.902, 56.940%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.274</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/crc_reg_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.587</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>can_controller_i/can_sender_i/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.970</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R23C41[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/state_1_s1/Q</td>
</tr>
<tr>
<td>3.311</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>can_controller_i/can_sender_i/n576_s1/I0</td>
</tr>
<tr>
<td>3.827</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n576_s1/F</td>
</tr>
<tr>
<td>4.194</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td>can_controller_i/can_synchronizer_i/sync_point_s/I0</td>
</tr>
<tr>
<td>4.691</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R15C44[3][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/sync_point_s/F</td>
</tr>
<tr>
<td>5.627</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>can_controller_i/can_sender_i/n888_s3/I2</td>
</tr>
<tr>
<td>6.144</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n888_s3/F</td>
</tr>
<tr>
<td>7.230</td>
<td>1.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[3][A]</td>
<td>can_controller_i/can_sender_i/crc_reg_12_s4/I3</td>
</tr>
<tr>
<td>7.727</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R18C44[3][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/crc_reg_12_s4/F</td>
</tr>
<tr>
<td>9.069</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[2][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/crc_reg_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.585</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[2][B]</td>
<td>can_controller_i/can_sender_i/crc_reg_8_s1/CLK</td>
</tr>
<tr>
<td>11.274</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C41[2][B]</td>
<td>can_controller_i/can_sender_i/crc_reg_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 42.992%; route: 0.905, 57.008%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.028, 27.101%; route: 5.071, 67.786%; tC2Q: 0.382, 5.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.060%; route: 0.902, 56.940%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.274</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/crc_reg_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.587</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>can_controller_i/can_sender_i/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.970</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R23C41[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/state_1_s1/Q</td>
</tr>
<tr>
<td>3.311</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>can_controller_i/can_sender_i/n576_s1/I0</td>
</tr>
<tr>
<td>3.827</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n576_s1/F</td>
</tr>
<tr>
<td>4.194</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td>can_controller_i/can_synchronizer_i/sync_point_s/I0</td>
</tr>
<tr>
<td>4.691</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R15C44[3][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/sync_point_s/F</td>
</tr>
<tr>
<td>5.627</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>can_controller_i/can_sender_i/n888_s3/I2</td>
</tr>
<tr>
<td>6.144</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n888_s3/F</td>
</tr>
<tr>
<td>7.230</td>
<td>1.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[3][A]</td>
<td>can_controller_i/can_sender_i/crc_reg_12_s4/I3</td>
</tr>
<tr>
<td>7.727</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R18C44[3][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/crc_reg_12_s4/F</td>
</tr>
<tr>
<td>9.069</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[0][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/crc_reg_9_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.585</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[0][B]</td>
<td>can_controller_i/can_sender_i/crc_reg_9_s1/CLK</td>
</tr>
<tr>
<td>11.274</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C41[0][B]</td>
<td>can_controller_i/can_sender_i/crc_reg_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 42.992%; route: 0.905, 57.008%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.028, 27.101%; route: 5.071, 67.786%; tC2Q: 0.382, 5.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.060%; route: 0.902, 56.940%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.274</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/crc_reg_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.587</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>can_controller_i/can_sender_i/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.970</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R23C41[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/state_1_s1/Q</td>
</tr>
<tr>
<td>3.311</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>can_controller_i/can_sender_i/n576_s1/I0</td>
</tr>
<tr>
<td>3.827</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n576_s1/F</td>
</tr>
<tr>
<td>4.194</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td>can_controller_i/can_synchronizer_i/sync_point_s/I0</td>
</tr>
<tr>
<td>4.691</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R15C44[3][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/sync_point_s/F</td>
</tr>
<tr>
<td>5.627</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>can_controller_i/can_sender_i/n888_s3/I2</td>
</tr>
<tr>
<td>6.144</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n888_s3/F</td>
</tr>
<tr>
<td>7.230</td>
<td>1.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[3][A]</td>
<td>can_controller_i/can_sender_i/crc_reg_12_s4/I3</td>
</tr>
<tr>
<td>7.727</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R18C44[3][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/crc_reg_12_s4/F</td>
</tr>
<tr>
<td>9.069</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/crc_reg_10_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.585</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>can_controller_i/can_sender_i/crc_reg_10_s1/CLK</td>
</tr>
<tr>
<td>11.274</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>can_controller_i/can_sender_i/crc_reg_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 42.992%; route: 0.905, 57.008%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.028, 27.101%; route: 5.071, 67.786%; tC2Q: 0.382, 5.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.060%; route: 0.902, 56.940%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.274</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/crc_reg_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.587</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>can_controller_i/can_sender_i/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.970</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R23C41[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/state_1_s1/Q</td>
</tr>
<tr>
<td>3.311</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>can_controller_i/can_sender_i/n576_s1/I0</td>
</tr>
<tr>
<td>3.827</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n576_s1/F</td>
</tr>
<tr>
<td>4.194</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td>can_controller_i/can_synchronizer_i/sync_point_s/I0</td>
</tr>
<tr>
<td>4.691</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R15C44[3][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/sync_point_s/F</td>
</tr>
<tr>
<td>5.627</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>can_controller_i/can_sender_i/n888_s3/I2</td>
</tr>
<tr>
<td>6.144</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n888_s3/F</td>
</tr>
<tr>
<td>7.230</td>
<td>1.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[3][A]</td>
<td>can_controller_i/can_sender_i/crc_reg_12_s4/I3</td>
</tr>
<tr>
<td>7.727</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R18C44[3][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/crc_reg_12_s4/F</td>
</tr>
<tr>
<td>9.069</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/crc_reg_11_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.585</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>can_controller_i/can_sender_i/crc_reg_11_s1/CLK</td>
</tr>
<tr>
<td>11.274</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>can_controller_i/can_sender_i/crc_reg_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 42.992%; route: 0.905, 57.008%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.028, 27.101%; route: 5.071, 67.786%; tC2Q: 0.382, 5.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.060%; route: 0.902, 56.940%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.274</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/crc_reg_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.587</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>can_controller_i/can_sender_i/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.970</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R23C41[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/state_1_s1/Q</td>
</tr>
<tr>
<td>3.311</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>can_controller_i/can_sender_i/n576_s1/I0</td>
</tr>
<tr>
<td>3.827</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n576_s1/F</td>
</tr>
<tr>
<td>4.194</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td>can_controller_i/can_synchronizer_i/sync_point_s/I0</td>
</tr>
<tr>
<td>4.691</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R15C44[3][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/sync_point_s/F</td>
</tr>
<tr>
<td>5.627</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>can_controller_i/can_sender_i/n888_s3/I2</td>
</tr>
<tr>
<td>6.144</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n888_s3/F</td>
</tr>
<tr>
<td>7.230</td>
<td>1.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[3][A]</td>
<td>can_controller_i/can_sender_i/crc_reg_12_s4/I3</td>
</tr>
<tr>
<td>7.727</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R18C44[3][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/crc_reg_12_s4/F</td>
</tr>
<tr>
<td>9.069</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/crc_reg_12_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.585</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][B]</td>
<td>can_controller_i/can_sender_i/crc_reg_12_s1/CLK</td>
</tr>
<tr>
<td>11.274</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C41[1][B]</td>
<td>can_controller_i/can_sender_i/crc_reg_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 42.992%; route: 0.905, 57.008%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.028, 27.101%; route: 5.071, 67.786%; tC2Q: 0.382, 5.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.060%; route: 0.902, 56.940%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.231</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/crc_counter_2_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.587</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>can_controller_i/can_sender_i/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.970</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R23C41[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/state_1_s1/Q</td>
</tr>
<tr>
<td>3.311</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>can_controller_i/can_sender_i/n576_s1/I0</td>
</tr>
<tr>
<td>3.827</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n576_s1/F</td>
</tr>
<tr>
<td>4.194</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td>can_controller_i/can_synchronizer_i/sync_point_s/I0</td>
</tr>
<tr>
<td>4.691</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R15C44[3][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/sync_point_s/F</td>
</tr>
<tr>
<td>5.627</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>can_controller_i/can_sender_i/n888_s3/I2</td>
</tr>
<tr>
<td>6.144</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n888_s3/F</td>
</tr>
<tr>
<td>7.230</td>
<td>1.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[3][A]</td>
<td>can_controller_i/can_sender_i/crc_reg_12_s4/I3</td>
</tr>
<tr>
<td>7.727</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R18C44[3][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/crc_reg_12_s4/F</td>
</tr>
<tr>
<td>8.635</td>
<td>0.907</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/crc_counter_2_s6/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.542</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>can_controller_i/can_sender_i/crc_counter_2_s6/CLK</td>
</tr>
<tr>
<td>11.231</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>can_controller_i/can_sender_i/crc_counter_2_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 42.992%; route: 0.905, 57.008%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.028, 28.769%; route: 4.637, 65.803%; tC2Q: 0.382, 5.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.264%; route: 0.859, 55.736%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.231</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/crc_counter_1_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.587</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>can_controller_i/can_sender_i/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.970</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R23C41[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/state_1_s1/Q</td>
</tr>
<tr>
<td>3.311</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>can_controller_i/can_sender_i/n576_s1/I0</td>
</tr>
<tr>
<td>3.827</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n576_s1/F</td>
</tr>
<tr>
<td>4.194</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td>can_controller_i/can_synchronizer_i/sync_point_s/I0</td>
</tr>
<tr>
<td>4.691</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R15C44[3][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/sync_point_s/F</td>
</tr>
<tr>
<td>5.627</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>can_controller_i/can_sender_i/n888_s3/I2</td>
</tr>
<tr>
<td>6.144</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n888_s3/F</td>
</tr>
<tr>
<td>7.230</td>
<td>1.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[3][A]</td>
<td>can_controller_i/can_sender_i/crc_reg_12_s4/I3</td>
</tr>
<tr>
<td>7.727</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R18C44[3][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/crc_reg_12_s4/F</td>
</tr>
<tr>
<td>8.635</td>
<td>0.907</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/crc_counter_1_s6/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.542</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>can_controller_i/can_sender_i/crc_counter_1_s6/CLK</td>
</tr>
<tr>
<td>11.231</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C47[0][A]</td>
<td>can_controller_i/can_sender_i/crc_counter_1_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 42.992%; route: 0.905, 57.008%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.028, 28.769%; route: 4.637, 65.803%; tC2Q: 0.382, 5.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.264%; route: 0.859, 55.736%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.231</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/crc_counter_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.587</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>can_controller_i/can_sender_i/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.970</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R23C41[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/state_1_s1/Q</td>
</tr>
<tr>
<td>3.311</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>can_controller_i/can_sender_i/n576_s1/I0</td>
</tr>
<tr>
<td>3.827</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n576_s1/F</td>
</tr>
<tr>
<td>4.194</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td>can_controller_i/can_synchronizer_i/sync_point_s/I0</td>
</tr>
<tr>
<td>4.691</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R15C44[3][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/sync_point_s/F</td>
</tr>
<tr>
<td>5.627</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>can_controller_i/can_sender_i/n888_s3/I2</td>
</tr>
<tr>
<td>6.144</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n888_s3/F</td>
</tr>
<tr>
<td>7.230</td>
<td>1.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[3][A]</td>
<td>can_controller_i/can_sender_i/crc_reg_12_s4/I3</td>
</tr>
<tr>
<td>7.727</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R18C44[3][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/crc_reg_12_s4/F</td>
</tr>
<tr>
<td>8.635</td>
<td>0.907</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/crc_counter_0_s6/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.542</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][B]</td>
<td>can_controller_i/can_sender_i/crc_counter_0_s6/CLK</td>
</tr>
<tr>
<td>11.231</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C47[0][B]</td>
<td>can_controller_i/can_sender_i/crc_counter_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 42.992%; route: 0.905, 57.008%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.028, 28.769%; route: 4.637, 65.803%; tC2Q: 0.382, 5.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.264%; route: 0.859, 55.736%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.272</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/send_error_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.587</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>can_controller_i/can_sender_i/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.970</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R23C41[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/state_1_s1/Q</td>
</tr>
<tr>
<td>3.311</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>can_controller_i/can_sender_i/n576_s1/I0</td>
</tr>
<tr>
<td>3.827</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n576_s1/F</td>
</tr>
<tr>
<td>4.194</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td>can_controller_i/can_synchronizer_i/sync_point_s/I0</td>
</tr>
<tr>
<td>4.691</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R15C44[3][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/sync_point_s/F</td>
</tr>
<tr>
<td>5.627</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td>can_controller_i/can_sender_i/send_error_counter_7_s3/I3</td>
</tr>
<tr>
<td>6.144</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/send_error_counter_7_s3/F</td>
</tr>
<tr>
<td>6.301</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[0][B]</td>
<td>can_controller_i/can_sender_i/send_error_counter_7_s2/I0</td>
</tr>
<tr>
<td>6.817</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R22C43[0][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/send_error_counter_7_s2/F</td>
</tr>
<tr>
<td>7.170</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td>can_controller_i/can_sender_i/send_error_counter_2_s3/I3</td>
</tr>
<tr>
<td>7.667</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C42[3][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/send_error_counter_2_s3/F</td>
</tr>
<tr>
<td>8.587</td>
<td>0.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[3][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_counter_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.583</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[3][A]</td>
<td>can_controller_i/can_sender_i/send_error_counter_2_s0/CLK</td>
</tr>
<tr>
<td>11.272</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C42[3][A]</td>
<td>can_controller_i/can_sender_i/send_error_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 42.992%; route: 0.905, 57.008%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.544, 36.339%; route: 4.074, 58.196%; tC2Q: 0.382, 5.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.111%; route: 0.901, 56.889%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.863</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.274</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/crc_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.587</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>can_controller_i/can_sender_i/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.970</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R23C41[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/state_1_s1/Q</td>
</tr>
<tr>
<td>3.311</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>can_controller_i/can_sender_i/n576_s1/I0</td>
</tr>
<tr>
<td>3.827</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n576_s1/F</td>
</tr>
<tr>
<td>4.194</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td>can_controller_i/can_synchronizer_i/sync_point_s/I0</td>
</tr>
<tr>
<td>4.691</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R15C44[3][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/sync_point_s/F</td>
</tr>
<tr>
<td>5.627</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>can_controller_i/can_sender_i/n888_s3/I2</td>
</tr>
<tr>
<td>6.144</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n888_s3/F</td>
</tr>
<tr>
<td>7.230</td>
<td>1.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[3][A]</td>
<td>can_controller_i/can_sender_i/crc_reg_12_s4/I3</td>
</tr>
<tr>
<td>7.727</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R18C44[3][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/crc_reg_12_s4/F</td>
</tr>
<tr>
<td>8.411</td>
<td>0.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/crc_reg_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.586</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][B]</td>
<td>can_controller_i/can_sender_i/crc_reg_3_s1/CLK</td>
</tr>
<tr>
<td>11.274</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C44[0][B]</td>
<td>can_controller_i/can_sender_i/crc_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 42.992%; route: 0.905, 57.008%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.028, 29.712%; route: 4.414, 64.682%; tC2Q: 0.382, 5.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.043%; route: 0.903, 56.957%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/send_error_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.587</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>can_controller_i/can_sender_i/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.970</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R23C41[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/state_1_s1/Q</td>
</tr>
<tr>
<td>3.311</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>can_controller_i/can_sender_i/n576_s1/I0</td>
</tr>
<tr>
<td>3.827</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n576_s1/F</td>
</tr>
<tr>
<td>4.194</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td>can_controller_i/can_synchronizer_i/sync_point_s/I0</td>
</tr>
<tr>
<td>4.691</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R15C44[3][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/sync_point_s/F</td>
</tr>
<tr>
<td>5.627</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td>can_controller_i/can_sender_i/send_error_counter_7_s3/I3</td>
</tr>
<tr>
<td>6.144</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/send_error_counter_7_s3/F</td>
</tr>
<tr>
<td>6.301</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[0][B]</td>
<td>can_controller_i/can_sender_i/send_error_counter_7_s2/I0</td>
</tr>
<tr>
<td>6.817</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R22C43[0][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/send_error_counter_7_s2/F</td>
</tr>
<tr>
<td>7.170</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td>can_controller_i/can_sender_i/send_error_counter_2_s3/I3</td>
</tr>
<tr>
<td>7.667</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C42[3][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/send_error_counter_2_s3/F</td>
</tr>
<tr>
<td>8.397</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_counter_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.581</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>can_controller_i/can_sender_i/send_error_counter_0_s0/CLK</td>
</tr>
<tr>
<td>11.269</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>can_controller_i/can_sender_i/send_error_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 42.992%; route: 0.905, 57.008%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.544, 37.353%; route: 3.884, 57.030%; tC2Q: 0.382, 5.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.179%; route: 0.898, 56.821%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/send_error_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.587</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>can_controller_i/can_sender_i/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.970</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R23C41[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/state_1_s1/Q</td>
</tr>
<tr>
<td>3.311</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>can_controller_i/can_sender_i/n576_s1/I0</td>
</tr>
<tr>
<td>3.827</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n576_s1/F</td>
</tr>
<tr>
<td>4.194</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td>can_controller_i/can_synchronizer_i/sync_point_s/I0</td>
</tr>
<tr>
<td>4.691</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R15C44[3][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/sync_point_s/F</td>
</tr>
<tr>
<td>5.627</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td>can_controller_i/can_sender_i/send_error_counter_7_s3/I3</td>
</tr>
<tr>
<td>6.144</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/send_error_counter_7_s3/F</td>
</tr>
<tr>
<td>6.301</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[0][B]</td>
<td>can_controller_i/can_sender_i/send_error_counter_7_s2/I0</td>
</tr>
<tr>
<td>6.817</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R22C43[0][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/send_error_counter_7_s2/F</td>
</tr>
<tr>
<td>7.170</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[3][B]</td>
<td>can_controller_i/can_sender_i/send_error_counter_2_s3/I3</td>
</tr>
<tr>
<td>7.667</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R22C42[3][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/send_error_counter_2_s3/F</td>
</tr>
<tr>
<td>8.397</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_counter_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.581</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td>can_controller_i/can_sender_i/send_error_counter_1_s0/CLK</td>
</tr>
<tr>
<td>11.269</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C42[2][B]</td>
<td>can_controller_i/can_sender_i/send_error_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 42.992%; route: 0.905, 57.008%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.544, 37.353%; route: 3.884, 57.030%; tC2Q: 0.382, 5.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.179%; route: 0.898, 56.821%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/crc_counter_6_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.587</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>can_controller_i/can_sender_i/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.970</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R23C41[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/state_1_s1/Q</td>
</tr>
<tr>
<td>3.311</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>can_controller_i/can_sender_i/n576_s1/I0</td>
</tr>
<tr>
<td>3.827</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n576_s1/F</td>
</tr>
<tr>
<td>4.194</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td>can_controller_i/can_synchronizer_i/sync_point_s/I0</td>
</tr>
<tr>
<td>4.691</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R15C44[3][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/sync_point_s/F</td>
</tr>
<tr>
<td>5.627</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>can_controller_i/can_sender_i/n888_s3/I2</td>
</tr>
<tr>
<td>6.144</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n888_s3/F</td>
</tr>
<tr>
<td>7.230</td>
<td>1.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[3][A]</td>
<td>can_controller_i/can_sender_i/crc_reg_12_s4/I3</td>
</tr>
<tr>
<td>7.727</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R18C44[3][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/crc_reg_12_s4/F</td>
</tr>
<tr>
<td>8.082</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/crc_counter_6_s6/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.561</td>
<td>0.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td>can_controller_i/can_sender_i/crc_counter_6_s6/CLK</td>
</tr>
<tr>
<td>11.249</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C45[2][B]</td>
<td>can_controller_i/can_sender_i/crc_counter_6_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 42.992%; route: 0.905, 57.008%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.028, 31.216%; route: 4.085, 62.895%; tC2Q: 0.382, 5.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.732%; route: 0.878, 56.268%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/crc_counter_4_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.587</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>can_controller_i/can_sender_i/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.970</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R23C41[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/state_1_s1/Q</td>
</tr>
<tr>
<td>3.311</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>can_controller_i/can_sender_i/n576_s1/I0</td>
</tr>
<tr>
<td>3.827</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n576_s1/F</td>
</tr>
<tr>
<td>4.194</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td>can_controller_i/can_synchronizer_i/sync_point_s/I0</td>
</tr>
<tr>
<td>4.691</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R15C44[3][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/sync_point_s/F</td>
</tr>
<tr>
<td>5.627</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>can_controller_i/can_sender_i/n888_s3/I2</td>
</tr>
<tr>
<td>6.144</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n888_s3/F</td>
</tr>
<tr>
<td>7.230</td>
<td>1.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[3][A]</td>
<td>can_controller_i/can_sender_i/crc_reg_12_s4/I3</td>
</tr>
<tr>
<td>7.727</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R18C44[3][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/crc_reg_12_s4/F</td>
</tr>
<tr>
<td>7.872</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/crc_counter_4_s6/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.551</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td>can_controller_i/can_sender_i/crc_counter_4_s6/CLK</td>
</tr>
<tr>
<td>11.240</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C44[1][B]</td>
<td>can_controller_i/can_sender_i/crc_counter_4_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 42.992%; route: 0.905, 57.008%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.028, 32.259%; route: 3.875, 61.655%; tC2Q: 0.382, 6.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.997%; route: 0.869, 56.003%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/crc_counter_3_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.587</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>can_controller_i/can_sender_i/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.970</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R23C41[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/state_1_s1/Q</td>
</tr>
<tr>
<td>3.311</td>
<td>1.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>can_controller_i/can_sender_i/n576_s1/I0</td>
</tr>
<tr>
<td>3.827</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>R18C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n576_s1/F</td>
</tr>
<tr>
<td>4.194</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[3][B]</td>
<td>can_controller_i/can_synchronizer_i/sync_point_s/I0</td>
</tr>
<tr>
<td>4.691</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R15C44[3][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/sync_point_s/F</td>
</tr>
<tr>
<td>5.627</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>can_controller_i/can_sender_i/n888_s3/I2</td>
</tr>
<tr>
<td>6.144</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R21C44[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n888_s3/F</td>
</tr>
<tr>
<td>7.230</td>
<td>1.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[3][A]</td>
<td>can_controller_i/can_sender_i/crc_reg_12_s4/I3</td>
</tr>
<tr>
<td>7.727</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R18C44[3][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/crc_reg_12_s4/F</td>
</tr>
<tr>
<td>7.872</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[0][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/crc_counter_3_s6/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.551</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[0][B]</td>
<td>can_controller_i/can_sender_i/crc_counter_3_s6/CLK</td>
</tr>
<tr>
<td>11.240</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C44[0][B]</td>
<td>can_controller_i/can_sender_i/crc_counter_3_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 42.992%; route: 0.905, 57.008%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.028, 32.259%; route: 3.875, 61.655%; tC2Q: 0.382, 6.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.997%; route: 0.869, 56.003%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/send_frame_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/continuous_of_same_level_bit_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.569</td>
<td>0.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[1][B]</td>
<td>can_controller_i/can_sender_i/send_frame_counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.951</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R23C43[1][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_frame_counter_0_s1/Q</td>
</tr>
<tr>
<td>3.474</td>
<td>1.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>can_controller_i/can_sender_i/n823_s160/I0</td>
</tr>
<tr>
<td>4.000</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n823_s160/F</td>
</tr>
<tr>
<td>4.157</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[3][A]</td>
<td>can_controller_i/can_sender_i/n823_s157/I0</td>
</tr>
<tr>
<td>4.679</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C47[3][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n823_s157/F</td>
</tr>
<tr>
<td>4.681</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[3][B]</td>
<td>can_controller_i/can_sender_i/n832_s36/I1</td>
</tr>
<tr>
<td>5.096</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C47[3][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n832_s36/F</td>
</tr>
<tr>
<td>5.600</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[3][B]</td>
<td>can_controller_i/can_sender_i/n832_s23/I1</td>
</tr>
<tr>
<td>5.890</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C46[3][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n832_s23/F</td>
</tr>
<tr>
<td>6.032</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[1][B]</td>
<td>can_controller_i/can_sender_i/n832_s11/I2</td>
</tr>
<tr>
<td>6.494</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C45[1][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n832_s11/F</td>
</tr>
<tr>
<td>6.651</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>can_controller_i/can_sender_i/n832_s4/I3</td>
</tr>
<tr>
<td>7.112</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n832_s4/F</td>
</tr>
<tr>
<td>7.827</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[1][B]</td>
<td>can_controller_i/can_sender_i/n853_s2/I1</td>
</tr>
<tr>
<td>8.090</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C41[1][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n853_s2/F</td>
</tr>
<tr>
<td>8.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[1][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/continuous_of_same_level_bit_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.587</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[1][B]</td>
<td>can_controller_i/can_sender_i/continuous_of_same_level_bit_0_s0/CLK</td>
</tr>
<tr>
<td>11.524</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C41[1][B]</td>
<td>can_controller_i/can_sender_i/continuous_of_same_level_bit_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.506%; route: 0.886, 56.494%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.938, 45.045%; route: 3.201, 49.090%; tC2Q: 0.382, 5.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 42.992%; route: 0.905, 57.008%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.167</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_synchronizer_i/tseg1_cycle_increment_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.559</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[1][B]</td>
<td>can_controller_i/can_synchronizer_i/tseg1_cycle_increment_2_s1/CLK</td>
</tr>
<tr>
<td>1.941</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R17C41[1][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/tseg1_cycle_increment_2_s1/Q</td>
</tr>
<tr>
<td>2.911</td>
<td>0.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[3][A]</td>
<td>can_controller_i/can_synchronizer_i/n12_s4/I0</td>
</tr>
<tr>
<td>3.433</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C44[3][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/n12_s4/F</td>
</tr>
<tr>
<td>3.590</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C45[1][B]</td>
<td>can_controller_i/can_synchronizer_i/total_segment_cycle_3_s/I0</td>
</tr>
<tr>
<td>4.320</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R16C45[1][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/total_segment_cycle_3_s/SUM</td>
</tr>
<tr>
<td>4.673</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[3][B]</td>
<td>can_controller_i/can_synchronizer_i/n543_s8/I3</td>
</tr>
<tr>
<td>4.963</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R14C45[3][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/n543_s8/F</td>
</tr>
<tr>
<td>5.125</td>
<td>0.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td>can_controller_i/can_synchronizer_i/n543_s9/I1</td>
</tr>
<tr>
<td>5.641</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C45[2][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/n543_s9/F</td>
</tr>
<tr>
<td>5.799</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[0][A]</td>
<td>can_controller_i/can_synchronizer_i/n543_s4/I3</td>
</tr>
<tr>
<td>6.260</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C45[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/n543_s4/F</td>
</tr>
<tr>
<td>6.417</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[3][A]</td>
<td>can_controller_i/can_synchronizer_i/n543_s2/I0</td>
</tr>
<tr>
<td>6.707</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C45[3][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/n543_s2/F</td>
</tr>
<tr>
<td>6.717</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[0][B]</td>
<td>can_controller_i/can_synchronizer_i/n543_s1/I1</td>
</tr>
<tr>
<td>7.179</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R15C45[0][B]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/n543_s1/F</td>
</tr>
<tr>
<td>7.704</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[1][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/segment_counter_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.540</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[1][B]</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_3_s0/CLK</td>
</tr>
<tr>
<td>11.167</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C44[1][B]</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.785%; route: 0.876, 56.215%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.270, 53.214%; route: 2.492, 40.561%; tC2Q: 0.382, 6.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.327%; route: 0.857, 55.673%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/send_frame_counter_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/send_frame_counter_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.062</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>can_controller_i/can_sender_i/send_frame_counter_4_s1/CLK</td>
</tr>
<tr>
<td>1.239</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R23C43[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_frame_counter_4_s1/Q</td>
</tr>
<tr>
<td>1.246</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>can_controller_i/can_sender_i/n506_s6/I0</td>
</tr>
<tr>
<td>1.437</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n506_s6/F</td>
</tr>
<tr>
<td>1.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_frame_counter_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.062</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>can_controller_i/can_sender_i/send_frame_counter_4_s1/CLK</td>
</tr>
<tr>
<td>1.064</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>can_controller_i/can_sender_i/send_frame_counter_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.584%; route: 0.387, 36.416%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.584%; route: 0.387, 36.416%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_1_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_1_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.075</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_1_s6/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R22C41[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_frame_counter_1_s6/Q</td>
</tr>
<tr>
<td>1.258</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_1_s12/I2</td>
</tr>
<tr>
<td>1.450</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/send_error_frame_counter_1_s12/F</td>
</tr>
<tr>
<td>1.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_frame_counter_1_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.075</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_1_s6/CLK</td>
</tr>
<tr>
<td>1.076</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C41[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_1_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 62.863%; route: 0.399, 37.137%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 62.863%; route: 0.399, 37.137%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.043</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.042</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C48[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>1.225</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td>n781_s2/I0</td>
</tr>
<tr>
<td>1.417</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td style=" background: #97FFFF;">n781_s2/F</td>
</tr>
<tr>
<td>1.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td style=" font-weight:bold;">counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.042</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.043</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C48[0][A]</td>
<td>counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.843%; route: 0.366, 35.157%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.843%; route: 0.366, 35.157%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>forcedRotationCounter_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>forcedRotationCounter_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>R17C47[2][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.719</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td>forcedRotationCounter_0_s2/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C49[0][A]</td>
<td style=" font-weight:bold;">forcedRotationCounter_0_s2/Q</td>
</tr>
<tr>
<td>0.903</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td>n123_s3/I0</td>
</tr>
<tr>
<td>1.094</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td style=" background: #97FFFF;">n123_s3/F</td>
</tr>
<tr>
<td>1.094</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td style=" font-weight:bold;">forcedRotationCounter_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>R17C47[2][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.719</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td>forcedRotationCounter_0_s2/CLK</td>
</tr>
<tr>
<td>0.720</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C49[0][A]</td>
<td>forcedRotationCounter_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dutyPara_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>R17C47[2][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.722</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[0][A]</td>
<td>dutyPara_2_s0/CLK</td>
</tr>
<tr>
<td>0.898</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R17C52[0][A]</td>
<td style=" font-weight:bold;">dutyPara_2_s0/Q</td>
</tr>
<tr>
<td>0.906</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C52[0][A]</td>
<td>n210_s0/I1</td>
</tr>
<tr>
<td>1.097</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C52[0][A]</td>
<td style=" background: #97FFFF;">n210_s0/F</td>
</tr>
<tr>
<td>1.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C52[0][A]</td>
<td style=" font-weight:bold;">dutyPara_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>R17C47[2][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.722</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[0][A]</td>
<td>dutyPara_2_s0/CLK</td>
</tr>
<tr>
<td>0.723</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C52[0][A]</td>
<td>dutyPara_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.052</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.051</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.227</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R15C46[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/segment_counter_2_s0/Q</td>
</tr>
<tr>
<td>1.239</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td>can_controller_i/can_synchronizer_i/n533_s3/I2</td>
</tr>
<tr>
<td>1.430</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/n533_s3/F</td>
</tr>
<tr>
<td>1.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/segment_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.051</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.052</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C46[0][A]</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.264%; route: 0.376, 35.736%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.264%; route: 0.376, 35.736%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.043</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.042</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][A]</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_6_s0/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C42[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/continuous_of_recessive_level_6_s0/Q</td>
</tr>
<tr>
<td>1.229</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[0][A]</td>
<td>can_controller_i/can_synchronizer_i/n95_s1/I1</td>
</tr>
<tr>
<td>1.420</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C42[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/n95_s1/F</td>
</tr>
<tr>
<td>1.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/continuous_of_recessive_level_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.042</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][A]</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_6_s0/CLK</td>
</tr>
<tr>
<td>1.043</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C42[0][A]</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.843%; route: 0.366, 35.157%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.843%; route: 0.366, 35.157%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.038</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_synchronizer_i/state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_synchronizer_i/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.037</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td>can_controller_i/can_synchronizer_i/state_1_s0/CLK</td>
</tr>
<tr>
<td>1.213</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C43[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/state_1_s0/Q</td>
</tr>
<tr>
<td>1.224</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td>can_controller_i/can_synchronizer_i/n79_s10/I1</td>
</tr>
<tr>
<td>1.415</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/n79_s10/F</td>
</tr>
<tr>
<td>1.415</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.037</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td>can_controller_i/can_synchronizer_i/state_1_s0/CLK</td>
</tr>
<tr>
<td>1.038</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C43[0][A]</td>
<td>can_controller_i/can_synchronizer_i/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.156%; route: 0.361, 34.844%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.156%; route: 0.361, 34.844%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_4_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_4_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.077</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_4_s6/CLK</td>
</tr>
<tr>
<td>1.253</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R21C41[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_frame_counter_4_s6/Q</td>
</tr>
<tr>
<td>1.264</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_4_s10/I1</td>
</tr>
<tr>
<td>1.456</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/send_error_frame_counter_4_s10/F</td>
</tr>
<tr>
<td>1.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_frame_counter_4_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.077</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_4_s6/CLK</td>
</tr>
<tr>
<td>1.078</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_4_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 62.735%; route: 0.401, 37.265%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 62.735%; route: 0.401, 37.265%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/send_error_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/send_error_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.072</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R21C42[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_counter_3_s0/Q</td>
</tr>
<tr>
<td>1.259</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[0][A]</td>
<td>can_controller_i/can_sender_i/n1286_s0/I3</td>
</tr>
<tr>
<td>1.450</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n1286_s0/F</td>
</tr>
<tr>
<td>1.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.072</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.073</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C42[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.028%; route: 0.396, 36.972%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.028%; route: 0.396, 36.972%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/send_error_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/send_error_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.072</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>can_controller_i/can_sender_i/send_error_counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C42[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_counter_4_s0/Q</td>
</tr>
<tr>
<td>1.259</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>can_controller_i/can_sender_i/n1285_s0/I2</td>
</tr>
<tr>
<td>1.450</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n1285_s0/F</td>
</tr>
<tr>
<td>1.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.072</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>can_controller_i/can_sender_i/send_error_counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.073</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>can_controller_i/can_sender_i/send_error_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.028%; route: 0.396, 36.972%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.028%; route: 0.396, 36.972%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.053</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/crc_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/crc_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.051</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>can_controller_i/can_sender_i/crc_counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.228</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C45[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/crc_counter_5_s0/Q</td>
</tr>
<tr>
<td>1.239</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>can_controller_i/can_sender_i/n1017_s4/I2</td>
</tr>
<tr>
<td>1.430</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n1017_s4/F</td>
</tr>
<tr>
<td>1.430</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/crc_counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.051</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>can_controller_i/can_sender_i/crc_counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.053</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C45[0][A]</td>
<td>can_controller_i/can_sender_i/crc_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.245%; route: 0.376, 35.755%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.245%; route: 0.376, 35.755%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/crc_reg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/crc_reg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.067</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>can_controller_i/can_sender_i/crc_reg_14_s0/CLK</td>
</tr>
<tr>
<td>1.244</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/crc_reg_14_s0/Q</td>
</tr>
<tr>
<td>1.255</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>can_controller_i/can_sender_i/n900_s0/I1</td>
</tr>
<tr>
<td>1.446</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n900_s0/F</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/crc_reg_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.067</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>can_controller_i/can_sender_i/crc_reg_14_s0/CLK</td>
</tr>
<tr>
<td>1.069</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>can_controller_i/can_sender_i/crc_reg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.286%; route: 0.392, 36.714%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.286%; route: 0.392, 36.714%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.757</td>
</tr>
<tr>
<td class="label">From</td>
<td>dutyPara_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dutyPara_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>R17C47[2][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.756</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>dutyPara_0_s0/CLK</td>
</tr>
<tr>
<td>0.932</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">dutyPara_0_s0/Q</td>
</tr>
<tr>
<td>0.943</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>n212_s1/I2</td>
</tr>
<tr>
<td>1.135</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td style=" background: #97FFFF;">n212_s1/F</td>
</tr>
<tr>
<td>1.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">dutyPara_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>65</td>
<td>R17C47[2][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>0.756</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>dutyPara_0_s0/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>dutyPara_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.756, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.756, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.040</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_0_s1/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R17C43[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/continuous_of_recessive_level_0_s1/Q</td>
</tr>
<tr>
<td>1.231</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td>can_controller_i/can_synchronizer_i/n101_s3/I0</td>
</tr>
<tr>
<td>1.422</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/n101_s3/F</td>
</tr>
<tr>
<td>1.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/continuous_of_recessive_level_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.040</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_0_s1/CLK</td>
</tr>
<tr>
<td>1.041</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C43[0][A]</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.960%; route: 0.364, 35.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.000%; route: 0.015, 3.922%; tC2Q: 0.176, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.960%; route: 0.364, 35.040%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.043</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.042</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.218</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R15C44[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/segment_counter_1_s0/Q</td>
</tr>
<tr>
<td>1.233</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>can_controller_i/can_synchronizer_i/n534_s3/I1</td>
</tr>
<tr>
<td>1.424</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/n534_s3/F</td>
</tr>
<tr>
<td>1.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/segment_counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.042</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.043</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.843%; route: 0.366, 35.157%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.000%; route: 0.015, 3.922%; tC2Q: 0.176, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.843%; route: 0.366, 35.157%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.048</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.047</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_4_s0/CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C41[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/continuous_of_recessive_level_4_s0/Q</td>
</tr>
<tr>
<td>1.238</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>can_controller_i/can_synchronizer_i/n97_s1/I0</td>
</tr>
<tr>
<td>1.429</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/n97_s1/F</td>
</tr>
<tr>
<td>1.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/continuous_of_recessive_level_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.047</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_4_s0/CLK</td>
</tr>
<tr>
<td>1.048</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.533%; route: 0.371, 35.467%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.000%; route: 0.015, 3.922%; tC2Q: 0.176, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.533%; route: 0.371, 35.467%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_data_generator_i/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>vehicle_data_generator_i/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.072</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C49[1][A]</td>
<td>vehicle_data_generator_i/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R23C49[1][A]</td>
<td style=" font-weight:bold;">vehicle_data_generator_i/state_1_s1/Q</td>
</tr>
<tr>
<td>1.264</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C49[1][A]</td>
<td>vehicle_data_generator_i/n191_s17/I2</td>
</tr>
<tr>
<td>1.455</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C49[1][A]</td>
<td style=" background: #97FFFF;">vehicle_data_generator_i/n191_s17/F</td>
</tr>
<tr>
<td>1.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C49[1][A]</td>
<td style=" font-weight:bold;">vehicle_data_generator_i/state_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.072</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C49[1][A]</td>
<td>vehicle_data_generator_i/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C49[1][A]</td>
<td>vehicle_data_generator_i/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 62.991%; route: 0.397, 37.009%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.000%; route: 0.015, 3.922%; tC2Q: 0.176, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 62.991%; route: 0.397, 37.009%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_data_generator_i/state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vehicle_data_generator_i/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.067</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td>vehicle_data_generator_i/state_2_s0/CLK</td>
</tr>
<tr>
<td>1.244</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R23C50[0][A]</td>
<td style=" font-weight:bold;">vehicle_data_generator_i/state_2_s0/Q</td>
</tr>
<tr>
<td>1.259</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td>vehicle_data_generator_i/n190_s11/I3</td>
</tr>
<tr>
<td>1.450</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td style=" background: #97FFFF;">vehicle_data_generator_i/n190_s11/F</td>
</tr>
<tr>
<td>1.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td style=" font-weight:bold;">vehicle_data_generator_i/state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.067</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C50[0][A]</td>
<td>vehicle_data_generator_i/state_2_s0/CLK</td>
</tr>
<tr>
<td>1.069</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C50[0][A]</td>
<td>vehicle_data_generator_i/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.286%; route: 0.392, 36.714%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.000%; route: 0.015, 3.922%; tC2Q: 0.176, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.286%; route: 0.392, 36.714%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.048</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.047</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.227</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C45[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/segment_counter_0_s1/Q</td>
</tr>
<tr>
<td>1.245</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_0_s3/I0</td>
</tr>
<tr>
<td>1.437</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/segment_counter_0_s3/F</td>
</tr>
<tr>
<td>1.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/segment_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.047</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.048</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C45[1][A]</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.533%; route: 0.371, 35.467%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 49.038%; route: 0.019, 4.808%; tC2Q: 0.180, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.533%; route: 0.371, 35.467%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.072</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>can_controller_i/can_sender_i/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.252</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R23C41[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/state_1_s1/Q</td>
</tr>
<tr>
<td>1.271</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>can_controller_i/can_sender_i/n227_s18/I1</td>
</tr>
<tr>
<td>1.462</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n227_s18/F</td>
</tr>
<tr>
<td>1.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/state_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.072</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>can_controller_i/can_sender_i/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>can_controller_i/can_sender_i/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 62.991%; route: 0.397, 37.009%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 49.038%; route: 0.019, 4.808%; tC2Q: 0.180, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 62.991%; route: 0.397, 37.009%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/continuous_of_same_level_bit_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/continuous_of_same_level_bit_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.067</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[2][A]</td>
<td>can_controller_i/can_sender_i/continuous_of_same_level_bit_3_s0/CLK</td>
</tr>
<tr>
<td>1.244</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C42[2][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/continuous_of_same_level_bit_3_s0/Q</td>
</tr>
<tr>
<td>1.251</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[2][A]</td>
<td>can_controller_i/can_sender_i/n850_s2/I3</td>
</tr>
<tr>
<td>1.509</td>
<td>0.257</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[2][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n850_s2/F</td>
</tr>
<tr>
<td>1.509</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[2][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/continuous_of_same_level_bit_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.067</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[2][A]</td>
<td>can_controller_i/can_sender_i/continuous_of_same_level_bit_3_s0/CLK</td>
</tr>
<tr>
<td>1.069</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C42[2][A]</td>
<td>can_controller_i/can_sender_i/continuous_of_same_level_bit_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.286%; route: 0.392, 36.714%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 58.357%; route: 0.008, 1.700%; tC2Q: 0.176, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.286%; route: 0.392, 36.714%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.048</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.047</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[2][A]</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_1_s0/CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C41[2][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/continuous_of_recessive_level_1_s0/Q</td>
</tr>
<tr>
<td>1.234</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[2][A]</td>
<td>can_controller_i/can_synchronizer_i/n100_s1/I1</td>
</tr>
<tr>
<td>1.492</td>
<td>0.257</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41[2][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/n100_s1/F</td>
</tr>
<tr>
<td>1.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[2][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/continuous_of_recessive_level_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.047</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[2][A]</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_1_s0/CLK</td>
</tr>
<tr>
<td>1.048</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C41[2][A]</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 64.533%; route: 0.371, 35.467%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 57.865%; route: 0.011, 2.528%; tC2Q: 0.176, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 64.533%; route: 0.371, 35.467%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/send_frame_counter_3_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/send_frame_counter_3_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.072</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[2][A]</td>
<td>can_controller_i/can_sender_i/send_frame_counter_3_s6/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R23C45[2][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_frame_counter_3_s6/Q</td>
</tr>
<tr>
<td>1.260</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[2][A]</td>
<td>can_controller_i/can_sender_i/send_frame_counter_3_s10/I1</td>
</tr>
<tr>
<td>1.517</td>
<td>0.257</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[2][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/send_frame_counter_3_s10/F</td>
</tr>
<tr>
<td>1.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[2][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_frame_counter_3_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.072</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[2][A]</td>
<td>can_controller_i/can_sender_i/send_frame_counter_3_s6/CLK</td>
</tr>
<tr>
<td>1.074</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C45[2][A]</td>
<td>can_controller_i/can_sender_i/send_frame_counter_3_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 62.991%; route: 0.397, 37.009%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 57.865%; route: 0.011, 2.528%; tC2Q: 0.176, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 62.991%; route: 0.397, 37.009%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.071</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/send_error_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/send_error_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.070</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>can_controller_i/can_sender_i/send_error_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.246</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R22C42[2][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_counter_0_s0/Q</td>
</tr>
<tr>
<td>1.257</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>can_controller_i/can_sender_i/n1297_s3/I0</td>
</tr>
<tr>
<td>1.515</td>
<td>0.257</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n1297_s3/F</td>
</tr>
<tr>
<td>1.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>157</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.070</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>can_controller_i/can_sender_i/send_error_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.071</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C42[2][A]</td>
<td>can_controller_i/can_sender_i/send_error_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.157%; route: 0.394, 36.843%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 57.865%; route: 0.011, 2.528%; tC2Q: 0.176, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.157%; route: 0.394, 36.843%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.239</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.239</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>n196_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.486</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>n196_s0/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>10.725</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>n196_s0/CLK[0]</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.279</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.279</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>n196_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>1.495</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>n196_s0/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>5.774</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>n196_s0/CLK[0]</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.495</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>n196_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.553</td>
<td>0.866</td>
<td>tNET</td>
<td>FF</td>
<td>n196_s0/CLK[1]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.048</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>n196_s0/CLK[1]</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.502</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.502</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>n196_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.553</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>n196_s0/CLK[1]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.055</td>
<td>0.377</td>
<td>tNET</td>
<td>FF</td>
<td>n196_s0/CLK[1]</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.966</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.216</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>oldHS_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.547</td>
<td>1.547</td>
<td>tNET</td>
<td>FF</td>
<td>oldHS_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>10.763</td>
<td>0.763</td>
<td>tNET</td>
<td>RR</td>
<td>oldHS_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.221</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>HSCounter_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.540</td>
<td>1.540</td>
<td>tNET</td>
<td>FF</td>
<td>HSCounter_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>10.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>HSCounter_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.221</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>HSCounter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.540</td>
<td>1.540</td>
<td>tNET</td>
<td>FF</td>
<td>HSCounter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>10.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>HSCounter_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.221</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>HSCounter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.540</td>
<td>1.540</td>
<td>tNET</td>
<td>FF</td>
<td>HSCounter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>10.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>HSCounter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.221</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>HSCounter_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.540</td>
<td>1.540</td>
<td>tNET</td>
<td>FF</td>
<td>HSCounter_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>10.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>HSCounter_6_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.221</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>HSCounter_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.540</td>
<td>1.540</td>
<td>tNET</td>
<td>FF</td>
<td>HSCounter_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>10.761</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>HSCounter_5_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>157</td>
<td>clk_d</td>
<td>2.205</td>
<td>0.914</td>
</tr>
<tr>
<td>65</td>
<td>AD_CLK_d</td>
<td>0.055</td>
<td>1.669</td>
</tr>
<tr>
<td>41</td>
<td>n576_4</td>
<td>2.205</td>
<td>1.165</td>
</tr>
<tr>
<td>25</td>
<td>send_frame_counter[0]</td>
<td>3.434</td>
<td>1.523</td>
</tr>
<tr>
<td>22</td>
<td>tseg2_cycle_decrement_4_7</td>
<td>3.657</td>
<td>1.646</td>
</tr>
<tr>
<td>21</td>
<td>send_frame_counter[1]</td>
<td>3.512</td>
<td>1.426</td>
</tr>
<tr>
<td>20</td>
<td>sync_point</td>
<td>2.205</td>
<td>1.894</td>
</tr>
<tr>
<td>19</td>
<td>state_3[1]</td>
<td>2.205</td>
<td>1.892</td>
</tr>
<tr>
<td>19</td>
<td>n168_6</td>
<td>5.746</td>
<td>0.690</td>
</tr>
<tr>
<td>19</td>
<td>n845_3</td>
<td>5.311</td>
<td>0.569</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R23C43</td>
<td>44.44%</td>
</tr>
<tr>
<td>R23C41</td>
<td>41.67%</td>
</tr>
<tr>
<td>R21C44</td>
<td>40.28%</td>
</tr>
<tr>
<td>R20C50</td>
<td>38.89%</td>
</tr>
<tr>
<td>R22C43</td>
<td>38.89%</td>
</tr>
<tr>
<td>R23C44</td>
<td>38.89%</td>
</tr>
<tr>
<td>R15C41</td>
<td>36.11%</td>
</tr>
<tr>
<td>R15C44</td>
<td>36.11%</td>
</tr>
<tr>
<td>R17C42</td>
<td>36.11%</td>
</tr>
<tr>
<td>R16C43</td>
<td>33.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
