Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sat Oct  6 07:18:26 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-437888901.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.384        0.000                      0                 6177        0.024        0.000                      0                 6176        3.750        0.000                       0                  1935  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk12    {0.000 41.666}     83.333          12.000          
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk12                                                                                                                                                          81.178        0.000                       0                     1  
sys_clk             1.384        0.000                      0                 6176        0.024        0.000                      0                 6176        3.750        0.000                       0                  1934  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              sys_clk             2.474        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk12
  To Clock:  clk12

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       81.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk12 }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         83.333      81.178     BUFGCTRL_X0Y0  BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.346ns  (logic 3.775ns (45.232%)  route 4.571ns (54.768%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.600     1.600    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X2Y10         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.054 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[0]
                         net (fo=1, routed)           1.239     5.293    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[0]
    SLICE_X58Y26         LUT5 (Prop_lut5_I0_O)        0.124     5.417 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.417    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_3
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.949 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.949    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.177 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=34, routed)          1.524     7.701    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X47Y19         LUT5 (Prop_lut5_I3_O)        0.313     8.014 r  lm32_cpu/load_store_unit/dcache/refill_address[31]_i_2/O
                         net (fo=2, routed)           0.840     8.854    lm32_cpu/instruction_unit/icache/valid_f_reg_1
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.978 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          0.968     9.946    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_0
    SLICE_X56Y28         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.441    11.441    lm32_cpu/instruction_unit/icache/out
    SLICE_X56Y28         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[19]/C
                         clock pessimism              0.093    11.534    
                         clock uncertainty           -0.035    11.499    
    SLICE_X56Y28         FDRE (Setup_fdre_C_CE)      -0.169    11.330    lm32_cpu/instruction_unit/icache/refill_address_reg[19]
  -------------------------------------------------------------------
                         required time                         11.330    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.346ns  (logic 3.775ns (45.232%)  route 4.571ns (54.768%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.600     1.600    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X2Y10         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.054 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[0]
                         net (fo=1, routed)           1.239     5.293    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[0]
    SLICE_X58Y26         LUT5 (Prop_lut5_I0_O)        0.124     5.417 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.417    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_3
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.949 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.949    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.177 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=34, routed)          1.524     7.701    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X47Y19         LUT5 (Prop_lut5_I3_O)        0.313     8.014 r  lm32_cpu/load_store_unit/dcache/refill_address[31]_i_2/O
                         net (fo=2, routed)           0.840     8.854    lm32_cpu/instruction_unit/icache/valid_f_reg_1
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.978 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          0.968     9.946    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_0
    SLICE_X56Y28         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.441    11.441    lm32_cpu/instruction_unit/icache/out
    SLICE_X56Y28         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[20]/C
                         clock pessimism              0.093    11.534    
                         clock uncertainty           -0.035    11.499    
    SLICE_X56Y28         FDRE (Setup_fdre_C_CE)      -0.169    11.330    lm32_cpu/instruction_unit/icache/refill_address_reg[20]
  -------------------------------------------------------------------
                         required time                         11.330    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.346ns  (logic 3.775ns (45.232%)  route 4.571ns (54.768%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.600     1.600    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X2Y10         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.054 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[0]
                         net (fo=1, routed)           1.239     5.293    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[0]
    SLICE_X58Y26         LUT5 (Prop_lut5_I0_O)        0.124     5.417 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.417    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_3
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.949 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.949    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.177 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=34, routed)          1.524     7.701    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X47Y19         LUT5 (Prop_lut5_I3_O)        0.313     8.014 r  lm32_cpu/load_store_unit/dcache/refill_address[31]_i_2/O
                         net (fo=2, routed)           0.840     8.854    lm32_cpu/instruction_unit/icache/valid_f_reg_1
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.978 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          0.968     9.946    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_0
    SLICE_X56Y28         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.441    11.441    lm32_cpu/instruction_unit/icache/out
    SLICE_X56Y28         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[21]/C
                         clock pessimism              0.093    11.534    
                         clock uncertainty           -0.035    11.499    
    SLICE_X56Y28         FDRE (Setup_fdre_C_CE)      -0.169    11.330    lm32_cpu/instruction_unit/icache/refill_address_reg[21]
  -------------------------------------------------------------------
                         required time                         11.330    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.346ns  (logic 3.775ns (45.232%)  route 4.571ns (54.768%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.600     1.600    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X2Y10         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.054 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[0]
                         net (fo=1, routed)           1.239     5.293    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[0]
    SLICE_X58Y26         LUT5 (Prop_lut5_I0_O)        0.124     5.417 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.417    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_3
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.949 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.949    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.177 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=34, routed)          1.524     7.701    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X47Y19         LUT5 (Prop_lut5_I3_O)        0.313     8.014 r  lm32_cpu/load_store_unit/dcache/refill_address[31]_i_2/O
                         net (fo=2, routed)           0.840     8.854    lm32_cpu/instruction_unit/icache/valid_f_reg_1
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.978 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          0.968     9.946    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_0
    SLICE_X56Y28         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.441    11.441    lm32_cpu/instruction_unit/icache/out
    SLICE_X56Y28         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[24]/C
                         clock pessimism              0.093    11.534    
                         clock uncertainty           -0.035    11.499    
    SLICE_X56Y28         FDRE (Setup_fdre_C_CE)      -0.169    11.330    lm32_cpu/instruction_unit/icache/refill_address_reg[24]
  -------------------------------------------------------------------
                         required time                         11.330    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.346ns  (logic 3.775ns (45.232%)  route 4.571ns (54.768%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.600     1.600    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X2Y10         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.054 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[0]
                         net (fo=1, routed)           1.239     5.293    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[0]
    SLICE_X58Y26         LUT5 (Prop_lut5_I0_O)        0.124     5.417 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.417    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_3
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.949 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.949    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.177 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=34, routed)          1.524     7.701    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X47Y19         LUT5 (Prop_lut5_I3_O)        0.313     8.014 r  lm32_cpu/load_store_unit/dcache/refill_address[31]_i_2/O
                         net (fo=2, routed)           0.840     8.854    lm32_cpu/instruction_unit/icache/valid_f_reg_1
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.978 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          0.968     9.946    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_0
    SLICE_X56Y28         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.441    11.441    lm32_cpu/instruction_unit/icache/out
    SLICE_X56Y28         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[26]/C
                         clock pessimism              0.093    11.534    
                         clock uncertainty           -0.035    11.499    
    SLICE_X56Y28         FDRE (Setup_fdre_C_CE)      -0.169    11.330    lm32_cpu/instruction_unit/icache/refill_address_reg[26]
  -------------------------------------------------------------------
                         required time                         11.330    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.346ns  (logic 3.775ns (45.232%)  route 4.571ns (54.768%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.600     1.600    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X2Y10         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.054 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[0]
                         net (fo=1, routed)           1.239     5.293    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[0]
    SLICE_X58Y26         LUT5 (Prop_lut5_I0_O)        0.124     5.417 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.417    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_3
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.949 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.949    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.177 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=34, routed)          1.524     7.701    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X47Y19         LUT5 (Prop_lut5_I3_O)        0.313     8.014 r  lm32_cpu/load_store_unit/dcache/refill_address[31]_i_2/O
                         net (fo=2, routed)           0.840     8.854    lm32_cpu/instruction_unit/icache/valid_f_reg_1
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.978 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          0.968     9.946    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_0
    SLICE_X56Y28         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.441    11.441    lm32_cpu/instruction_unit/icache/out
    SLICE_X56Y28         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[27]/C
                         clock pessimism              0.093    11.534    
                         clock uncertainty           -0.035    11.499    
    SLICE_X56Y28         FDRE (Setup_fdre_C_CE)      -0.169    11.330    lm32_cpu/instruction_unit/icache/refill_address_reg[27]
  -------------------------------------------------------------------
                         required time                         11.330    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.346ns  (logic 3.775ns (45.232%)  route 4.571ns (54.768%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.600     1.600    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X2Y10         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.054 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[0]
                         net (fo=1, routed)           1.239     5.293    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[0]
    SLICE_X58Y26         LUT5 (Prop_lut5_I0_O)        0.124     5.417 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.417    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_3
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.949 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.949    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.177 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=34, routed)          1.524     7.701    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X47Y19         LUT5 (Prop_lut5_I3_O)        0.313     8.014 r  lm32_cpu/load_store_unit/dcache/refill_address[31]_i_2/O
                         net (fo=2, routed)           0.840     8.854    lm32_cpu/instruction_unit/icache/valid_f_reg_1
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.978 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          0.968     9.946    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_0
    SLICE_X56Y28         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.441    11.441    lm32_cpu/instruction_unit/icache/out
    SLICE_X56Y28         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[29]/C
                         clock pessimism              0.093    11.534    
                         clock uncertainty           -0.035    11.499    
    SLICE_X56Y28         FDRE (Setup_fdre_C_CE)      -0.169    11.330    lm32_cpu/instruction_unit/icache/refill_address_reg[29]
  -------------------------------------------------------------------
                         required time                         11.330    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.346ns  (logic 3.775ns (45.232%)  route 4.571ns (54.768%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.600     1.600    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X2Y10         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.054 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[0]
                         net (fo=1, routed)           1.239     5.293    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[0]
    SLICE_X58Y26         LUT5 (Prop_lut5_I0_O)        0.124     5.417 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.417    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_3
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.949 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.949    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.177 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=34, routed)          1.524     7.701    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X47Y19         LUT5 (Prop_lut5_I3_O)        0.313     8.014 r  lm32_cpu/load_store_unit/dcache/refill_address[31]_i_2/O
                         net (fo=2, routed)           0.840     8.854    lm32_cpu/instruction_unit/icache/valid_f_reg_1
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.978 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          0.968     9.946    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_0
    SLICE_X56Y28         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.441    11.441    lm32_cpu/instruction_unit/icache/out
    SLICE_X56Y28         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[31]/C
                         clock pessimism              0.093    11.534    
                         clock uncertainty           -0.035    11.499    
    SLICE_X56Y28         FDRE (Setup_fdre_C_CE)      -0.169    11.330    lm32_cpu/instruction_unit/icache/refill_address_reg[31]
  -------------------------------------------------------------------
                         required time                         11.330    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.217ns  (logic 3.775ns (45.940%)  route 4.442ns (54.060%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.600     1.600    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X2Y10         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.054 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[0]
                         net (fo=1, routed)           1.239     5.293    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[0]
    SLICE_X58Y26         LUT5 (Prop_lut5_I0_O)        0.124     5.417 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.417    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_3
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.949 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.949    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.177 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=34, routed)          1.524     7.701    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X47Y19         LUT5 (Prop_lut5_I3_O)        0.313     8.014 r  lm32_cpu/load_store_unit/dcache/refill_address[31]_i_2/O
                         net (fo=2, routed)           0.840     8.854    lm32_cpu/instruction_unit/icache/valid_f_reg_1
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.978 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          0.840     9.817    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_0
    SLICE_X54Y27         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.438    11.438    lm32_cpu/instruction_unit/icache/out
    SLICE_X54Y27         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[16]/C
                         clock pessimism              0.080    11.518    
                         clock uncertainty           -0.035    11.483    
    SLICE_X54Y27         FDRE (Setup_fdre_C_CE)      -0.169    11.314    lm32_cpu/instruction_unit/icache/refill_address_reg[16]
  -------------------------------------------------------------------
                         required time                         11.314    
                         arrival time                          -9.817    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.217ns  (logic 3.775ns (45.940%)  route 4.442ns (54.060%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.600     1.600    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X2Y10         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.054 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DOADO[0]
                         net (fo=1, routed)           1.239     5.293    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/p_1_in[0]
    SLICE_X58Y26         LUT5 (Prop_lut5_I0_O)        0.124     5.417 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/way_match_0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.417    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram_n_3
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.949 r  lm32_cpu/instruction_unit/icache/way_match_0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.949    lm32_cpu/instruction_unit/icache/way_match_0_carry_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.177 f  lm32_cpu/instruction_unit/icache/way_match_0_carry__0/CO[2]
                         net (fo=34, routed)          1.524     7.701    lm32_cpu/load_store_unit/dcache/CO[0]
    SLICE_X47Y19         LUT5 (Prop_lut5_I3_O)        0.313     8.014 r  lm32_cpu/load_store_unit/dcache/refill_address[31]_i_2/O
                         net (fo=2, routed)           0.840     8.854    lm32_cpu/instruction_unit/icache/valid_f_reg_1
    SLICE_X50Y19         LUT6 (Prop_lut6_I0_O)        0.124     8.978 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          0.840     9.817    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_0
    SLICE_X54Y27         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.438    11.438    lm32_cpu/instruction_unit/icache/out
    SLICE_X54Y27         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[17]/C
                         clock pessimism              0.080    11.518    
                         clock uncertainty           -0.035    11.483    
    SLICE_X54Y27         FDRE (Setup_fdre_C_CE)      -0.169    11.314    lm32_cpu/instruction_unit/icache/refill_address_reg[17]
  -------------------------------------------------------------------
                         required time                         11.314    
                         arrival time                          -9.817    
  -------------------------------------------------------------------
                         slack                                  1.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.560     0.560    sys_clk
    SLICE_X35Y39         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.907    storage_reg_0_15_6_7/ADDRD0
    SLICE_X34Y39         RAMD32                                       r  storage_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.829     0.829    storage_reg_0_15_6_7/WCLK
    SLICE_X34Y39         RAMD32                                       r  storage_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.256     0.573    
    SLICE_X34Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.560     0.560    sys_clk
    SLICE_X35Y39         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.907    storage_reg_0_15_6_7/ADDRD0
    SLICE_X34Y39         RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.829     0.829    storage_reg_0_15_6_7/WCLK
    SLICE_X34Y39         RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.256     0.573    
    SLICE_X34Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.560     0.560    sys_clk
    SLICE_X35Y39         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.907    storage_reg_0_15_6_7/ADDRD0
    SLICE_X34Y39         RAMD32                                       r  storage_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.829     0.829    storage_reg_0_15_6_7/WCLK
    SLICE_X34Y39         RAMD32                                       r  storage_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.256     0.573    
    SLICE_X34Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.560     0.560    sys_clk
    SLICE_X35Y39         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.907    storage_reg_0_15_6_7/ADDRD0
    SLICE_X34Y39         RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.829     0.829    storage_reg_0_15_6_7/WCLK
    SLICE_X34Y39         RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.256     0.573    
    SLICE_X34Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.560     0.560    sys_clk
    SLICE_X35Y39         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.907    storage_reg_0_15_6_7/ADDRD0
    SLICE_X34Y39         RAMD32                                       r  storage_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.829     0.829    storage_reg_0_15_6_7/WCLK
    SLICE_X34Y39         RAMD32                                       r  storage_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.256     0.573    
    SLICE_X34Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.560     0.560    sys_clk
    SLICE_X35Y39         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.907    storage_reg_0_15_6_7/ADDRD0
    SLICE_X34Y39         RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.829     0.829    storage_reg_0_15_6_7/WCLK
    SLICE_X34Y39         RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.256     0.573    
    SLICE_X34Y39         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.560     0.560    sys_clk
    SLICE_X35Y39         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.907    storage_reg_0_15_6_7/ADDRD0
    SLICE_X34Y39         RAMS32                                       r  storage_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.829     0.829    storage_reg_0_15_6_7/WCLK
    SLICE_X34Y39         RAMS32                                       r  storage_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.256     0.573    
    SLICE_X34Y39         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.883    storage_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.560     0.560    sys_clk
    SLICE_X35Y39         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.907    storage_reg_0_15_6_7/ADDRD0
    SLICE_X34Y39         RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.829     0.829    storage_reg_0_15_6_7/WCLK
    SLICE_X34Y39         RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.256     0.573    
    SLICE_X34Y39         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.883    storage_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache/refill_address_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.747%)  route 0.183ns (55.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.558     0.558    lm32_cpu/instruction_unit/icache/out
    SLICE_X56Y28         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.148     0.706 r  lm32_cpu/instruction_unit/icache/refill_address_reg[26]/Q
                         net (fo=2, routed)           0.183     0.888    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Q[22]
    RAMB18_X2Y10         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.864     0.864    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X2Y10         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.253     0.611    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[15])
                                                      0.243     0.854    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache_refill_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.109%)  route 0.226ns (63.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.557     0.557    lm32_cpu/instruction_unit/out
    SLICE_X49Y29         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_fdre_C_Q)         0.128     0.685 r  lm32_cpu/instruction_unit/icache_refill_data_reg[6]/Q
                         net (fo=1, routed)           0.226     0.911    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/icache_refill_data_reg[31][6]
    RAMB36_X1Y5          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.866     0.866    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X1Y5          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.254     0.612    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.243     0.855    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y12   lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y10   lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1   mem_1_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0   mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6   memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2   memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y6   lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29  lm32_cpu/registers_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29  lm32_cpu/registers_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29  lm32_cpu/registers_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29  lm32_cpu/registers_reg_r1_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29  lm32_cpu/registers_reg_r1_0_31_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29  lm32_cpu/registers_reg_r1_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y32  lm32_cpu/registers_reg_r1_0_31_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y32  lm32_cpu/registers_reg_r1_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y24  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y24  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y24  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y24  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y24  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y24  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y24  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y24  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y26  lm32_cpu/registers_reg_r1_0_31_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y26  lm32_cpu/registers_reg_r1_0_31_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.474ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.474ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.580ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.075     0.075    rst_meta
    SLICE_X0Y75          FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=1935, routed)        0.580     2.580    sys_clk
    SLICE_X0Y75          FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.580    
                         clock uncertainty           -0.025     2.555    
    SLICE_X0Y75          FDPE (Setup_fdpe_C_D)       -0.005     2.550    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.550    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.474    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input            | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port             | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+
sys_clk   | serial_rx        | FDRE    | -     |     1.890 (r) | SLOW    |    -0.154 (r) | FAST    |          |
sys_clk   | spiflash_1x_miso | FDRE    | -     |     2.584 (r) | SLOW    |    -0.439 (r) | FAST    |          |
sys_clk   | user_btn0        | FDPE    | -     |     2.461 (r) | SLOW    |    -0.345 (r) | FAST    |          |
----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output           | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port             | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+
sys_clk   | serial_tx        | FDSE   | -     |      8.303 (r) | SLOW    |      2.782 (r) | FAST    |          |
sys_clk   | spiflash_1x_cs_n | FDRE   | -     |      9.232 (r) | SLOW    |      2.997 (r) | FAST    |          |
sys_clk   | spiflash_1x_mosi | FDRE   | -     |     10.282 (r) | SLOW    |      3.081 (r) | FAST    |          |
----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
sys_clk | sys_clk     |         8.616 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



