============================================================
   Tang Dynasty, V4.4.433
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.4.433/bin/td.exe
   Built at =   17:57:18 Feb 26 2019
   Run by =     Administrator
   Run Date =   Wed May 15 10:49:00 2019

   Run on =     JSB-C
============================================================
RUN-1002 : start command "open_project LCD_8080ToRGB.al"
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "import_device ef2_1.db -package EF2L15LG100B"
ARC-1001 : Device Initialization.
ARC-1001 : -----------------------------------------------------
ARC-1001 :       OPTION       |        IO         |   SETTING   
ARC-1001 : -----------------------------------------------------
ARC-1001 :        done        |        P76        |    gpio    
ARC-1001 :        initn       |        P77        |    gpio    
ARC-1001 :      programn      |        P81        |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  P94/P90/P91/P95  |  dedicated  
ARC-1001 : -----------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v
HDL-8007 ERROR: 'J80_CLK' is not declared in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(56)
HDL-8007 ERROR: 'J80_CLK' is not declared in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(81)
HDL-8007 ERROR: ignore module module due to previous errors in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v(118)
HDL-1007 : Verilog file 'E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v' ignored due to errors
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-8007 ERROR: syntax error near 'input' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85)
HDL-8007 ERROR: Verilog 2000 keyword input used in incorrect context in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85)
HDL-8007 ERROR: ignore module module due to previous errors in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(145)
HDL-1007 : Verilog file 'E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v' ignored due to errors
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-8007 ERROR: syntax error near 'input' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85)
HDL-8007 ERROR: Verilog 2000 keyword input used in incorrect context in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85)
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(89)
HDL-8007 ERROR: ignore module module due to previous errors in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(145)
HDL-1007 : Verilog file 'E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v' ignored due to errors
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-8007 ERROR: syntax error near 'input' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85)
HDL-8007 ERROR: Verilog 2000 keyword input used in incorrect context in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85)
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(88)
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(89)
HDL-8007 ERROR: ignore module module due to previous errors in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(145)
HDL-1007 : Verilog file 'E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v' ignored due to errors
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-8007 ERROR: syntax error near 'input' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85)
HDL-8007 ERROR: Verilog 2000 keyword input used in incorrect context in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85)
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(87)
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(88)
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(89)
HDL-8007 ERROR: ignore module module due to previous errors in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(145)
HDL-1007 : Verilog file 'E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v' ignored due to errors
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-8007 ERROR: syntax error near 'input' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85)
HDL-8007 ERROR: Verilog 2000 keyword input used in incorrect context in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85)
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(86)
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(87)
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(88)
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(89)
HDL-8007 ERROR: ignore module module due to previous errors in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(145)
HDL-1007 : Verilog file 'E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v' ignored due to errors
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85)
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(86)
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(87)
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(88)
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(89)
HDL-8007 ERROR: ignore module module due to previous errors in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(145)
HDL-1007 : Verilog file 'E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v' ignored due to errors
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(85)
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(86)
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(87)
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(88)
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(89)
HDL-8007 ERROR: ignore module module due to previous errors in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(145)
HDL-1007 : Verilog file 'E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v' ignored due to errors
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(86)
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(87)
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(88)
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(89)
HDL-8007 ERROR: ignore module module due to previous errors in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(145)
HDL-1007 : Verilog file 'E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v' ignored due to errors
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(87)
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(88)
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(89)
HDL-8007 ERROR: ignore module module due to previous errors in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(145)
HDL-1007 : Verilog file 'E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v' ignored due to errors
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-8007 ERROR: syntax error near ',' in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(89)
HDL-8007 ERROR: ignore module module due to previous errors in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(145)
HDL-1007 : Verilog file 'E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v' ignored due to errors
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v
HDL-8007 ERROR: syntax error near ')' in source/LCD8080Ctrl.v(63)
HDL-8007 ERROR: 'J80_CLK' is not declared in source/LCD8080Ctrl.v(56)
HDL-8007 ERROR: 'J80_CLK' is not declared in source/LCD8080Ctrl.v(81)
HDL-8007 ERROR: ignore module module due to previous errors in source/LCD8080Ctrl.v(118)
HDL-1007 : Verilog file 'E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v' ignored due to errors
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v
HDL-8007 ERROR: syntax error near ')' in source/LCD8080Ctrl.v(63)
HDL-8007 ERROR: 'J80_CLK' is not declared in source/LCD8080Ctrl.v(56)
HDL-8007 ERROR: 'J80_CLK' is not declared in source/LCD8080Ctrl.v(81)
HDL-8007 ERROR: ignore module module due to previous errors in source/LCD8080Ctrl.v(118)
HDL-1007 : Verilog file 'E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v' ignored due to errors
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v
HDL-8007 ERROR: 'J80_CLK' is not declared in source/LCD8080Ctrl.v(56)
HDL-8007 ERROR: 'J80_CLK' is not declared in source/LCD8080Ctrl.v(81)
HDL-8007 ERROR: ignore module module due to previous errors in source/LCD8080Ctrl.v(118)
HDL-1007 : Verilog file 'E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v' ignored due to errors
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v
HDL-8007 ERROR: 'J80_CLK' is not declared in source/LCD8080Ctrl.v(56)
HDL-8007 ERROR: 'J80_CLK' is not declared in source/LCD8080Ctrl.v(81)
HDL-8007 ERROR: ignore module module due to previous errors in source/LCD8080Ctrl.v(118)
HDL-1007 : Verilog file 'E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v' ignored due to errors
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v
HDL-8007 ERROR: 'J80_CLK' is not declared in source/LCD8080Ctrl.v(56)
HDL-8007 ERROR: 'J80_CLK' is not declared in source/LCD8080Ctrl.v(81)
HDL-8007 ERROR: ignore module module due to previous errors in source/LCD8080Ctrl.v(118)
HDL-1007 : Verilog file 'E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v' ignored due to errors
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v
HDL-8007 ERROR: 'J80_CLK' is not declared in source/LCD8080Ctrl.v(81)
HDL-8007 ERROR: ignore module module due to previous errors in source/LCD8080Ctrl.v(118)
HDL-1007 : Verilog file 'E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v' ignored due to errors
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v
HDL-8007 ERROR: 'J80_CLK' is not declared in source/LCD8080Ctrl.v(81)
HDL-8007 ERROR: ignore module module due to previous errors in source/LCD8080Ctrl.v(118)
HDL-1007 : Verilog file 'E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v' ignored due to errors
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v
HDL-8007 ERROR: 'J80_CLK' is not declared in source/LCD8080Ctrl.v(80)
HDL-8007 ERROR: ignore module module due to previous errors in source/LCD8080Ctrl.v(117)
HDL-1007 : Verilog file 'E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v' ignored due to errors
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v
HDL-8007 ERROR: 'J80_CLK' is not declared in source/LCD8080Ctrl.v(80)
HDL-8007 ERROR: ignore module module due to previous errors in source/LCD8080Ctrl.v(117)
HDL-1007 : Verilog file 'E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v' ignored due to errors
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-8007 ERROR: 'J80_CLK' is not declared in source/LCD8080Ctrl.v(80)
HDL-8007 ERROR: ignore module module due to previous errors in source/LCD8080Ctrl.v(117)
HDL-1007 : Verilog file 'source/LCD8080Ctrl.v' ignored due to errors
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 594/38 useful/useless nets, 457/34 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 41 distributor mux.
SYN-1016 : Merged 97 instances.
SYN-1015 : Optimize round 1, 221 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 557/12 useful/useless nets, 420/46 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 51 better
SYN-1014 : Optimize round 3
SYN-1032 : 557/0 useful/useless nets, 420/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               13
  #output              32
  #inout                0

Gate Statistics
#Basic gates          216
  #and                 38
  #nand                 0
  #or                   1
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               0
  #MX21                42
  #FADD                 0
  #DFF                119
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               9
#MACRO_MUX            168

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |97     |119    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RD  LOCATION = P15; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 606/7 useful/useless nets, 468/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 605/0 useful/useless nets, 467/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 736/0 useful/useless nets, 598/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 113 better
SYN-2501 : Optimize round 2
SYN-1032 : 732/0 useful/useless nets, 594/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1138/0 useful/useless nets, 1000/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 184 (3.15), #lev = 5 (3.28)
SYN-3001 : Mapper mapped 404 instances into 190 LUTs, name keeping = 82%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 919/0 useful/useless nets, 781/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 116 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 190 LUT to BLE ...
SYN-4008 : Packed 190 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1 nodes)...
SYN-4004 : #1: Packed 1 SEQ (0 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 74 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 190/428 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               13
  #output              32
  #inout                0

Utilization Statistics
#lut                  562   out of   1520   36.97%
#reg                  116   out of   1520    7.63%
#le                   562
  #lut only           446   out of    562   79.36%
  #reg only             0   out of    562    0.00%
  #lut&reg            116   out of    562   20.64%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   45   out of     75   60.00%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |562   |562   |116   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea LCD_8080ToRGB_gate.area" in  1.144326s wall, 0.686404s user + 0.218401s system = 0.904806s CPU (79.1%)

RUN-1004 : used memory is 112 MB, reserved memory is 85 MB, peak memory is 135 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 335 instances
RUN-1001 : 153 mslices, 129 lslices, 45 pads, 2 brams, 0 dsps
RUN-1001 : There are total 568 nets
RUN-1001 : 405 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 333 instances, 282 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1937, tnet num: 566, tinst num: 333, tnode num: 2202, tedge num: 3182.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.054488s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (143.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 67625.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.924464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 44172, overlap = 4.5
PHY-3002 : Step(2): len = 30015.3, overlap = 0
PHY-3002 : Step(3): len = 21994.2, overlap = 5.5
PHY-3002 : Step(4): len = 17462.1, overlap = 6.75
PHY-3002 : Step(5): len = 14026.4, overlap = 6.75
PHY-3002 : Step(6): len = 12135.5, overlap = 6.25
PHY-3002 : Step(7): len = 11206.5, overlap = 6.5
PHY-3002 : Step(8): len = 10433.4, overlap = 9.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.82097e-05
PHY-3002 : Step(9): len = 10564.9, overlap = 9.25
PHY-3002 : Step(10): len = 10785.7, overlap = 9.5
PHY-3002 : Step(11): len = 11285, overlap = 4
PHY-3002 : Step(12): len = 10736, overlap = 7.5
PHY-3002 : Step(13): len = 10552.2, overlap = 6.25
PHY-3002 : Step(14): len = 10634.6, overlap = 6
PHY-3002 : Step(15): len = 10480, overlap = 4.5
PHY-3002 : Step(16): len = 10361.4, overlap = 5.25
PHY-3002 : Step(17): len = 10386.8, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.64194e-05
PHY-3002 : Step(18): len = 10533.8, overlap = 5.5
PHY-3002 : Step(19): len = 10554.4, overlap = 5.5
PHY-3002 : Step(20): len = 10587.3, overlap = 5.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000112839
PHY-3002 : Step(21): len = 10695, overlap = 3.25
PHY-3002 : Step(22): len = 10762, overlap = 3.25
PHY-3002 : Step(23): len = 10899.1, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002166s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.924464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.2823e-06
PHY-3002 : Step(24): len = 11152, overlap = 4.5
PHY-3002 : Step(25): len = 11122.2, overlap = 4.75
PHY-3002 : Step(26): len = 11072.2, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.5646e-06
PHY-3002 : Step(27): len = 11071.7, overlap = 5
PHY-3002 : Step(28): len = 11083.5, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.71292e-05
PHY-3002 : Step(29): len = 11067.8, overlap = 4.75
PHY-3002 : Step(30): len = 11067.8, overlap = 4.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.924464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.73219e-06
PHY-3002 : Step(31): len = 11093.6, overlap = 28.25
PHY-3002 : Step(32): len = 11111.9, overlap = 27.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.94644e-05
PHY-3002 : Step(33): len = 11167.6, overlap = 27.25
PHY-3002 : Step(34): len = 11183.2, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.40969e-05
PHY-3002 : Step(35): len = 11448, overlap = 26.75
PHY-3002 : Step(36): len = 11559.8, overlap = 26.5
PHY-3002 : Step(37): len = 12425, overlap = 25.25
PHY-3002 : Step(38): len = 12320.9, overlap = 25.75
PHY-3002 : Step(39): len = 12307.3, overlap = 25.5
PHY-3002 : Step(40): len = 12163.9, overlap = 25.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.81939e-05
PHY-3002 : Step(41): len = 12563.8, overlap = 24.25
PHY-3002 : Step(42): len = 12643.9, overlap = 24.75
PHY-3002 : Step(43): len = 12999.3, overlap = 24.75
PHY-3002 : Step(44): len = 13138.6, overlap = 24.5
PHY-3002 : Step(45): len = 13385.5, overlap = 24.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000136388
PHY-3002 : Step(46): len = 13811.1, overlap = 24.5
PHY-3002 : Step(47): len = 14513.8, overlap = 23.25
PHY-3002 : Step(48): len = 14594.7, overlap = 23.75
PHY-3002 : Step(49): len = 14407.3, overlap = 24.25
PHY-3002 : Step(50): len = 14189.5, overlap = 23.5
PHY-3002 : Step(51): len = 14098.8, overlap = 25.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000219633
PHY-3002 : Step(52): len = 14797.3, overlap = 23.5
PHY-3002 : Step(53): len = 15288.9, overlap = 23
PHY-3002 : Step(54): len = 15380.8, overlap = 22.5
PHY-3002 : Step(55): len = 15223.5, overlap = 23
PHY-3002 : Step(56): len = 15118, overlap = 23
PHY-3002 : Step(57): len = 15097.7, overlap = 24
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00037707
PHY-3002 : Step(58): len = 15625.7, overlap = 22
PHY-3002 : Step(59): len = 15755, overlap = 22.25
PHY-3002 : Step(60): len = 15857.3, overlap = 22
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017073s wall, 0.000000s user + 0.046800s system = 0.046800s CPU (274.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00055059
PHY-3002 : Step(61): len = 17612.3, overlap = 4.75
PHY-3002 : Step(62): len = 17369.1, overlap = 7.5
PHY-3002 : Step(63): len = 17336.3, overlap = 9
PHY-3002 : Step(64): len = 17406.5, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00110118
PHY-3002 : Step(65): len = 17616.9, overlap = 10.75
PHY-3002 : Step(66): len = 17717.1, overlap = 11
PHY-3002 : Step(67): len = 17684, overlap = 11
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00195823
PHY-3002 : Step(68): len = 17770.3, overlap = 11.25
PHY-3002 : Step(69): len = 17869.8, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002533s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 18227.8, Over = 0
PHY-3001 : Final: Len = 18227.8, Over = 0
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 214 to 189
PHY-1001 : Pin misalignment score is improved from 189 to 183
PHY-1001 : Pin misalignment score is improved from 183 to 183
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 187 to 187
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.214304s wall, 0.234002s user + 0.031200s system = 0.265202s CPU (123.7%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 335 instances
RUN-1001 : 153 mslices, 129 lslices, 45 pads, 2 brams, 0 dsps
RUN-1001 : There are total 568 nets
RUN-1001 : 405 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 21648, over cnt = 48(0%), over = 63, worst = 3
PHY-1002 : len = 21824, over cnt = 23(0%), over = 25, worst = 2
PHY-1002 : len = 21840, over cnt = 20(0%), over = 22, worst = 2
PHY-1002 : len = 22176, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1937, tnet num: 566, tinst num: 333, tnode num: 2202, tedge num: 3182.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.156159s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (109.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.094466s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (99.1%)

PHY-1002 : len = 4640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.508760s wall, 0.499203s user + 0.000000s system = 0.499203s CPU (98.1%)

PHY-1002 : len = 18288, over cnt = 53(0%), over = 55, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.524465s wall, 0.546003s user + 0.000000s system = 0.546003s CPU (104.1%)

PHY-1002 : len = 17936, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.074037s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (105.4%)

PHY-1002 : len = 17928, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.069415s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (89.9%)

PHY-1002 : len = 17904, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.095539s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (98.0%)

PHY-1002 : len = 17896, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.045925s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (101.9%)

PHY-1002 : len = 17912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.010451s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (149.3%)

PHY-1002 : len = 17896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 :  0.335499s wall, 0.358802s user + 0.046800s system = 0.405603s CPU (120.9%)

PHY-1002 : len = 40928, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 40928
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.698651s wall, 3.728424s user + 0.124801s system = 3.853225s CPU (104.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.984581s wall, 5.194833s user + 0.639604s system = 5.834437s CPU (117.0%)

RUN-1004 : used memory is 191 MB, reserved memory is 162 MB, peak memory is 272 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               13
  #output              32
  #inout                0

Utilization Statistics
#lut                  562   out of   1520   36.97%
#reg                  116   out of   1520    7.63%
#le                   562
  #lut only           446   out of    562   79.36%
  #reg only             0   out of    562    0.00%
  #lut&reg            116   out of    562   20.64%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   45   out of     75   60.00%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 335
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 568, pip num: 3978
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 388 valid insts, and 14172 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.020453s wall, 2.948419s user + 0.015600s system = 2.964019s CPU (290.5%)

RUN-1004 : used memory is 196 MB, reserved memory is 168 MB, peak memory is 272 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.972302s wall, 0.187201s user + 0.015600s system = 0.202801s CPU (10.3%)

RUN-1004 : used memory is 224 MB, reserved memory is 194 MB, peak memory is 272 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.175133s wall, 0.748805s user + 0.109201s system = 0.858005s CPU (27.0%)

RUN-1004 : used memory is 195 MB, reserved memory is 165 MB, peak memory is 272 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_Re' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(95)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-5007 WARNING: net 'i8080Data[7]' does not have a driver in source/LCD8080Ctrl.v(52)
HDL-5007 WARNING: net 'i8080We' does not have a driver in source/LCD8080Ctrl.v(54)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "J80_Re" in source/LCD8080Ctrl.v(12)
SYN-5014 WARNING: the net's pin: pin "J80_Re" in source/LCD8080Ctrl.v(12)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[0]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[0]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[1]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[1]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[2]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[2]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[3]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[3]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[4]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[4]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[5]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[5]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[6]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[6]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[7]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[7]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080We" in source/LCD8080Ctrl.v(54)
SYN-5014 WARNING: the net's pin: pin "i1" in source/LCD8080Ctrl.v(83)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 45 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 579/38 useful/useless nets, 441/34 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 44 distributor mux.
SYN-1016 : Merged 102 instances.
SYN-1015 : Optimize round 1, 229 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 541/12 useful/useless nets, 404/49 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 54 better
SYN-1014 : Optimize round 3
SYN-1032 : 541/0 useful/useless nets, 404/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Gate Statistics
#Basic gates          218
  #and                 39
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               0
  #MX21                43
  #FADD                 0
  #DFF                119
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               9
#MACRO_MUX            150

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |99     |119    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RD  LOCATION = P15; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 43 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 585/10 useful/useless nets, 450/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 584/0 useful/useless nets, 449/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 715/0 useful/useless nets, 580/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 113 better
SYN-2501 : Optimize round 2
SYN-1032 : 711/0 useful/useless nets, 576/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1117/0 useful/useless nets, 982/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 175 (3.06), #lev = 5 (3.27)
SYN-3001 : Mapper mapped 388 instances into 181 LUTs, name keeping = 83%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 905/0 useful/useless nets, 770/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 116 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 181 LUT to BLE ...
SYN-4008 : Packed 181 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1 nodes)...
SYN-4004 : #1: Packed 1 SEQ (0 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 65 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 181/417 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Utilization Statistics
#lut                  553   out of   1520   36.38%
#reg                  116   out of   1520    7.63%
#le                   553
  #lut only           437   out of    553   79.02%
  #reg only             0   out of    553    0.00%
  #lut&reg            116   out of    553   20.98%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   43   out of     75   57.33%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |553   |553   |116   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 328 instances
RUN-1001 : 153 mslices, 124 lslices, 43 pads, 2 brams, 0 dsps
RUN-1001 : There are total 553 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 97 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 326 instances, 277 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1874, tnet num: 551, tinst num: 326, tnode num: 2139, tedge num: 3084.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 551 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.048503s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (96.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 65022.6
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.925804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(70): len = 37730.2, overlap = 2.25
PHY-3002 : Step(71): len = 25111.9, overlap = 4.5
PHY-3002 : Step(72): len = 17758.9, overlap = 4.5
PHY-3002 : Step(73): len = 14042.7, overlap = 4.75
PHY-3002 : Step(74): len = 11474.9, overlap = 5.5
PHY-3002 : Step(75): len = 10068.3, overlap = 4.75
PHY-3002 : Step(76): len = 9273.9, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.30778e-05
PHY-3002 : Step(77): len = 9914.9, overlap = 3.75
PHY-3002 : Step(78): len = 10448, overlap = 3.75
PHY-3002 : Step(79): len = 10461.9, overlap = 4
PHY-3002 : Step(80): len = 9321, overlap = 6.75
PHY-3002 : Step(81): len = 9040, overlap = 7.5
PHY-3002 : Step(82): len = 8918.1, overlap = 8.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106156
PHY-3002 : Step(83): len = 9232.9, overlap = 6
PHY-3002 : Step(84): len = 9379, overlap = 6
PHY-3002 : Step(85): len = 9467.3, overlap = 5.75
PHY-3002 : Step(86): len = 9175, overlap = 5.75
PHY-3002 : Step(87): len = 9128.3, overlap = 8
PHY-3002 : Step(88): len = 9050.1, overlap = 8.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000205439
PHY-3002 : Step(89): len = 9228.9, overlap = 5.5
PHY-3002 : Step(90): len = 9249.3, overlap = 1.75
PHY-3002 : Step(91): len = 9265.9, overlap = 1.75
PHY-3002 : Step(92): len = 9325.7, overlap = 1.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000410879
PHY-3002 : Step(93): len = 9437.5, overlap = 3.5
PHY-3002 : Step(94): len = 9437.5, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001682s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.925804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.44722e-06
PHY-3002 : Step(95): len = 9553.4, overlap = 6.5
PHY-3002 : Step(96): len = 9553.4, overlap = 6.5
PHY-3002 : Step(97): len = 9517.8, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.89445e-06
PHY-3002 : Step(98): len = 9494.5, overlap = 6.75
PHY-3002 : Step(99): len = 9494.5, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.77889e-05
PHY-3002 : Step(100): len = 9508.8, overlap = 6.5
PHY-3002 : Step(101): len = 9508.8, overlap = 6.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.925804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00491e-05
PHY-3002 : Step(102): len = 9554.4, overlap = 27.75
PHY-3002 : Step(103): len = 9554.4, overlap = 27.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.00982e-05
PHY-3002 : Step(104): len = 9651.8, overlap = 27.5
PHY-3002 : Step(105): len = 9651.8, overlap = 27.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.86243e-05
PHY-3002 : Step(106): len = 10483.4, overlap = 25.75
PHY-3002 : Step(107): len = 10640.4, overlap = 25.75
PHY-3002 : Step(108): len = 10805.9, overlap = 26
PHY-3002 : Step(109): len = 10887.7, overlap = 25.5
PHY-3002 : Step(110): len = 11000.3, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.72486e-05
PHY-3002 : Step(111): len = 11340.6, overlap = 25.25
PHY-3002 : Step(112): len = 11585.5, overlap = 25.25
PHY-3002 : Step(113): len = 11824.4, overlap = 26
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000154497
PHY-3002 : Step(114): len = 12491.5, overlap = 26.25
PHY-3002 : Step(115): len = 12762.2, overlap = 25
PHY-3002 : Step(116): len = 12898.8, overlap = 24
PHY-3002 : Step(117): len = 12793.5, overlap = 24
PHY-3002 : Step(118): len = 12672, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000268225
PHY-3002 : Step(119): len = 13464.4, overlap = 22.25
PHY-3002 : Step(120): len = 13746.6, overlap = 21.5
PHY-3002 : Step(121): len = 13762.3, overlap = 21.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015575s wall, 0.000000s user + 0.031200s system = 0.031200s CPU (200.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.925804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000576506
PHY-3002 : Step(122): len = 16327.2, overlap = 4
PHY-3002 : Step(123): len = 15784.4, overlap = 8.5
PHY-3002 : Step(124): len = 15813.1, overlap = 9.25
PHY-3002 : Step(125): len = 15833.6, overlap = 8.25
PHY-3002 : Step(126): len = 15704.2, overlap = 10.5
PHY-3002 : Step(127): len = 15632, overlap = 11
PHY-3002 : Step(128): len = 15612.3, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00115301
PHY-3002 : Step(129): len = 15847.2, overlap = 9.25
PHY-3002 : Step(130): len = 15940.2, overlap = 10
PHY-3002 : Step(131): len = 15938.7, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00230602
PHY-3002 : Step(132): len = 16061.2, overlap = 9.25
PHY-3002 : Step(133): len = 16166.2, overlap = 10.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002999s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16462.7, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 750 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 3, deltaY = 4.
PHY-3001 : Final: Len = 16564.7, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 211 to 183
PHY-1001 : Pin misalignment score is improved from 183 to 179
PHY-1001 : Pin misalignment score is improved from 179 to 179
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 183 to 183
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.174400s wall, 0.202801s user + 0.015600s system = 0.218401s CPU (125.2%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 328 instances
RUN-1001 : 153 mslices, 124 lslices, 43 pads, 2 brams, 0 dsps
RUN-1001 : There are total 553 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 97 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 19992, over cnt = 44(0%), over = 67, worst = 3
PHY-1002 : len = 20176, over cnt = 20(0%), over = 26, worst = 3
PHY-1002 : len = 20248, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 20552, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1874, tnet num: 551, tinst num: 326, tnode num: 2139, tedge num: 3084.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 551 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.150391s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (114.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.109899s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (99.4%)

PHY-1002 : len = 4440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.531115s wall, 0.546003s user + 0.015600s system = 0.561604s CPU (105.7%)

PHY-1002 : len = 18288, over cnt = 58(0%), over = 60, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.373112s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (100.3%)

PHY-1002 : len = 17776, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.058460s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (106.7%)

PHY-1002 : len = 17744, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.046317s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (101.0%)

PHY-1002 : len = 17768, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.040744s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (114.9%)

PHY-1002 : len = 17744, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.029751s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (104.9%)

PHY-1002 : len = 17744, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.014442s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (108.0%)

PHY-1002 : len = 17744, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.015222s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (102.5%)

PHY-1002 : len = 17728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.268716s wall, 0.436803s user + 0.031200s system = 0.468003s CPU (174.2%)

PHY-1002 : len = 36856, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 36856
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.141803s wall, 2.293215s user + 0.140401s system = 2.433616s CPU (113.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.511784s wall, 2.714417s user + 0.171601s system = 2.886019s CPU (114.9%)

RUN-1004 : used memory is 195 MB, reserved memory is 165 MB, peak memory is 276 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Utilization Statistics
#lut                  553   out of   1520   36.38%
#reg                  116   out of   1520    7.63%
#le                   553
  #lut only           437   out of    553   79.02%
  #reg only             0   out of    553    0.00%
  #lut&reg            116   out of    553   20.98%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   43   out of     75   57.33%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 328
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 553, pip num: 3777
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 404 valid insts, and 13610 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.953440s wall, 0.156001s user + 0.046800s system = 0.202801s CPU (10.4%)

RUN-1004 : used memory is 229 MB, reserved memory is 199 MB, peak memory is 276 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.168470s wall, 0.764405s user + 0.093601s system = 0.858005s CPU (27.1%)

RUN-1004 : used memory is 199 MB, reserved memory is 170 MB, peak memory is 276 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_Re' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(95)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 592/41 useful/useless nets, 454/37 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 41 distributor mux.
SYN-1016 : Merged 97 instances.
SYN-1015 : Optimize round 1, 227 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 555/12 useful/useless nets, 417/46 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 51 better
SYN-1014 : Optimize round 3
SYN-1032 : 555/0 useful/useless nets, 417/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Gate Statistics
#Basic gates          213
  #and                 37
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               0
  #MX21                41
  #FADD                 0
  #DFF                119
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               9
#MACRO_MUX            168

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |94     |119    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RD  LOCATION = P15; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 603/8 useful/useless nets, 465/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 602/0 useful/useless nets, 464/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 733/0 useful/useless nets, 595/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 113 better
SYN-2501 : Optimize round 2
SYN-1032 : 729/0 useful/useless nets, 591/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1135/0 useful/useless nets, 997/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 183 (3.15), #lev = 5 (3.29)
SYN-3001 : Mapper mapped 401 instances into 189 LUTs, name keeping = 82%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 918/0 useful/useless nets, 780/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 116 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 189 LUT to BLE ...
SYN-4008 : Packed 189 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1 nodes)...
SYN-4004 : #1: Packed 1 SEQ (0 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 73 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 189/427 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  116   out of   1520    7.63%
#le                   561
  #lut only           445   out of    561   79.32%
  #reg only             0   out of    561    0.00%
  #lut&reg            116   out of    561   20.68%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   45   out of     75   60.00%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |561   |561   |116   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 334 instances
RUN-1001 : 153 mslices, 128 lslices, 45 pads, 2 brams, 0 dsps
RUN-1001 : There are total 567 nets
RUN-1001 : 405 nets have 2 pins
RUN-1001 : 95 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 332 instances, 281 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1932, tnet num: 565, tinst num: 332, tnode num: 2197, tedge num: 3174.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.050420s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (92.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 70362
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(134): len = 45757.2, overlap = 4.5
PHY-3002 : Step(135): len = 31723, overlap = 2.25
PHY-3002 : Step(136): len = 22590.8, overlap = 5.5
PHY-3002 : Step(137): len = 17757.4, overlap = 6
PHY-3002 : Step(138): len = 14084.8, overlap = 9
PHY-3002 : Step(139): len = 12374, overlap = 10
PHY-3002 : Step(140): len = 11152.1, overlap = 12
PHY-3002 : Step(141): len = 10346.1, overlap = 12.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.2291e-05
PHY-3002 : Step(142): len = 10715.5, overlap = 13.25
PHY-3002 : Step(143): len = 10920.9, overlap = 13.25
PHY-3002 : Step(144): len = 11497.3, overlap = 7
PHY-3002 : Step(145): len = 10895.3, overlap = 11
PHY-3002 : Step(146): len = 10438.4, overlap = 9.5
PHY-3002 : Step(147): len = 10461.2, overlap = 9.5
PHY-3002 : Step(148): len = 10396.7, overlap = 9.5
PHY-3002 : Step(149): len = 10333, overlap = 9.5
PHY-3002 : Step(150): len = 10296.8, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.4582e-05
PHY-3002 : Step(151): len = 10446.8, overlap = 9.5
PHY-3002 : Step(152): len = 10512.7, overlap = 7
PHY-3002 : Step(153): len = 10550, overlap = 4.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000129164
PHY-3002 : Step(154): len = 10529.4, overlap = 7.5
PHY-3002 : Step(155): len = 10583.5, overlap = 7.25
PHY-3002 : Step(156): len = 10812.1, overlap = 3.25
PHY-3002 : Step(157): len = 10908.1, overlap = 3.25
PHY-3002 : Step(158): len = 10922, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001751s wall, 0.000000s user + 0.031200s system = 0.031200s CPU (1781.7%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.73128e-06
PHY-3002 : Step(159): len = 11213.3, overlap = 7.5
PHY-3002 : Step(160): len = 11178.7, overlap = 7.5
PHY-3002 : Step(161): len = 11100.3, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.14626e-05
PHY-3002 : Step(162): len = 11081.2, overlap = 7
PHY-3002 : Step(163): len = 11081.2, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.29251e-05
PHY-3002 : Step(164): len = 11095.7, overlap = 7
PHY-3002 : Step(165): len = 11095.7, overlap = 7
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.0308e-05
PHY-3002 : Step(166): len = 11120.6, overlap = 29
PHY-3002 : Step(167): len = 11120.6, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.03758e-05
PHY-3002 : Step(168): len = 11256.8, overlap = 29
PHY-3002 : Step(169): len = 11256.8, overlap = 29
PHY-3002 : Step(170): len = 11266.4, overlap = 29.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.32333e-05
PHY-3002 : Step(171): len = 12068.7, overlap = 28
PHY-3002 : Step(172): len = 12096.9, overlap = 27.75
PHY-3002 : Step(173): len = 12055.2, overlap = 28
PHY-3002 : Step(174): len = 12073.3, overlap = 28
PHY-3002 : Step(175): len = 12089.8, overlap = 27.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.64665e-05
PHY-3002 : Step(176): len = 12531.9, overlap = 27
PHY-3002 : Step(177): len = 12620.8, overlap = 27
PHY-3002 : Step(178): len = 12970.8, overlap = 26.5
PHY-3002 : Step(179): len = 13296.7, overlap = 25.25
PHY-3002 : Step(180): len = 13403.7, overlap = 24.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000132933
PHY-3002 : Step(181): len = 13917.2, overlap = 24.25
PHY-3002 : Step(182): len = 14812.3, overlap = 23.5
PHY-3002 : Step(183): len = 14950.7, overlap = 24
PHY-3002 : Step(184): len = 14749.1, overlap = 24
PHY-3002 : Step(185): len = 14550, overlap = 24.25
PHY-3002 : Step(186): len = 14321.5, overlap = 23
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000229468
PHY-3002 : Step(187): len = 15106.9, overlap = 23.75
PHY-3002 : Step(188): len = 15426.1, overlap = 23.25
PHY-3002 : Step(189): len = 15560.6, overlap = 23
PHY-3002 : Step(190): len = 15467.3, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012945s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (241.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000496442
PHY-3002 : Step(191): len = 16922.5, overlap = 7.75
PHY-3002 : Step(192): len = 16676.8, overlap = 9.75
PHY-3002 : Step(193): len = 16670.1, overlap = 10
PHY-3002 : Step(194): len = 16682.6, overlap = 10.75
PHY-3002 : Step(195): len = 16637.7, overlap = 10.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000989901
PHY-3002 : Step(196): len = 16824.8, overlap = 10.5
PHY-3002 : Step(197): len = 16974.9, overlap = 10.75
PHY-3002 : Step(198): len = 17018.1, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0019798
PHY-3002 : Step(199): len = 17144.8, overlap = 10.25
PHY-3002 : Step(200): len = 17261, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003086s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17675.2, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 17667.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 217 to 192
PHY-1001 : Pin misalignment score is improved from 192 to 184
PHY-1001 : Pin misalignment score is improved from 184 to 183
PHY-1001 : Pin misalignment score is improved from 183 to 183
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 187 to 187
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.231247s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (101.2%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 334 instances
RUN-1001 : 153 mslices, 128 lslices, 45 pads, 2 brams, 0 dsps
RUN-1001 : There are total 567 nets
RUN-1001 : 405 nets have 2 pins
RUN-1001 : 95 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20248, over cnt = 61(0%), over = 98, worst = 6
PHY-1002 : len = 20464, over cnt = 40(0%), over = 53, worst = 3
PHY-1002 : len = 20648, over cnt = 29(0%), over = 32, worst = 2
PHY-1002 : len = 21144, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 21208, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 21208, over cnt = 1(0%), over = 1, worst = 1
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1932, tnet num: 565, tinst num: 332, tnode num: 2197, tedge num: 3174.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.169916s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (119.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.156947s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (99.4%)

PHY-1002 : len = 4408, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.016322s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (95.6%)

PHY-1002 : len = 4480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.526259s wall, 0.514803s user + 0.015600s system = 0.530403s CPU (100.8%)

PHY-1002 : len = 18616, over cnt = 63(0%), over = 66, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.393447s wall, 0.374402s user + 0.015600s system = 0.390002s CPU (99.1%)

PHY-1002 : len = 18000, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.120392s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (103.7%)

PHY-1002 : len = 17968, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.099324s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (125.7%)

PHY-1002 : len = 17968, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.121875s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (102.4%)

PHY-1002 : len = 17968, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.044977s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (69.4%)

PHY-1002 : len = 17992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 :  0.395816s wall, 0.436803s user + 0.015600s system = 0.452403s CPU (114.3%)

PHY-1002 : len = 39104, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 39104
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.557418s wall, 2.527216s user + 0.171601s system = 2.698817s CPU (105.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.006388s wall, 3.026419s user + 0.187201s system = 3.213621s CPU (106.9%)

RUN-1004 : used memory is 198 MB, reserved memory is 169 MB, peak memory is 279 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  116   out of   1520    7.63%
#le                   561
  #lut only           445   out of    561   79.32%
  #reg only             0   out of    561    0.00%
  #lut&reg            116   out of    561   20.68%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   45   out of     75   60.00%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 334
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 567, pip num: 3927
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 375 valid insts, and 14061 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.941666s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (5.6%)

RUN-1004 : used memory is 232 MB, reserved memory is 203 MB, peak memory is 279 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.122691s wall, 0.686404s user + 0.046800s system = 0.733205s CPU (23.5%)

RUN-1004 : used memory is 202 MB, reserved memory is 173 MB, peak memory is 279 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_Re' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(95)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "J80_Re" in source/LCD8080Ctrl.v(12)
SYN-5014 WARNING: the net's pin: pin "J80_Re" in source/LCD8080Ctrl.v(12)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 592/38 useful/useless nets, 454/34 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 41 distributor mux.
SYN-1016 : Merged 97 instances.
SYN-1015 : Optimize round 1, 221 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 555/12 useful/useless nets, 417/46 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 51 better
SYN-1014 : Optimize round 3
SYN-1032 : 555/0 useful/useless nets, 417/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Gate Statistics
#Basic gates          213
  #and                 37
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               0
  #MX21                41
  #FADD                 0
  #DFF                119
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               9
#MACRO_MUX            168

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |94     |119    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RD  LOCATION = P15; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 603/8 useful/useless nets, 465/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 602/0 useful/useless nets, 464/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 733/0 useful/useless nets, 595/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 113 better
SYN-2501 : Optimize round 2
SYN-1032 : 729/0 useful/useless nets, 591/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1135/0 useful/useless nets, 997/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 183 (3.15), #lev = 5 (3.29)
SYN-3001 : Mapper mapped 401 instances into 189 LUTs, name keeping = 82%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 918/0 useful/useless nets, 780/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 116 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 189 LUT to BLE ...
SYN-4008 : Packed 189 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1 nodes)...
SYN-4004 : #1: Packed 1 SEQ (0 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 73 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 189/427 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  116   out of   1520    7.63%
#le                   561
  #lut only           445   out of    561   79.32%
  #reg only             0   out of    561    0.00%
  #lut&reg            116   out of    561   20.68%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   45   out of     75   60.00%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |561   |561   |116   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 334 instances
RUN-1001 : 153 mslices, 128 lslices, 45 pads, 2 brams, 0 dsps
RUN-1001 : There are total 567 nets
RUN-1001 : 405 nets have 2 pins
RUN-1001 : 95 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 332 instances, 281 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1932, tnet num: 565, tinst num: 332, tnode num: 2197, tedge num: 3174.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.059362s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (131.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 70362
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(201): len = 45757.2, overlap = 4.5
PHY-3002 : Step(202): len = 31723, overlap = 2.25
PHY-3002 : Step(203): len = 22590.8, overlap = 5.5
PHY-3002 : Step(204): len = 17757.4, overlap = 6
PHY-3002 : Step(205): len = 14084.8, overlap = 9
PHY-3002 : Step(206): len = 12374, overlap = 10
PHY-3002 : Step(207): len = 11152.1, overlap = 12
PHY-3002 : Step(208): len = 10346.1, overlap = 12.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.2291e-05
PHY-3002 : Step(209): len = 10715.5, overlap = 13.25
PHY-3002 : Step(210): len = 10920.9, overlap = 13.25
PHY-3002 : Step(211): len = 11497.3, overlap = 7
PHY-3002 : Step(212): len = 10895.3, overlap = 11
PHY-3002 : Step(213): len = 10438.4, overlap = 9.5
PHY-3002 : Step(214): len = 10461.2, overlap = 9.5
PHY-3002 : Step(215): len = 10396.7, overlap = 9.5
PHY-3002 : Step(216): len = 10333, overlap = 9.5
PHY-3002 : Step(217): len = 10296.8, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.4582e-05
PHY-3002 : Step(218): len = 10446.8, overlap = 9.5
PHY-3002 : Step(219): len = 10512.7, overlap = 7
PHY-3002 : Step(220): len = 10550, overlap = 4.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000129164
PHY-3002 : Step(221): len = 10529.4, overlap = 7.5
PHY-3002 : Step(222): len = 10583.5, overlap = 7.25
PHY-3002 : Step(223): len = 10812.1, overlap = 3.25
PHY-3002 : Step(224): len = 10908.1, overlap = 3.25
PHY-3002 : Step(225): len = 10922, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001639s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.73128e-06
PHY-3002 : Step(226): len = 11213.3, overlap = 7.5
PHY-3002 : Step(227): len = 11178.7, overlap = 7.5
PHY-3002 : Step(228): len = 11100.3, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.14626e-05
PHY-3002 : Step(229): len = 11081.2, overlap = 7
PHY-3002 : Step(230): len = 11081.2, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.29251e-05
PHY-3002 : Step(231): len = 11095.7, overlap = 7
PHY-3002 : Step(232): len = 11095.7, overlap = 7
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.0308e-05
PHY-3002 : Step(233): len = 11120.6, overlap = 29
PHY-3002 : Step(234): len = 11120.6, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.03758e-05
PHY-3002 : Step(235): len = 11256.8, overlap = 29
PHY-3002 : Step(236): len = 11256.8, overlap = 29
PHY-3002 : Step(237): len = 11266.4, overlap = 29.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.32333e-05
PHY-3002 : Step(238): len = 12068.7, overlap = 28
PHY-3002 : Step(239): len = 12096.9, overlap = 27.75
PHY-3002 : Step(240): len = 12055.2, overlap = 28
PHY-3002 : Step(241): len = 12073.3, overlap = 28
PHY-3002 : Step(242): len = 12089.8, overlap = 27.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.64665e-05
PHY-3002 : Step(243): len = 12531.9, overlap = 27
PHY-3002 : Step(244): len = 12620.8, overlap = 27
PHY-3002 : Step(245): len = 12970.8, overlap = 26.5
PHY-3002 : Step(246): len = 13296.7, overlap = 25.25
PHY-3002 : Step(247): len = 13403.7, overlap = 24.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000132933
PHY-3002 : Step(248): len = 13917.2, overlap = 24.25
PHY-3002 : Step(249): len = 14812.3, overlap = 23.5
PHY-3002 : Step(250): len = 14950.7, overlap = 24
PHY-3002 : Step(251): len = 14749.1, overlap = 24
PHY-3002 : Step(252): len = 14550, overlap = 24.25
PHY-3002 : Step(253): len = 14321.5, overlap = 23
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000229468
PHY-3002 : Step(254): len = 15106.9, overlap = 23.75
PHY-3002 : Step(255): len = 15426.1, overlap = 23.25
PHY-3002 : Step(256): len = 15560.6, overlap = 23
PHY-3002 : Step(257): len = 15467.3, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012194s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (255.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000496442
PHY-3002 : Step(258): len = 16922.5, overlap = 7.75
PHY-3002 : Step(259): len = 16676.8, overlap = 9.75
PHY-3002 : Step(260): len = 16670.1, overlap = 10
PHY-3002 : Step(261): len = 16682.6, overlap = 10.75
PHY-3002 : Step(262): len = 16637.7, overlap = 10.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000989901
PHY-3002 : Step(263): len = 16824.8, overlap = 10.5
PHY-3002 : Step(264): len = 16974.9, overlap = 10.75
PHY-3002 : Step(265): len = 17018.1, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0019798
PHY-3002 : Step(266): len = 17144.8, overlap = 10.25
PHY-3002 : Step(267): len = 17261, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003415s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17675.2, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 17667.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 217 to 192
PHY-1001 : Pin misalignment score is improved from 192 to 184
PHY-1001 : Pin misalignment score is improved from 184 to 183
PHY-1001 : Pin misalignment score is improved from 183 to 183
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 187 to 187
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.229239s wall, 0.249602s user + 0.031200s system = 0.280802s CPU (122.5%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 334 instances
RUN-1001 : 153 mslices, 128 lslices, 45 pads, 2 brams, 0 dsps
RUN-1001 : There are total 567 nets
RUN-1001 : 405 nets have 2 pins
RUN-1001 : 95 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20248, over cnt = 61(0%), over = 98, worst = 6
PHY-1002 : len = 20464, over cnt = 40(0%), over = 53, worst = 3
PHY-1002 : len = 20648, over cnt = 29(0%), over = 32, worst = 2
PHY-1002 : len = 21144, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 21208, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 21208, over cnt = 1(0%), over = 1, worst = 1
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1932, tnet num: 565, tinst num: 332, tnode num: 2197, tedge num: 3174.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.161130s wall, 0.171601s user + 0.015600s system = 0.187201s CPU (116.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.158444s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (108.3%)

PHY-1002 : len = 4408, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.016293s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (95.7%)

PHY-1002 : len = 4480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.533420s wall, 0.514803s user + 0.000000s system = 0.514803s CPU (96.5%)

PHY-1002 : len = 18616, over cnt = 63(0%), over = 66, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.376883s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (107.6%)

PHY-1002 : len = 18000, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.136594s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (102.8%)

PHY-1002 : len = 17968, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.079021s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (98.7%)

PHY-1002 : len = 17968, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.064397s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (96.9%)

PHY-1002 : len = 17968, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.036529s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (85.4%)

PHY-1002 : len = 17992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 :  0.345044s wall, 0.514803s user + 0.015600s system = 0.530403s CPU (153.7%)

PHY-1002 : len = 39104, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 39104
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.464302s wall, 2.527216s user + 0.171601s system = 2.698817s CPU (109.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.903847s wall, 3.010819s user + 0.234002s system = 3.244821s CPU (111.7%)

RUN-1004 : used memory is 199 MB, reserved memory is 169 MB, peak memory is 282 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  116   out of   1520    7.63%
#le                   561
  #lut only           445   out of    561   79.32%
  #reg only             0   out of    561    0.00%
  #lut&reg            116   out of    561   20.68%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   45   out of     75   60.00%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 334
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 567, pip num: 3927
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 375 valid insts, and 14061 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.050981s wall, 3.026419s user + 0.000000s system = 3.026419s CPU (288.0%)

RUN-1004 : used memory is 204 MB, reserved memory is 175 MB, peak memory is 282 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.979115s wall, 0.234002s user + 0.031200s system = 0.265202s CPU (13.4%)

RUN-1004 : used memory is 235 MB, reserved memory is 205 MB, peak memory is 282 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.170728s wall, 0.842405s user + 0.046800s system = 0.889206s CPU (28.0%)

RUN-1004 : used memory is 204 MB, reserved memory is 175 MB, peak memory is 282 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_Re' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(95)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-5007 WARNING: net 'i8080Data[7]' does not have a driver in source/LCD8080Ctrl.v(52)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "J80_Re" in source/LCD8080Ctrl.v(12)
SYN-5014 WARNING: the net's pin: pin "J80_Re" in source/LCD8080Ctrl.v(12)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[0]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[0]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[1]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[1]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[2]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[2]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[3]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[3]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[4]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[4]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[5]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[5]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[6]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[6]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[7]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[7]" in source/LCD8080Ctrl.v(82)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 45 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 579/38 useful/useless nets, 441/34 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 44 distributor mux.
SYN-1016 : Merged 102 instances.
SYN-1015 : Optimize round 1, 229 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 541/12 useful/useless nets, 404/49 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 54 better
SYN-1014 : Optimize round 3
SYN-1032 : 541/0 useful/useless nets, 404/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
GUI-1001 : Download success!
SYN-2001 : Map 43 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 585/10 useful/useless nets, 450/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 584/0 useful/useless nets, 449/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 715/0 useful/useless nets, 580/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 113 better
SYN-2501 : Optimize round 2
SYN-1032 : 711/0 useful/useless nets, 576/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1117/0 useful/useless nets, 982/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 175 (3.07), #lev = 5 (3.27)
SYN-3001 : Mapper mapped 388 instances into 181 LUTs, name keeping = 83%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 905/0 useful/useless nets, 770/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 116 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 181 LUT to BLE ...
SYN-4008 : Packed 181 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1 nodes)...
SYN-4004 : #1: Packed 1 SEQ (0 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 65 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 181/417 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Utilization Statistics
#lut                  553   out of   1520   36.38%
#reg                  116   out of   1520    7.63%
#le                   553
  #lut only           437   out of    553   79.02%
  #reg only             0   out of    553    0.00%
  #lut&reg            116   out of    553   20.98%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   43   out of     75   57.33%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |553   |553   |116   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea LCD_8080ToRGB_gate.area" in  3.909668s wall, 2.028013s user + 0.343202s system = 2.371215s CPU (60.7%)

RUN-1004 : used memory is 210 MB, reserved memory is 184 MB, peak memory is 282 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 329 instances
RUN-1001 : 153 mslices, 125 lslices, 43 pads, 2 brams, 0 dsps
RUN-1001 : There are total 553 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 36 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 327 instances, 278 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1878, tnet num: 551, tinst num: 327, tnode num: 2145, tedge num: 3091.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 551 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 138 clock pins, and constraint 267 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.056568s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (165.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 63905.6
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.925536
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(268): len = 38305.2, overlap = 2.25
PHY-3002 : Step(269): len = 25375.7, overlap = 2.25
PHY-3002 : Step(270): len = 18894.7, overlap = 8
PHY-3002 : Step(271): len = 14376.8, overlap = 9.5
PHY-3002 : Step(272): len = 11793.5, overlap = 10.75
PHY-3002 : Step(273): len = 10294.9, overlap = 12.5
PHY-3002 : Step(274): len = 9606.9, overlap = 12.75
PHY-3002 : Step(275): len = 9505.8, overlap = 13.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.27516e-05
PHY-3002 : Step(276): len = 9708.1, overlap = 13
PHY-3002 : Step(277): len = 9992.8, overlap = 10.75
PHY-3002 : Step(278): len = 10056.5, overlap = 10.25
PHY-3002 : Step(279): len = 9840.1, overlap = 12.25
PHY-3002 : Step(280): len = 9432.8, overlap = 12.25
PHY-3002 : Step(281): len = 9453, overlap = 8.75
PHY-3002 : Step(282): len = 9435.3, overlap = 6.25
PHY-3002 : Step(283): len = 9196.4, overlap = 8
PHY-3002 : Step(284): len = 9067.5, overlap = 8
PHY-3002 : Step(285): len = 9037.6, overlap = 8
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.55031e-05
PHY-3002 : Step(286): len = 9245.9, overlap = 8
PHY-3002 : Step(287): len = 9378.3, overlap = 5.25
PHY-3002 : Step(288): len = 9378.3, overlap = 5.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000131006
PHY-3002 : Step(289): len = 9486.8, overlap = 4.75
PHY-3002 : Step(290): len = 9517.4, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001840s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.925536
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88092e-06
PHY-3002 : Step(291): len = 9991.1, overlap = 7.75
PHY-3002 : Step(292): len = 9960.2, overlap = 7.5
PHY-3002 : Step(293): len = 9835.6, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.76184e-06
PHY-3002 : Step(294): len = 9785.9, overlap = 7.75
PHY-3002 : Step(295): len = 9785.9, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.15237e-05
PHY-3002 : Step(296): len = 9802.7, overlap = 7.75
PHY-3002 : Step(297): len = 9802.7, overlap = 7.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.925536
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.36696e-06
PHY-3002 : Step(298): len = 9784, overlap = 27.5
PHY-3002 : Step(299): len = 9784, overlap = 27.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.87339e-05
PHY-3002 : Step(300): len = 9908.1, overlap = 27
PHY-3002 : Step(301): len = 9947.9, overlap = 26.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.74678e-05
PHY-3002 : Step(302): len = 10327.8, overlap = 25.5
PHY-3002 : Step(303): len = 10518.7, overlap = 25
PHY-3002 : Step(304): len = 11076.4, overlap = 24
PHY-3002 : Step(305): len = 10925, overlap = 24.25
PHY-3002 : Step(306): len = 10896.5, overlap = 24
PHY-3002 : Step(307): len = 10810.1, overlap = 24.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.51225e-05
PHY-3002 : Step(308): len = 11212.2, overlap = 23.5
PHY-3002 : Step(309): len = 11344.2, overlap = 23
PHY-3002 : Step(310): len = 11603.3, overlap = 22.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000130245
PHY-3002 : Step(311): len = 12153.3, overlap = 22.25
PHY-3002 : Step(312): len = 12592.2, overlap = 22
PHY-3002 : Step(313): len = 12710.8, overlap = 21
PHY-3002 : Step(314): len = 12673.5, overlap = 20.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000245803
PHY-3002 : Step(315): len = 13278.3, overlap = 20.25
PHY-3002 : Step(316): len = 13625.4, overlap = 21
PHY-3002 : Step(317): len = 13919.7, overlap = 19.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000491606
PHY-3002 : Step(318): len = 14196.9, overlap = 19.75
PHY-3002 : Step(319): len = 14578, overlap = 19
PHY-3002 : Step(320): len = 14998.9, overlap = 17.25
PHY-3002 : Step(321): len = 14991, overlap = 16.5
PHY-3002 : Step(322): len = 14931.7, overlap = 17.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016615s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (93.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.925536
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0005864
PHY-3002 : Step(323): len = 16724.6, overlap = 7.5
PHY-3002 : Step(324): len = 16455.4, overlap = 8.5
PHY-3002 : Step(325): len = 16499.3, overlap = 8.25
PHY-3002 : Step(326): len = 16568.1, overlap = 8.5
PHY-3002 : Step(327): len = 16601.4, overlap = 9
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0011728
PHY-3002 : Step(328): len = 16781.4, overlap = 8.25
PHY-3002 : Step(329): len = 16894.6, overlap = 8
PHY-3002 : Step(330): len = 16878.9, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0023456
PHY-3002 : Step(331): len = 17011.4, overlap = 6.75
PHY-3002 : Step(332): len = 17106.4, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003357s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17377.2, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 17407.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 210 to 186
PHY-1001 : Pin misalignment score is improved from 186 to 181
PHY-1001 : Pin misalignment score is improved from 181 to 181
PHY-1001 : Pin local connectivity score is improved from 10 to 0
PHY-1001 : Pin misalignment score is improved from 185 to 185
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.179283s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (104.4%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 329 instances
RUN-1001 : 153 mslices, 125 lslices, 43 pads, 2 brams, 0 dsps
RUN-1001 : There are total 553 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 36 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20376, over cnt = 45(0%), over = 64, worst = 3
PHY-1002 : len = 20552, over cnt = 16(0%), over = 19, worst = 3
PHY-1002 : len = 20616, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 20784, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 20784, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 20784, over cnt = 1(0%), over = 1, worst = 1
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1878, tnet num: 551, tinst num: 327, tnode num: 2145, tedge num: 3091.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 551 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 138 clock pins, and constraint 267 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.143674s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (108.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.075355s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (124.2%)

PHY-1002 : len = 4400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.537006s wall, 0.530403s user + 0.000000s system = 0.530403s CPU (98.8%)

PHY-1002 : len = 18888, over cnt = 51(0%), over = 55, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.396655s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (102.3%)

PHY-1002 : len = 18464, over cnt = 12(0%), over = 13, worst = 2
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.088046s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (88.6%)

PHY-1002 : len = 18440, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.094601s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (98.9%)

PHY-1002 : len = 18424, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.085976s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (90.7%)

PHY-1002 : len = 18400, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.088239s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (88.4%)

PHY-1002 : len = 18376, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.024262s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (128.6%)

PHY-1002 : len = 18376, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.015043s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (103.7%)

PHY-1002 : len = 18376, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.014823s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (105.2%)

PHY-1002 : len = 18376, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 9 =====
PHY-1001 :  0.015823s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (98.6%)

PHY-1002 : len = 18376, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 10 =====
PHY-1001 :  0.018794s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (83.0%)

PHY-1002 : len = 18384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.286484s wall, 0.343202s user + 0.062400s system = 0.405603s CPU (141.6%)

PHY-1002 : len = 38528, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 38528
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.378186s wall, 2.418016s user + 0.140401s system = 2.558416s CPU (107.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.763178s wall, 2.808018s user + 0.202801s system = 3.010819s CPU (109.0%)

RUN-1004 : used memory is 202 MB, reserved memory is 173 MB, peak memory is 286 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Utilization Statistics
#lut                  553   out of   1520   36.38%
#reg                  116   out of   1520    7.63%
#le                   553
  #lut only           437   out of    553   79.02%
  #reg only             0   out of    553    0.00%
  #lut&reg            116   out of    553   20.98%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   43   out of     75   57.33%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 329
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 553, pip num: 3855
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 392 valid insts, and 13782 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.971644s wall, 0.156001s user + 0.031200s system = 0.187201s CPU (9.5%)

RUN-1004 : used memory is 236 MB, reserved memory is 207 MB, peak memory is 286 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.150773s wall, 0.702005s user + 0.078001s system = 0.780005s CPU (24.8%)

RUN-1004 : used memory is 203 MB, reserved memory is 174 MB, peak memory is 286 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_Re' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(95)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-5007 WARNING: net 'i8080Data[7]' does not have a driver in source/LCD8080Ctrl.v(52)
HDL-5007 WARNING: net 'i8080We' does not have a driver in source/LCD8080Ctrl.v(54)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "J80_Re" in source/LCD8080Ctrl.v(12)
SYN-5014 WARNING: the net's pin: pin "J80_Re" in source/LCD8080Ctrl.v(12)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[0]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[0]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[1]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[1]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[2]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[2]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[3]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[3]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[4]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[4]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[5]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[5]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[6]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[6]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[7]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[7]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080We" in source/LCD8080Ctrl.v(54)
SYN-5014 WARNING: the net's pin: pin "i1" in source/LCD8080Ctrl.v(83)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 45 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 579/38 useful/useless nets, 441/34 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 44 distributor mux.
SYN-1016 : Merged 102 instances.
SYN-1015 : Optimize round 1, 229 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 541/12 useful/useless nets, 404/49 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 54 better
SYN-1014 : Optimize round 3
SYN-1032 : 541/0 useful/useless nets, 404/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Gate Statistics
#Basic gates          218
  #and                 39
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               0
  #MX21                43
  #FADD                 0
  #DFF                119
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               9
#MACRO_MUX            150

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |99     |119    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RD  LOCATION = P15; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 43 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 585/10 useful/useless nets, 450/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 584/0 useful/useless nets, 449/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 715/0 useful/useless nets, 580/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 113 better
SYN-2501 : Optimize round 2
SYN-1032 : 711/0 useful/useless nets, 576/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1117/0 useful/useless nets, 982/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 175 (3.06), #lev = 5 (3.27)
SYN-3001 : Mapper mapped 388 instances into 181 LUTs, name keeping = 83%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 905/0 useful/useless nets, 770/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 116 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 181 LUT to BLE ...
SYN-4008 : Packed 181 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1 nodes)...
SYN-4004 : #1: Packed 1 SEQ (0 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 65 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 181/417 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Utilization Statistics
#lut                  553   out of   1520   36.38%
#reg                  116   out of   1520    7.63%
#le                   553
  #lut only           437   out of    553   79.02%
  #reg only             0   out of    553    0.00%
  #lut&reg            116   out of    553   20.98%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   43   out of     75   57.33%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |553   |553   |116   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 328 instances
RUN-1001 : 153 mslices, 124 lslices, 43 pads, 2 brams, 0 dsps
RUN-1001 : There are total 553 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 97 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 326 instances, 277 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1874, tnet num: 551, tinst num: 326, tnode num: 2139, tedge num: 3084.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 551 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.056401s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (138.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 65022.6
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.925804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(333): len = 37730.2, overlap = 2.25
PHY-3002 : Step(334): len = 25111.9, overlap = 4.5
PHY-3002 : Step(335): len = 17758.9, overlap = 4.5
PHY-3002 : Step(336): len = 14042.7, overlap = 4.75
PHY-3002 : Step(337): len = 11474.9, overlap = 5.5
PHY-3002 : Step(338): len = 10068.3, overlap = 4.75
PHY-3002 : Step(339): len = 9273.9, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.30778e-05
PHY-3002 : Step(340): len = 9914.9, overlap = 3.75
PHY-3002 : Step(341): len = 10448, overlap = 3.75
PHY-3002 : Step(342): len = 10461.9, overlap = 4
PHY-3002 : Step(343): len = 9321, overlap = 6.75
PHY-3002 : Step(344): len = 9040, overlap = 7.5
PHY-3002 : Step(345): len = 8918.1, overlap = 8.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106156
PHY-3002 : Step(346): len = 9232.9, overlap = 6
PHY-3002 : Step(347): len = 9379, overlap = 6
PHY-3002 : Step(348): len = 9467.3, overlap = 5.75
PHY-3002 : Step(349): len = 9175, overlap = 5.75
PHY-3002 : Step(350): len = 9128.3, overlap = 8
PHY-3002 : Step(351): len = 9050.1, overlap = 8.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000205439
PHY-3002 : Step(352): len = 9228.9, overlap = 5.5
PHY-3002 : Step(353): len = 9249.3, overlap = 1.75
PHY-3002 : Step(354): len = 9265.9, overlap = 1.75
PHY-3002 : Step(355): len = 9325.7, overlap = 1.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000410879
PHY-3002 : Step(356): len = 9437.5, overlap = 3.5
PHY-3002 : Step(357): len = 9437.5, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001586s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.925804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.44722e-06
PHY-3002 : Step(358): len = 9553.4, overlap = 6.5
PHY-3002 : Step(359): len = 9553.4, overlap = 6.5
PHY-3002 : Step(360): len = 9517.8, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.89445e-06
PHY-3002 : Step(361): len = 9494.5, overlap = 6.75
PHY-3002 : Step(362): len = 9494.5, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.77889e-05
PHY-3002 : Step(363): len = 9508.8, overlap = 6.5
PHY-3002 : Step(364): len = 9508.8, overlap = 6.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.925804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00491e-05
PHY-3002 : Step(365): len = 9554.4, overlap = 27.75
PHY-3002 : Step(366): len = 9554.4, overlap = 27.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.00982e-05
PHY-3002 : Step(367): len = 9651.8, overlap = 27.5
PHY-3002 : Step(368): len = 9651.8, overlap = 27.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.86243e-05
PHY-3002 : Step(369): len = 10483.4, overlap = 25.75
PHY-3002 : Step(370): len = 10640.4, overlap = 25.75
PHY-3002 : Step(371): len = 10805.9, overlap = 26
PHY-3002 : Step(372): len = 10887.7, overlap = 25.5
PHY-3002 : Step(373): len = 11000.3, overlap = 25.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.72486e-05
PHY-3002 : Step(374): len = 11340.6, overlap = 25.25
PHY-3002 : Step(375): len = 11585.5, overlap = 25.25
PHY-3002 : Step(376): len = 11824.4, overlap = 26
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000154497
PHY-3002 : Step(377): len = 12491.5, overlap = 26.25
PHY-3002 : Step(378): len = 12762.2, overlap = 25
PHY-3002 : Step(379): len = 12898.8, overlap = 24
PHY-3002 : Step(380): len = 12793.5, overlap = 24
PHY-3002 : Step(381): len = 12672, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000268225
PHY-3002 : Step(382): len = 13464.4, overlap = 22.25
PHY-3002 : Step(383): len = 13746.6, overlap = 21.5
PHY-3002 : Step(384): len = 13762.3, overlap = 21.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015995s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (97.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.925804
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000576506
PHY-3002 : Step(385): len = 16327.2, overlap = 4
PHY-3002 : Step(386): len = 15784.4, overlap = 8.5
PHY-3002 : Step(387): len = 15813.1, overlap = 9.25
PHY-3002 : Step(388): len = 15833.6, overlap = 8.25
PHY-3002 : Step(389): len = 15704.2, overlap = 10.5
PHY-3002 : Step(390): len = 15632, overlap = 11
PHY-3002 : Step(391): len = 15612.3, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00115301
PHY-3002 : Step(392): len = 15847.2, overlap = 9.25
PHY-3002 : Step(393): len = 15940.2, overlap = 10
PHY-3002 : Step(394): len = 15938.7, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00230602
PHY-3002 : Step(395): len = 16061.2, overlap = 9.25
PHY-3002 : Step(396): len = 16166.2, overlap = 10.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003071s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16462.7, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 750 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 3, deltaY = 4.
PHY-3001 : Final: Len = 16564.7, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 211 to 183
PHY-1001 : Pin misalignment score is improved from 183 to 179
PHY-1001 : Pin misalignment score is improved from 179 to 179
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 183 to 183
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.184026s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (101.7%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 328 instances
RUN-1001 : 153 mslices, 124 lslices, 43 pads, 2 brams, 0 dsps
RUN-1001 : There are total 553 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 97 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 19992, over cnt = 44(0%), over = 67, worst = 3
PHY-1002 : len = 20176, over cnt = 20(0%), over = 26, worst = 3
PHY-1002 : len = 20248, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 20552, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1874, tnet num: 551, tinst num: 326, tnode num: 2139, tedge num: 3084.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 551 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.145909s wall, 0.187201s user + 0.031200s system = 0.218401s CPU (149.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.095599s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (97.9%)

PHY-1002 : len = 4440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.534546s wall, 0.530403s user + 0.000000s system = 0.530403s CPU (99.2%)

PHY-1002 : len = 18288, over cnt = 58(0%), over = 60, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.374542s wall, 0.374402s user + 0.015600s system = 0.390002s CPU (104.1%)

PHY-1002 : len = 17776, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.056194s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (111.0%)

PHY-1002 : len = 17744, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.046715s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (100.2%)

PHY-1002 : len = 17768, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.062902s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (99.2%)

PHY-1002 : len = 17744, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.038522s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (121.5%)

PHY-1002 : len = 17744, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.015849s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (98.4%)

PHY-1002 : len = 17744, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.015458s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (100.9%)

PHY-1002 : len = 17728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.245993s wall, 0.436803s user + 0.015600s system = 0.452403s CPU (183.9%)

PHY-1002 : len = 36856, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 36856
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.114304s wall, 2.215214s user + 0.124801s system = 2.340015s CPU (110.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.490577s wall, 2.636417s user + 0.156001s system = 2.792418s CPU (112.1%)

RUN-1004 : used memory is 202 MB, reserved memory is 172 MB, peak memory is 288 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Utilization Statistics
#lut                  553   out of   1520   36.38%
#reg                  116   out of   1520    7.63%
#le                   553
  #lut only           437   out of    553   79.02%
  #reg only             0   out of    553    0.00%
  #lut&reg            116   out of    553   20.98%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   43   out of     75   57.33%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 328
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 553, pip num: 3777
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 404 valid insts, and 13610 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.011811s wall, 3.042019s user + 0.031200s system = 3.073220s CPU (303.7%)

RUN-1004 : used memory is 206 MB, reserved memory is 176 MB, peak memory is 288 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.981515s wall, 0.218401s user + 0.062400s system = 0.280802s CPU (14.2%)

RUN-1004 : used memory is 235 MB, reserved memory is 205 MB, peak memory is 288 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.153998s wall, 0.780005s user + 0.062400s system = 0.842405s CPU (26.7%)

RUN-1004 : used memory is 204 MB, reserved memory is 175 MB, peak memory is 288 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_Re' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(95)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-5007 WARNING: net 'i8080Data[7]' does not have a driver in source/LCD8080Ctrl.v(52)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "J80_Re" in source/LCD8080Ctrl.v(12)
SYN-5014 WARNING: the net's pin: pin "J80_Re" in source/LCD8080Ctrl.v(12)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[0]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[0]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[1]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[1]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[2]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[2]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[3]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[3]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[4]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[4]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[5]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[5]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[6]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[6]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[7]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[7]" in source/LCD8080Ctrl.v(82)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 45 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 579/38 useful/useless nets, 441/34 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 44 distributor mux.
SYN-1016 : Merged 102 instances.
SYN-1015 : Optimize round 1, 229 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 541/12 useful/useless nets, 404/49 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 54 better
SYN-1014 : Optimize round 3
SYN-1032 : 541/0 useful/useless nets, 404/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Gate Statistics
#Basic gates          218
  #and                 39
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               0
  #MX21                43
  #FADD                 0
  #DFF                119
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               9
#MACRO_MUX            150

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |99     |119    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RD  LOCATION = P15; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 43 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 585/10 useful/useless nets, 450/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 584/0 useful/useless nets, 449/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 715/0 useful/useless nets, 580/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 113 better
SYN-2501 : Optimize round 2
SYN-1032 : 711/0 useful/useless nets, 576/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1117/0 useful/useless nets, 982/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 175 (3.07), #lev = 5 (3.27)
SYN-3001 : Mapper mapped 388 instances into 181 LUTs, name keeping = 83%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 905/0 useful/useless nets, 770/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 116 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 181 LUT to BLE ...
SYN-4008 : Packed 181 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1 nodes)...
SYN-4004 : #1: Packed 1 SEQ (0 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 65 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 181/417 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Utilization Statistics
#lut                  553   out of   1520   36.38%
#reg                  116   out of   1520    7.63%
#le                   553
  #lut only           437   out of    553   79.02%
  #reg only             0   out of    553    0.00%
  #lut&reg            116   out of    553   20.98%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   43   out of     75   57.33%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |553   |553   |116   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 329 instances
RUN-1001 : 153 mslices, 125 lslices, 43 pads, 2 brams, 0 dsps
RUN-1001 : There are total 553 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 36 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 327 instances, 278 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1878, tnet num: 551, tinst num: 327, tnode num: 2145, tedge num: 3091.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 551 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 138 clock pins, and constraint 267 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.055000s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (113.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 63905.6
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.925536
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(397): len = 38305.2, overlap = 2.25
PHY-3002 : Step(398): len = 25375.7, overlap = 2.25
PHY-3002 : Step(399): len = 18894.7, overlap = 8
PHY-3002 : Step(400): len = 14376.8, overlap = 9.5
PHY-3002 : Step(401): len = 11793.5, overlap = 10.75
PHY-3002 : Step(402): len = 10294.9, overlap = 12.5
PHY-3002 : Step(403): len = 9606.9, overlap = 12.75
PHY-3002 : Step(404): len = 9505.8, overlap = 13.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.27516e-05
PHY-3002 : Step(405): len = 9708.1, overlap = 13
PHY-3002 : Step(406): len = 9992.8, overlap = 10.75
PHY-3002 : Step(407): len = 10056.5, overlap = 10.25
PHY-3002 : Step(408): len = 9840.1, overlap = 12.25
PHY-3002 : Step(409): len = 9432.8, overlap = 12.25
PHY-3002 : Step(410): len = 9453, overlap = 8.75
PHY-3002 : Step(411): len = 9435.3, overlap = 6.25
PHY-3002 : Step(412): len = 9196.4, overlap = 8
PHY-3002 : Step(413): len = 9067.5, overlap = 8
PHY-3002 : Step(414): len = 9037.6, overlap = 8
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.55031e-05
PHY-3002 : Step(415): len = 9245.9, overlap = 8
PHY-3002 : Step(416): len = 9378.3, overlap = 5.25
PHY-3002 : Step(417): len = 9378.3, overlap = 5.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000131006
PHY-3002 : Step(418): len = 9486.8, overlap = 4.75
PHY-3002 : Step(419): len = 9517.4, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001912s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.925536
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88092e-06
PHY-3002 : Step(420): len = 9991.1, overlap = 7.75
PHY-3002 : Step(421): len = 9960.2, overlap = 7.5
PHY-3002 : Step(422): len = 9835.6, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.76184e-06
PHY-3002 : Step(423): len = 9785.9, overlap = 7.75
PHY-3002 : Step(424): len = 9785.9, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.15237e-05
PHY-3002 : Step(425): len = 9802.7, overlap = 7.75
PHY-3002 : Step(426): len = 9802.7, overlap = 7.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.925536
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.36696e-06
PHY-3002 : Step(427): len = 9784, overlap = 27.5
PHY-3002 : Step(428): len = 9784, overlap = 27.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.87339e-05
PHY-3002 : Step(429): len = 9908.1, overlap = 27
PHY-3002 : Step(430): len = 9947.9, overlap = 26.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.74678e-05
PHY-3002 : Step(431): len = 10327.8, overlap = 25.5
PHY-3002 : Step(432): len = 10518.7, overlap = 25
PHY-3002 : Step(433): len = 11076.4, overlap = 24
PHY-3002 : Step(434): len = 10925, overlap = 24.25
PHY-3002 : Step(435): len = 10896.5, overlap = 24
PHY-3002 : Step(436): len = 10810.1, overlap = 24.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.51225e-05
PHY-3002 : Step(437): len = 11212.2, overlap = 23.5
PHY-3002 : Step(438): len = 11344.2, overlap = 23
PHY-3002 : Step(439): len = 11603.3, overlap = 22.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000130245
PHY-3002 : Step(440): len = 12153.3, overlap = 22.25
PHY-3002 : Step(441): len = 12592.2, overlap = 22
PHY-3002 : Step(442): len = 12710.8, overlap = 21
PHY-3002 : Step(443): len = 12673.5, overlap = 20.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000245803
PHY-3002 : Step(444): len = 13278.3, overlap = 20.25
PHY-3002 : Step(445): len = 13625.4, overlap = 21
PHY-3002 : Step(446): len = 13919.7, overlap = 19.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000491606
PHY-3002 : Step(447): len = 14196.9, overlap = 19.75
PHY-3002 : Step(448): len = 14578, overlap = 19
PHY-3002 : Step(449): len = 14998.9, overlap = 17.25
PHY-3002 : Step(450): len = 14991, overlap = 16.5
PHY-3002 : Step(451): len = 14931.7, overlap = 17.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016760s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (93.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.925536
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0005864
PHY-3002 : Step(452): len = 16724.6, overlap = 7.5
PHY-3002 : Step(453): len = 16455.4, overlap = 8.5
PHY-3002 : Step(454): len = 16499.3, overlap = 8.25
PHY-3002 : Step(455): len = 16568.1, overlap = 8.5
PHY-3002 : Step(456): len = 16601.4, overlap = 9
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0011728
PHY-3002 : Step(457): len = 16781.4, overlap = 8.25
PHY-3002 : Step(458): len = 16894.6, overlap = 8
PHY-3002 : Step(459): len = 16878.9, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0023456
PHY-3002 : Step(460): len = 17011.4, overlap = 6.75
PHY-3002 : Step(461): len = 17106.4, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003285s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17377.2, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 17407.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 210 to 186
PHY-1001 : Pin misalignment score is improved from 186 to 181
PHY-1001 : Pin misalignment score is improved from 181 to 181
PHY-1001 : Pin local connectivity score is improved from 10 to 0
PHY-1001 : Pin misalignment score is improved from 185 to 185
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.192699s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (97.1%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 329 instances
RUN-1001 : 153 mslices, 125 lslices, 43 pads, 2 brams, 0 dsps
RUN-1001 : There are total 553 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 36 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20376, over cnt = 45(0%), over = 64, worst = 3
PHY-1002 : len = 20552, over cnt = 16(0%), over = 19, worst = 3
PHY-1002 : len = 20616, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 20784, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 20784, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 20784, over cnt = 1(0%), over = 1, worst = 1
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1878, tnet num: 551, tinst num: 327, tnode num: 2145, tedge num: 3091.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 551 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 138 clock pins, and constraint 267 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.151937s wall, 0.202801s user + 0.015600s system = 0.218401s CPU (143.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.077748s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (100.3%)

PHY-1002 : len = 4400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.527653s wall, 0.530403s user + 0.000000s system = 0.530403s CPU (100.5%)

PHY-1002 : len = 18888, over cnt = 51(0%), over = 55, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.404129s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (100.4%)

PHY-1002 : len = 18464, over cnt = 12(0%), over = 13, worst = 2
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.090998s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (102.9%)

PHY-1002 : len = 18440, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.128328s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (97.3%)

PHY-1002 : len = 18424, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.090909s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (85.8%)

PHY-1002 : len = 18400, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.065360s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (95.5%)

PHY-1002 : len = 18376, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.026472s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (117.9%)

PHY-1002 : len = 18376, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.015638s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (99.8%)

PHY-1002 : len = 18376, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.014658s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (106.4%)

PHY-1002 : len = 18376, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 9 =====
PHY-1001 :  0.016446s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (94.9%)

PHY-1002 : len = 18376, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 10 =====
PHY-1001 :  0.017791s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (87.7%)

PHY-1002 : len = 18384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.290582s wall, 0.421203s user + 0.015600s system = 0.436803s CPU (150.3%)

PHY-1002 : len = 38528, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 38528
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.435141s wall, 2.464816s user + 0.140401s system = 2.605217s CPU (107.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.826379s wall, 2.901619s user + 0.187201s system = 3.088820s CPU (109.3%)

RUN-1004 : used memory is 202 MB, reserved memory is 173 MB, peak memory is 289 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Utilization Statistics
#lut                  553   out of   1520   36.38%
#reg                  116   out of   1520    7.63%
#le                   553
  #lut only           437   out of    553   79.02%
  #reg only             0   out of    553    0.00%
  #lut&reg            116   out of    553   20.98%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   43   out of     75   57.33%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 329
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 553, pip num: 3855
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 392 valid insts, and 13782 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.003915s wall, 3.042019s user + 0.000000s system = 3.042019s CPU (303.0%)

RUN-1004 : used memory is 208 MB, reserved memory is 179 MB, peak memory is 289 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.978788s wall, 0.156001s user + 0.078001s system = 0.234002s CPU (11.8%)

RUN-1004 : used memory is 237 MB, reserved memory is 208 MB, peak memory is 289 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.164107s wall, 0.733205s user + 0.124801s system = 0.858005s CPU (27.1%)

RUN-1004 : used memory is 205 MB, reserved memory is 176 MB, peak memory is 289 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_Re' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(95)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-5007 WARNING: net 'i8080Data[7]' does not have a driver in source/LCD8080Ctrl.v(52)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "J80_Re" in source/LCD8080Ctrl.v(12)
SYN-5014 WARNING: the net's pin: pin "J80_Re" in source/LCD8080Ctrl.v(12)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[0]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[0]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[1]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[1]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[2]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[2]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[3]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[3]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[4]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[4]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[5]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[5]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[6]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[6]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[7]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[7]" in source/LCD8080Ctrl.v(82)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 45 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 578/38 useful/useless nets, 440/34 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 44 distributor mux.
SYN-1016 : Merged 102 instances.
SYN-1015 : Optimize round 1, 229 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 540/12 useful/useless nets, 403/49 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 54 better
SYN-1014 : Optimize round 3
SYN-1032 : 540/0 useful/useless nets, 403/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Gate Statistics
#Basic gates          217
  #and                 39
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               0
  #MX21                42
  #FADD                 0
  #DFF                119
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               9
#MACRO_MUX            150

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |98     |119    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RD  LOCATION = P15; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 43 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 584/10 useful/useless nets, 449/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 583/0 useful/useless nets, 448/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 714/0 useful/useless nets, 579/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 113 better
SYN-2501 : Optimize round 2
SYN-1032 : 710/0 useful/useless nets, 575/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1116/0 useful/useless nets, 981/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 175 (3.06), #lev = 5 (3.29)
SYN-3001 : Mapper mapped 387 instances into 181 LUTs, name keeping = 83%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 905/0 useful/useless nets, 770/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 116 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 181 LUT to BLE ...
SYN-4008 : Packed 181 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1 nodes)...
SYN-4004 : #1: Packed 1 SEQ (0 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 65 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 181/417 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Utilization Statistics
#lut                  553   out of   1520   36.38%
#reg                  116   out of   1520    7.63%
#le                   553
  #lut only           437   out of    553   79.02%
  #reg only             0   out of    553    0.00%
  #lut&reg            116   out of    553   20.98%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   43   out of     75   57.33%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |553   |553   |116   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 329 instances
RUN-1001 : 153 mslices, 125 lslices, 43 pads, 2 brams, 0 dsps
RUN-1001 : There are total 553 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 97 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 327 instances, 278 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1876, tnet num: 551, tinst num: 327, tnode num: 2143, tedge num: 3087.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 551 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 138 clock pins, and constraint 267 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.055018s wall, 0.062400s user + 0.031200s system = 0.093601s CPU (170.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 63141.6
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.925536
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(462): len = 37157.1, overlap = 4.5
PHY-3002 : Step(463): len = 25822.7, overlap = 4.5
PHY-3002 : Step(464): len = 19213.5, overlap = 6.25
PHY-3002 : Step(465): len = 14513.9, overlap = 9
PHY-3002 : Step(466): len = 11678.6, overlap = 13.25
PHY-3002 : Step(467): len = 10052.7, overlap = 12.5
PHY-3002 : Step(468): len = 9573.4, overlap = 13.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.5898e-05
PHY-3002 : Step(469): len = 9702.3, overlap = 13.25
PHY-3002 : Step(470): len = 10292.7, overlap = 10.5
PHY-3002 : Step(471): len = 10683.9, overlap = 7.25
PHY-3002 : Step(472): len = 9537, overlap = 11.5
PHY-3002 : Step(473): len = 9204, overlap = 10.75
PHY-3002 : Step(474): len = 9310.9, overlap = 10
PHY-3002 : Step(475): len = 9346.6, overlap = 10.75
PHY-3002 : Step(476): len = 9306.6, overlap = 8.75
PHY-3002 : Step(477): len = 9401.9, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.17961e-05
PHY-3002 : Step(478): len = 9218.6, overlap = 11
PHY-3002 : Step(479): len = 9229.5, overlap = 11
PHY-3002 : Step(480): len = 9508.4, overlap = 7.75
PHY-3002 : Step(481): len = 9572, overlap = 6.75
PHY-3002 : Step(482): len = 9361.6, overlap = 7
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000143592
PHY-3002 : Step(483): len = 9492.2, overlap = 5
PHY-3002 : Step(484): len = 9503.8, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001738s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (1795.5%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.925536
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.83141e-06
PHY-3002 : Step(485): len = 10014.7, overlap = 8.5
PHY-3002 : Step(486): len = 9994.9, overlap = 9.5
PHY-3002 : Step(487): len = 9892.9, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.66281e-06
PHY-3002 : Step(488): len = 9800.6, overlap = 8.75
PHY-3002 : Step(489): len = 9816.2, overlap = 8.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.53256e-05
PHY-3002 : Step(490): len = 9770.6, overlap = 9
PHY-3002 : Step(491): len = 9770.6, overlap = 9
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.925536
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.9144e-06
PHY-3002 : Step(492): len = 9782.4, overlap = 26.75
PHY-3002 : Step(493): len = 9782.4, overlap = 26.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.78288e-05
PHY-3002 : Step(494): len = 9851.3, overlap = 25.5
PHY-3002 : Step(495): len = 9900.2, overlap = 25.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.56576e-05
PHY-3002 : Step(496): len = 10281, overlap = 25.25
PHY-3002 : Step(497): len = 10454.5, overlap = 25.25
PHY-3002 : Step(498): len = 10829.1, overlap = 24.75
PHY-3002 : Step(499): len = 10868.8, overlap = 24.5
PHY-3002 : Step(500): len = 10824.5, overlap = 24.25
PHY-3002 : Step(501): len = 10709.6, overlap = 24.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.13152e-05
PHY-3002 : Step(502): len = 11001.9, overlap = 23.75
PHY-3002 : Step(503): len = 11214, overlap = 23.5
PHY-3002 : Step(504): len = 11528.3, overlap = 23
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00014263
PHY-3002 : Step(505): len = 12217.7, overlap = 22.5
PHY-3002 : Step(506): len = 12508.1, overlap = 21.5
PHY-3002 : Step(507): len = 12781.2, overlap = 21.5
PHY-3002 : Step(508): len = 12772.7, overlap = 21
PHY-3002 : Step(509): len = 12786.1, overlap = 20
PHY-3002 : Step(510): len = 12882, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011922s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (261.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.925536
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000559005
PHY-3002 : Step(511): len = 16339.1, overlap = 7.25
PHY-3002 : Step(512): len = 16061.7, overlap = 8.5
PHY-3002 : Step(513): len = 15959.6, overlap = 7.25
PHY-3002 : Step(514): len = 16052.9, overlap = 9
PHY-3002 : Step(515): len = 16074.8, overlap = 9.25
PHY-3002 : Step(516): len = 15991.7, overlap = 9
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00110638
PHY-3002 : Step(517): len = 16253.2, overlap = 9
PHY-3002 : Step(518): len = 16373.2, overlap = 9.5
PHY-3002 : Step(519): len = 16415.6, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00221277
PHY-3002 : Step(520): len = 16492.8, overlap = 9.5
PHY-3002 : Step(521): len = 16580.1, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002990s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16723.9, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 750 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 5, deltaY = 3.
PHY-3001 : Final: Len = 16759.9, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 206 to 189
PHY-1001 : Pin misalignment score is improved from 189 to 185
PHY-1001 : Pin misalignment score is improved from 185 to 185
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 189 to 190
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.188253s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (99.4%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 329 instances
RUN-1001 : 153 mslices, 125 lslices, 43 pads, 2 brams, 0 dsps
RUN-1001 : There are total 553 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 97 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 19776, over cnt = 58(0%), over = 81, worst = 4
PHY-1002 : len = 20040, over cnt = 31(0%), over = 38, worst = 3
PHY-1002 : len = 20104, over cnt = 24(0%), over = 28, worst = 2
PHY-1002 : len = 20520, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 20560, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1876, tnet num: 551, tinst num: 327, tnode num: 2143, tedge num: 3087.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 551 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 138 clock pins, and constraint 267 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.162656s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (105.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.092326s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (101.4%)

PHY-1002 : len = 4432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.547463s wall, 0.546003s user + 0.000000s system = 0.546003s CPU (99.7%)

PHY-1002 : len = 19280, over cnt = 60(0%), over = 63, worst = 3
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.561021s wall, 0.561604s user + 0.015600s system = 0.577204s CPU (102.9%)

PHY-1002 : len = 18560, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.087493s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (107.0%)

PHY-1002 : len = 18536, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.042356s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (110.5%)

PHY-1002 : len = 18536, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.041975s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (111.5%)

PHY-1002 : len = 18536, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.021464s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (72.7%)

PHY-1002 : len = 18544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.289534s wall, 0.452403s user + 0.046800s system = 0.499203s CPU (172.4%)

PHY-1002 : len = 36464, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 36464
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.316361s wall, 2.402415s user + 0.156001s system = 2.558416s CPU (110.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.714109s wall, 2.823618s user + 0.171601s system = 2.995219s CPU (110.4%)

RUN-1004 : used memory is 205 MB, reserved memory is 175 MB, peak memory is 291 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Utilization Statistics
#lut                  553   out of   1520   36.38%
#reg                  116   out of   1520    7.63%
#le                   553
  #lut only           437   out of    553   79.02%
  #reg only             0   out of    553    0.00%
  #lut&reg            116   out of    553   20.98%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   43   out of     75   57.33%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 329
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 553, pip num: 3755
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 383 valid insts, and 13572 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.970154s wall, 0.171601s user + 0.031200s system = 0.202801s CPU (10.3%)

RUN-1004 : used memory is 239 MB, reserved memory is 209 MB, peak memory is 291 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.173354s wall, 0.702005s user + 0.078001s system = 0.780005s CPU (24.6%)

RUN-1004 : used memory is 207 MB, reserved memory is 178 MB, peak memory is 291 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_Re' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(95)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-5007 WARNING: net 'i8080Data[7]' does not have a driver in source/LCD8080Ctrl.v(52)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "J80_Re" in source/LCD8080Ctrl.v(12)
SYN-5014 WARNING: the net's pin: pin "J80_Re" in source/LCD8080Ctrl.v(12)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[0]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[0]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[1]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[1]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[2]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[2]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[3]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[3]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[4]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[4]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[5]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[5]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[6]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[6]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[7]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[7]" in source/LCD8080Ctrl.v(82)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 45 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 579/38 useful/useless nets, 441/34 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 44 distributor mux.
SYN-1016 : Merged 102 instances.
SYN-1015 : Optimize round 1, 229 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 541/12 useful/useless nets, 404/49 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 54 better
SYN-1014 : Optimize round 3
SYN-1032 : 541/0 useful/useless nets, 404/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Gate Statistics
#Basic gates          218
  #and                 39
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               0
  #MX21                43
  #FADD                 0
  #DFF                119
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               9
#MACRO_MUX            150

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |99     |119    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RD  LOCATION = P15; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 43 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 585/10 useful/useless nets, 450/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 584/0 useful/useless nets, 449/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 715/0 useful/useless nets, 580/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 113 better
SYN-2501 : Optimize round 2
SYN-1032 : 711/0 useful/useless nets, 576/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1117/0 useful/useless nets, 982/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 175 (3.07), #lev = 5 (3.27)
SYN-3001 : Mapper mapped 388 instances into 181 LUTs, name keeping = 83%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 905/0 useful/useless nets, 770/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 116 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 181 LUT to BLE ...
SYN-4008 : Packed 181 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1 nodes)...
SYN-4004 : #1: Packed 1 SEQ (0 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 65 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 181/417 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Utilization Statistics
#lut                  553   out of   1520   36.38%
#reg                  116   out of   1520    7.63%
#le                   553
  #lut only           437   out of    553   79.02%
  #reg only             0   out of    553    0.00%
  #lut&reg            116   out of    553   20.98%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   43   out of     75   57.33%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |553   |553   |116   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 329 instances
RUN-1001 : 153 mslices, 125 lslices, 43 pads, 2 brams, 0 dsps
RUN-1001 : There are total 553 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 36 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 327 instances, 278 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1878, tnet num: 551, tinst num: 327, tnode num: 2145, tedge num: 3091.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 551 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 138 clock pins, and constraint 267 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.058949s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (79.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 63905.6
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.925536
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(522): len = 38305.2, overlap = 2.25
PHY-3002 : Step(523): len = 25375.7, overlap = 2.25
PHY-3002 : Step(524): len = 18894.7, overlap = 8
PHY-3002 : Step(525): len = 14376.8, overlap = 9.5
PHY-3002 : Step(526): len = 11793.5, overlap = 10.75
PHY-3002 : Step(527): len = 10294.9, overlap = 12.5
PHY-3002 : Step(528): len = 9606.9, overlap = 12.75
PHY-3002 : Step(529): len = 9505.8, overlap = 13.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.27516e-05
PHY-3002 : Step(530): len = 9708.1, overlap = 13
PHY-3002 : Step(531): len = 9992.8, overlap = 10.75
PHY-3002 : Step(532): len = 10056.5, overlap = 10.25
PHY-3002 : Step(533): len = 9840.1, overlap = 12.25
PHY-3002 : Step(534): len = 9432.8, overlap = 12.25
PHY-3002 : Step(535): len = 9453, overlap = 8.75
PHY-3002 : Step(536): len = 9435.3, overlap = 6.25
PHY-3002 : Step(537): len = 9196.4, overlap = 8
PHY-3002 : Step(538): len = 9067.5, overlap = 8
PHY-3002 : Step(539): len = 9037.6, overlap = 8
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.55031e-05
PHY-3002 : Step(540): len = 9245.9, overlap = 8
PHY-3002 : Step(541): len = 9378.3, overlap = 5.25
PHY-3002 : Step(542): len = 9378.3, overlap = 5.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000131006
PHY-3002 : Step(543): len = 9486.8, overlap = 4.75
PHY-3002 : Step(544): len = 9517.4, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001640s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.925536
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88092e-06
PHY-3002 : Step(545): len = 9991.1, overlap = 7.75
PHY-3002 : Step(546): len = 9960.2, overlap = 7.5
PHY-3002 : Step(547): len = 9835.6, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.76184e-06
PHY-3002 : Step(548): len = 9785.9, overlap = 7.75
PHY-3002 : Step(549): len = 9785.9, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.15237e-05
PHY-3002 : Step(550): len = 9802.7, overlap = 7.75
PHY-3002 : Step(551): len = 9802.7, overlap = 7.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.925536
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.36696e-06
PHY-3002 : Step(552): len = 9784, overlap = 27.5
PHY-3002 : Step(553): len = 9784, overlap = 27.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.87339e-05
PHY-3002 : Step(554): len = 9908.1, overlap = 27
PHY-3002 : Step(555): len = 9947.9, overlap = 26.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.74678e-05
PHY-3002 : Step(556): len = 10327.8, overlap = 25.5
PHY-3002 : Step(557): len = 10518.7, overlap = 25
PHY-3002 : Step(558): len = 11076.4, overlap = 24
PHY-3002 : Step(559): len = 10925, overlap = 24.25
PHY-3002 : Step(560): len = 10896.5, overlap = 24
PHY-3002 : Step(561): len = 10810.1, overlap = 24.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.51225e-05
PHY-3002 : Step(562): len = 11212.2, overlap = 23.5
PHY-3002 : Step(563): len = 11344.2, overlap = 23
PHY-3002 : Step(564): len = 11603.3, overlap = 22.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000130245
PHY-3002 : Step(565): len = 12153.3, overlap = 22.25
PHY-3002 : Step(566): len = 12592.2, overlap = 22
PHY-3002 : Step(567): len = 12710.8, overlap = 21
PHY-3002 : Step(568): len = 12673.5, overlap = 20.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000245803
PHY-3002 : Step(569): len = 13278.3, overlap = 20.25
PHY-3002 : Step(570): len = 13625.4, overlap = 21
PHY-3002 : Step(571): len = 13919.7, overlap = 19.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000491606
PHY-3002 : Step(572): len = 14196.9, overlap = 19.75
PHY-3002 : Step(573): len = 14578, overlap = 19
PHY-3002 : Step(574): len = 14998.9, overlap = 17.25
PHY-3002 : Step(575): len = 14991, overlap = 16.5
PHY-3002 : Step(576): len = 14931.7, overlap = 17.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019612s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (159.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.925536
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0005864
PHY-3002 : Step(577): len = 16724.6, overlap = 7.5
PHY-3002 : Step(578): len = 16455.4, overlap = 8.5
PHY-3002 : Step(579): len = 16499.3, overlap = 8.25
PHY-3002 : Step(580): len = 16568.1, overlap = 8.5
PHY-3002 : Step(581): len = 16601.4, overlap = 9
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0011728
PHY-3002 : Step(582): len = 16781.4, overlap = 8.25
PHY-3002 : Step(583): len = 16894.6, overlap = 8
PHY-3002 : Step(584): len = 16878.9, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0023456
PHY-3002 : Step(585): len = 17011.4, overlap = 6.75
PHY-3002 : Step(586): len = 17106.4, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003311s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17377.2, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 17407.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 210 to 186
PHY-1001 : Pin misalignment score is improved from 186 to 181
PHY-1001 : Pin misalignment score is improved from 181 to 181
PHY-1001 : Pin local connectivity score is improved from 10 to 0
PHY-1001 : Pin misalignment score is improved from 185 to 185
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.188503s wall, 0.202801s user + 0.015600s system = 0.218401s CPU (115.9%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 329 instances
RUN-1001 : 153 mslices, 125 lslices, 43 pads, 2 brams, 0 dsps
RUN-1001 : There are total 553 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 36 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20376, over cnt = 45(0%), over = 64, worst = 3
PHY-1002 : len = 20552, over cnt = 16(0%), over = 19, worst = 3
PHY-1002 : len = 20616, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 20784, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 20784, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 20784, over cnt = 1(0%), over = 1, worst = 1
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1878, tnet num: 551, tinst num: 327, tnode num: 2145, tedge num: 3091.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 551 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 138 clock pins, and constraint 267 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.148199s wall, 0.156001s user + 0.015600s system = 0.171601s CPU (115.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.076050s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (102.6%)

PHY-1002 : len = 4400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.553468s wall, 0.530403s user + 0.000000s system = 0.530403s CPU (95.8%)

PHY-1002 : len = 18888, over cnt = 51(0%), over = 55, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.411242s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (98.6%)

PHY-1002 : len = 18464, over cnt = 12(0%), over = 13, worst = 2
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.090298s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (103.7%)

PHY-1002 : len = 18440, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.113835s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (95.9%)

PHY-1002 : len = 18424, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.117233s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (119.8%)

PHY-1002 : len = 18400, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.060733s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (102.7%)

PHY-1002 : len = 18376, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.026082s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (119.6%)

PHY-1002 : len = 18376, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.014971s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (104.2%)

PHY-1002 : len = 18376, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.015811s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (98.7%)

PHY-1002 : len = 18376, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 9 =====
PHY-1001 :  0.015272s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (102.2%)

PHY-1002 : len = 18376, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 10 =====
PHY-1001 :  0.018619s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (83.8%)

PHY-1002 : len = 18384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.282208s wall, 0.343202s user + 0.015600s system = 0.358802s CPU (127.1%)

PHY-1002 : len = 38528, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 38528
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.451702s wall, 2.496016s user + 0.093601s system = 2.589617s CPU (105.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.833463s wall, 2.917219s user + 0.156001s system = 3.073220s CPU (108.5%)

RUN-1004 : used memory is 206 MB, reserved memory is 177 MB, peak memory is 293 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Utilization Statistics
#lut                  553   out of   1520   36.38%
#reg                  116   out of   1520    7.63%
#le                   553
  #lut only           437   out of    553   79.02%
  #reg only             0   out of    553    0.00%
  #lut&reg            116   out of    553   20.98%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   43   out of     75   57.33%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 329
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 553, pip num: 3855
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 392 valid insts, and 13782 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.960462s wall, 0.171601s user + 0.015600s system = 0.187201s CPU (9.5%)

RUN-1004 : used memory is 238 MB, reserved memory is 209 MB, peak memory is 293 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.233237s wall, 0.811205s user + 0.031200s system = 0.842405s CPU (26.1%)

RUN-1004 : used memory is 207 MB, reserved memory is 177 MB, peak memory is 293 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_Re' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(95)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "J80_Re" in source/LCD8080Ctrl.v(12)
SYN-5014 WARNING: the net's pin: pin "J80_Re" in source/LCD8080Ctrl.v(12)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 575/38 useful/useless nets, 437/34 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 40 distributor mux.
SYN-1016 : Merged 97 instances.
SYN-1015 : Optimize round 1, 220 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 537/12 useful/useless nets, 400/46 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 51 better
SYN-1014 : Optimize round 3
SYN-1032 : 537/0 useful/useless nets, 400/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Gate Statistics
#Basic gates          212
  #and                 37
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               0
  #MX21                40
  #FADD                 0
  #DFF                119
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               9
#MACRO_MUX            152

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |93     |119    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RD  LOCATION = P15; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 43 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 581/10 useful/useless nets, 446/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 580/0 useful/useless nets, 445/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 711/0 useful/useless nets, 576/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 113 better
SYN-2501 : Optimize round 2
SYN-1032 : 707/0 useful/useless nets, 572/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1113/0 useful/useless nets, 978/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 172 (3.05), #lev = 5 (3.30)
SYN-3001 : Mapper mapped 384 instances into 178 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 902/0 useful/useless nets, 767/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 116 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 178 LUT to BLE ...
SYN-4008 : Packed 178 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1 nodes)...
SYN-4004 : #1: Packed 1 SEQ (0 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 62 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 178/414 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Utilization Statistics
#lut                  550   out of   1520   36.18%
#reg                  116   out of   1520    7.63%
#le                   550
  #lut only           434   out of    550   78.91%
  #reg only             0   out of    550    0.00%
  #lut&reg            116   out of    550   21.09%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   43   out of     75   57.33%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |550   |550   |116   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 327 instances
RUN-1001 : 153 mslices, 123 lslices, 43 pads, 2 brams, 0 dsps
RUN-1001 : There are total 550 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 94 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 325 instances, 276 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1863, tnet num: 548, tinst num: 325, tnode num: 2130, tedge num: 3067.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 548 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 138 clock pins, and constraint 267 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.056883s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (109.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 65991
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.926071
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(587): len = 38962.4, overlap = 4.5
PHY-3002 : Step(588): len = 25653.1, overlap = 4.5
PHY-3002 : Step(589): len = 19158.9, overlap = 5.5
PHY-3002 : Step(590): len = 14528.3, overlap = 8.25
PHY-3002 : Step(591): len = 11807.5, overlap = 11.25
PHY-3002 : Step(592): len = 10458.3, overlap = 12.25
PHY-3002 : Step(593): len = 9458.5, overlap = 12.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.59153e-05
PHY-3002 : Step(594): len = 9720.3, overlap = 10.5
PHY-3002 : Step(595): len = 10002.7, overlap = 10.5
PHY-3002 : Step(596): len = 10312.8, overlap = 5.25
PHY-3002 : Step(597): len = 9638.2, overlap = 9
PHY-3002 : Step(598): len = 9173.3, overlap = 8.5
PHY-3002 : Step(599): len = 9243.4, overlap = 9.25
PHY-3002 : Step(600): len = 9276.8, overlap = 9.25
PHY-3002 : Step(601): len = 9255.2, overlap = 9.5
PHY-3002 : Step(602): len = 9243.6, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.18307e-05
PHY-3002 : Step(603): len = 9414.8, overlap = 6.25
PHY-3002 : Step(604): len = 9438.7, overlap = 6.25
PHY-3002 : Step(605): len = 9327.2, overlap = 7.25
PHY-3002 : Step(606): len = 9303.8, overlap = 7.25
PHY-3002 : Step(607): len = 9320.8, overlap = 7.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000119981
PHY-3002 : Step(608): len = 9555.1, overlap = 5
PHY-3002 : Step(609): len = 9756.3, overlap = 5.25
PHY-3002 : Step(610): len = 9830.8, overlap = 4.75
PHY-3002 : Step(611): len = 9665.4, overlap = 4.75
PHY-3002 : Step(612): len = 9648.3, overlap = 4.75
PHY-3002 : Step(613): len = 9595, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001907s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926071
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.51131e-06
PHY-3002 : Step(614): len = 10081.9, overlap = 6.25
PHY-3002 : Step(615): len = 10081.9, overlap = 6.25
PHY-3002 : Step(616): len = 9990.2, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.02263e-06
PHY-3002 : Step(617): len = 9999.5, overlap = 6.75
PHY-3002 : Step(618): len = 9999.5, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.40453e-05
PHY-3002 : Step(619): len = 9983.9, overlap = 6.75
PHY-3002 : Step(620): len = 9983.4, overlap = 6.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926071
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.31143e-05
PHY-3002 : Step(621): len = 10029.1, overlap = 25.5
PHY-3002 : Step(622): len = 10056.1, overlap = 25.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.62286e-05
PHY-3002 : Step(623): len = 10209.6, overlap = 24.5
PHY-3002 : Step(624): len = 10312.8, overlap = 24.25
PHY-3002 : Step(625): len = 11006.3, overlap = 24
PHY-3002 : Step(626): len = 11361.8, overlap = 24
PHY-3002 : Step(627): len = 10947.1, overlap = 23.75
PHY-3002 : Step(628): len = 10695.9, overlap = 25.5
PHY-3002 : Step(629): len = 10617.1, overlap = 25.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.24571e-05
PHY-3002 : Step(630): len = 10926.7, overlap = 25.25
PHY-3002 : Step(631): len = 11151.7, overlap = 24.5
PHY-3002 : Step(632): len = 11233.7, overlap = 23.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000104914
PHY-3002 : Step(633): len = 11610.7, overlap = 21.25
PHY-3002 : Step(634): len = 12291.5, overlap = 21.25
PHY-3002 : Step(635): len = 12455.5, overlap = 20.75
PHY-3002 : Step(636): len = 12441.9, overlap = 20.5
PHY-3002 : Step(637): len = 12430.3, overlap = 20.75
PHY-3002 : Step(638): len = 12414, overlap = 20.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000195787
PHY-3002 : Step(639): len = 12828.8, overlap = 20.75
PHY-3002 : Step(640): len = 13017.7, overlap = 20.25
PHY-3002 : Step(641): len = 13272.4, overlap = 20.5
PHY-3002 : Step(642): len = 13494.4, overlap = 19.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000391573
PHY-3002 : Step(643): len = 13995.6, overlap = 19.25
PHY-3002 : Step(644): len = 14333.9, overlap = 20.25
PHY-3002 : Step(645): len = 14459.8, overlap = 20.75
PHY-3002 : Step(646): len = 14300.4, overlap = 20.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000783147
PHY-3002 : Step(647): len = 14699.6, overlap = 21
PHY-3002 : Step(648): len = 14861.8, overlap = 20.5
PHY-3002 : Step(649): len = 15065.9, overlap = 20
PHY-3002 : Step(650): len = 15133.2, overlap = 20.25
PHY-3002 : Step(651): len = 15168.7, overlap = 19.75
PHY-3002 : Step(652): len = 15201.2, overlap = 19
PHY-3002 : Step(653): len = 15175.3, overlap = 18.5
PHY-3002 : Step(654): len = 15137.7, overlap = 18.25
PHY-3002 : Step(655): len = 15079.4, overlap = 17.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00156629
PHY-3002 : Step(656): len = 15433.1, overlap = 18
PHY-3002 : Step(657): len = 15636.6, overlap = 18
PHY-3002 : Step(658): len = 15719, overlap = 18.25
PHY-3002 : Step(659): len = 15651.9, overlap = 18
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00313259
PHY-3002 : Step(660): len = 15886, overlap = 17.25
PHY-3002 : Step(661): len = 16043.1, overlap = 17.25
PHY-3002 : Step(662): len = 16098.5, overlap = 17
PHY-3002 : Step(663): len = 16106.5, overlap = 17
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021959s wall, 0.000000s user + 0.031200s system = 0.031200s CPU (142.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926071
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00212427
PHY-3002 : Step(664): len = 17029, overlap = 4.25
PHY-3002 : Step(665): len = 16894.4, overlap = 4.5
PHY-3002 : Step(666): len = 16893, overlap = 4.75
PHY-3002 : Step(667): len = 16810.7, overlap = 6.25
PHY-3002 : Step(668): len = 16711, overlap = 6.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00422702
PHY-3002 : Step(669): len = 16817.5, overlap = 6.5
PHY-3002 : Step(670): len = 16882.2, overlap = 6.25
PHY-3002 : Step(671): len = 16876, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00845404
PHY-3002 : Step(672): len = 16927.9, overlap = 5.75
PHY-3002 : Step(673): len = 16977.8, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003124s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16964.1, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 16990.1, Over = 0
RUN-1003 : finish command "place" in  1.091584s wall, 1.326008s user + 0.624004s system = 1.950012s CPU (178.6%)

RUN-1004 : used memory is 219 MB, reserved memory is 193 MB, peak memory is 293 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 206 to 185
PHY-1001 : Pin misalignment score is improved from 185 to 184
PHY-1001 : Pin misalignment score is improved from 184 to 184
PHY-1001 : Pin local connectivity score is improved from 11 to 0
PHY-1001 : Pin misalignment score is improved from 189 to 189
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.185309s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (109.4%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 327 instances
RUN-1001 : 153 mslices, 123 lslices, 43 pads, 2 brams, 0 dsps
RUN-1001 : There are total 550 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 94 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20776, over cnt = 48(0%), over = 68, worst = 3
PHY-1002 : len = 20960, over cnt = 16(0%), over = 20, worst = 3
PHY-1002 : len = 21000, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 21224, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1863, tnet num: 548, tinst num: 325, tnode num: 2130, tedge num: 3067.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 548 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 138 clock pins, and constraint 267 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.144650s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (107.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.076298s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (102.2%)

PHY-1002 : len = 4160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.623686s wall, 0.624004s user + 0.000000s system = 0.624004s CPU (100.1%)

PHY-1002 : len = 20328, over cnt = 59(0%), over = 63, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.354515s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (96.8%)

PHY-1002 : len = 19720, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.121336s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (115.7%)

PHY-1002 : len = 19664, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.049129s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (95.3%)

PHY-1002 : len = 19656, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.047204s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (99.1%)

PHY-1002 : len = 19656, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.031929s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (97.7%)

PHY-1002 : len = 19672, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.037662s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (82.8%)

PHY-1002 : len = 19672, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.012902s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (241.8%)

PHY-1002 : len = 19672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.237873s wall, 0.358802s user + 0.015600s system = 0.374402s CPU (157.4%)

PHY-1002 : len = 37640, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 37640
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.256646s wall, 2.402415s user + 0.078001s system = 2.480416s CPU (109.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.632523s wall, 2.839218s user + 0.078001s system = 2.917219s CPU (110.8%)

RUN-1004 : used memory is 209 MB, reserved memory is 180 MB, peak memory is 295 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Utilization Statistics
#lut                  550   out of   1520   36.18%
#reg                  116   out of   1520    7.63%
#le                   550
  #lut only           434   out of    550   78.91%
  #reg only             0   out of    550    0.00%
  #lut&reg            116   out of    550   21.09%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   43   out of     75   57.33%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 327
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 550, pip num: 3810
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 414 valid insts, and 13637 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.025966s wall, 3.120020s user + 0.015600s system = 3.135620s CPU (305.6%)

RUN-1004 : used memory is 215 MB, reserved memory is 186 MB, peak memory is 295 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.956522s wall, 0.093601s user + 0.046800s system = 0.140401s CPU (7.2%)

RUN-1004 : used memory is 243 MB, reserved memory is 213 MB, peak memory is 295 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.150765s wall, 0.670804s user + 0.093601s system = 0.764405s CPU (24.3%)

RUN-1004 : used memory is 209 MB, reserved memory is 179 MB, peak memory is 295 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_Re' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(95)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-5007 WARNING: net 'i8080Data[7]' does not have a driver in source/LCD8080Ctrl.v(52)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "J80_Re" in source/LCD8080Ctrl.v(12)
SYN-5014 WARNING: the net's pin: pin "J80_Re" in source/LCD8080Ctrl.v(12)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[0]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[0]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[1]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[1]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[2]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[2]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[3]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[3]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[4]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[4]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[5]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[5]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[6]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[6]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[7]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[7]" in source/LCD8080Ctrl.v(82)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 45 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 579/38 useful/useless nets, 441/34 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 44 distributor mux.
SYN-1016 : Merged 102 instances.
SYN-1015 : Optimize round 1, 229 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 541/12 useful/useless nets, 404/49 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 54 better
SYN-1014 : Optimize round 3
SYN-1032 : 541/0 useful/useless nets, 404/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Gate Statistics
#Basic gates          218
  #and                 39
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               0
  #MX21                43
  #FADD                 0
  #DFF                119
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               9
#MACRO_MUX            150

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |99     |119    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RD  LOCATION = P15; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 43 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 585/10 useful/useless nets, 450/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 584/0 useful/useless nets, 449/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 715/0 useful/useless nets, 580/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 113 better
SYN-2501 : Optimize round 2
SYN-1032 : 711/0 useful/useless nets, 576/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1117/0 useful/useless nets, 982/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 175 (3.07), #lev = 5 (3.27)
SYN-3001 : Mapper mapped 388 instances into 181 LUTs, name keeping = 83%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 905/0 useful/useless nets, 770/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 116 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 181 LUT to BLE ...
SYN-4008 : Packed 181 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1 nodes)...
SYN-4004 : #1: Packed 1 SEQ (0 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 65 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 181/417 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Utilization Statistics
#lut                  553   out of   1520   36.38%
#reg                  116   out of   1520    7.63%
#le                   553
  #lut only           437   out of    553   79.02%
  #reg only             0   out of    553    0.00%
  #lut&reg            116   out of    553   20.98%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   43   out of     75   57.33%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |553   |553   |116   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 329 instances
RUN-1001 : 153 mslices, 125 lslices, 43 pads, 2 brams, 0 dsps
RUN-1001 : There are total 553 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 36 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 327 instances, 278 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1878, tnet num: 551, tinst num: 327, tnode num: 2145, tedge num: 3091.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 551 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 138 clock pins, and constraint 267 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.068538s wall, 0.093601s user + 0.015600s system = 0.109201s CPU (159.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 63905.6
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.925536
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(674): len = 38305.2, overlap = 2.25
PHY-3002 : Step(675): len = 25375.7, overlap = 2.25
PHY-3002 : Step(676): len = 18894.7, overlap = 8
PHY-3002 : Step(677): len = 14376.8, overlap = 9.5
PHY-3002 : Step(678): len = 11793.5, overlap = 10.75
PHY-3002 : Step(679): len = 10294.9, overlap = 12.5
PHY-3002 : Step(680): len = 9606.9, overlap = 12.75
PHY-3002 : Step(681): len = 9505.8, overlap = 13.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.27516e-05
PHY-3002 : Step(682): len = 9708.1, overlap = 13
PHY-3002 : Step(683): len = 9992.8, overlap = 10.75
PHY-3002 : Step(684): len = 10056.5, overlap = 10.25
PHY-3002 : Step(685): len = 9840.1, overlap = 12.25
PHY-3002 : Step(686): len = 9432.8, overlap = 12.25
PHY-3002 : Step(687): len = 9453, overlap = 8.75
PHY-3002 : Step(688): len = 9435.3, overlap = 6.25
PHY-3002 : Step(689): len = 9196.4, overlap = 8
PHY-3002 : Step(690): len = 9067.5, overlap = 8
PHY-3002 : Step(691): len = 9037.6, overlap = 8
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.55031e-05
PHY-3002 : Step(692): len = 9245.9, overlap = 8
PHY-3002 : Step(693): len = 9378.3, overlap = 5.25
PHY-3002 : Step(694): len = 9378.3, overlap = 5.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000131006
PHY-3002 : Step(695): len = 9486.8, overlap = 4.75
PHY-3002 : Step(696): len = 9517.4, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002056s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.925536
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.88092e-06
PHY-3002 : Step(697): len = 9991.1, overlap = 7.75
PHY-3002 : Step(698): len = 9960.2, overlap = 7.5
PHY-3002 : Step(699): len = 9835.6, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.76184e-06
PHY-3002 : Step(700): len = 9785.9, overlap = 7.75
PHY-3002 : Step(701): len = 9785.9, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.15237e-05
PHY-3002 : Step(702): len = 9802.7, overlap = 7.75
PHY-3002 : Step(703): len = 9802.7, overlap = 7.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.925536
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.36696e-06
PHY-3002 : Step(704): len = 9784, overlap = 27.5
PHY-3002 : Step(705): len = 9784, overlap = 27.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.87339e-05
PHY-3002 : Step(706): len = 9908.1, overlap = 27
PHY-3002 : Step(707): len = 9947.9, overlap = 26.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.74678e-05
PHY-3002 : Step(708): len = 10327.8, overlap = 25.5
PHY-3002 : Step(709): len = 10518.7, overlap = 25
PHY-3002 : Step(710): len = 11076.4, overlap = 24
PHY-3002 : Step(711): len = 10925, overlap = 24.25
PHY-3002 : Step(712): len = 10896.5, overlap = 24
PHY-3002 : Step(713): len = 10810.1, overlap = 24.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.51225e-05
PHY-3002 : Step(714): len = 11212.2, overlap = 23.5
PHY-3002 : Step(715): len = 11344.2, overlap = 23
PHY-3002 : Step(716): len = 11603.3, overlap = 22.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000130245
PHY-3002 : Step(717): len = 12153.3, overlap = 22.25
PHY-3002 : Step(718): len = 12592.2, overlap = 22
PHY-3002 : Step(719): len = 12710.8, overlap = 21
PHY-3002 : Step(720): len = 12673.5, overlap = 20.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000245803
PHY-3002 : Step(721): len = 13278.3, overlap = 20.25
PHY-3002 : Step(722): len = 13625.4, overlap = 21
PHY-3002 : Step(723): len = 13919.7, overlap = 19.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000491606
PHY-3002 : Step(724): len = 14196.9, overlap = 19.75
PHY-3002 : Step(725): len = 14578, overlap = 19
PHY-3002 : Step(726): len = 14998.9, overlap = 17.25
PHY-3002 : Step(727): len = 14991, overlap = 16.5
PHY-3002 : Step(728): len = 14931.7, overlap = 17.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017932s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (174.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.925536
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0005864
PHY-3002 : Step(729): len = 16724.6, overlap = 7.5
PHY-3002 : Step(730): len = 16455.4, overlap = 8.5
PHY-3002 : Step(731): len = 16499.3, overlap = 8.25
PHY-3002 : Step(732): len = 16568.1, overlap = 8.5
PHY-3002 : Step(733): len = 16601.4, overlap = 9
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0011728
PHY-3002 : Step(734): len = 16781.4, overlap = 8.25
PHY-3002 : Step(735): len = 16894.6, overlap = 8
PHY-3002 : Step(736): len = 16878.9, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0023456
PHY-3002 : Step(737): len = 17011.4, overlap = 6.75
PHY-3002 : Step(738): len = 17106.4, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003448s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17377.2, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0.
PHY-3001 : Final: Len = 17407.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 210 to 186
PHY-1001 : Pin misalignment score is improved from 186 to 181
PHY-1001 : Pin misalignment score is improved from 181 to 181
PHY-1001 : Pin local connectivity score is improved from 10 to 0
PHY-1001 : Pin misalignment score is improved from 185 to 185
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.193252s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (104.9%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 329 instances
RUN-1001 : 153 mslices, 125 lslices, 43 pads, 2 brams, 0 dsps
RUN-1001 : There are total 553 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 36 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20376, over cnt = 45(0%), over = 64, worst = 3
PHY-1002 : len = 20552, over cnt = 16(0%), over = 19, worst = 3
PHY-1002 : len = 20616, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 20784, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 20784, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 20784, over cnt = 1(0%), over = 1, worst = 1
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1878, tnet num: 551, tinst num: 327, tnode num: 2145, tedge num: 3091.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 551 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 138 clock pins, and constraint 267 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.151452s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (123.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.077624s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (100.5%)

PHY-1002 : len = 4400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.522500s wall, 0.530403s user + 0.000000s system = 0.530403s CPU (101.5%)

PHY-1002 : len = 18888, over cnt = 51(0%), over = 55, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.391869s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (99.5%)

PHY-1002 : len = 18464, over cnt = 12(0%), over = 13, worst = 2
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.088943s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (105.2%)

PHY-1002 : len = 18440, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.096172s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (97.3%)

PHY-1002 : len = 18424, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.116518s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (107.1%)

PHY-1002 : len = 18400, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.064706s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (96.4%)

PHY-1002 : len = 18376, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.023868s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (130.7%)

PHY-1002 : len = 18376, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.014559s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (107.2%)

PHY-1002 : len = 18376, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.015628s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (99.8%)

PHY-1002 : len = 18376, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 9 =====
PHY-1001 :  0.015992s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (97.6%)

PHY-1002 : len = 18376, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 10 =====
PHY-1001 :  0.017992s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (86.7%)

PHY-1002 : len = 18384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.290661s wall, 0.421203s user + 0.062400s system = 0.483603s CPU (166.4%)

PHY-1002 : len = 38528, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 38528
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.364834s wall, 2.449216s user + 0.140401s system = 2.589617s CPU (109.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.754284s wall, 2.886019s user + 0.156001s system = 3.042019s CPU (110.4%)

RUN-1004 : used memory is 207 MB, reserved memory is 177 MB, peak memory is 295 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Utilization Statistics
#lut                  553   out of   1520   36.38%
#reg                  116   out of   1520    7.63%
#le                   553
  #lut only           437   out of    553   79.02%
  #reg only             0   out of    553    0.00%
  #lut&reg            116   out of    553   20.98%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   43   out of     75   57.33%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 329
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 553, pip num: 3855
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 392 valid insts, and 13782 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.071550s wall, 3.120020s user + 0.015600s system = 3.135620s CPU (292.6%)

RUN-1004 : used memory is 213 MB, reserved memory is 184 MB, peak memory is 295 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  2.020130s wall, 0.265202s user + 0.015600s system = 0.280802s CPU (13.9%)

RUN-1004 : used memory is 241 MB, reserved memory is 211 MB, peak memory is 295 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.189315s wall, 0.811205s user + 0.062400s system = 0.873606s CPU (27.4%)

RUN-1004 : used memory is 210 MB, reserved memory is 180 MB, peak memory is 295 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_Re' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(95)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-5007 WARNING: net 'i8080Data[7]' does not have a driver in source/LCD8080Ctrl.v(52)
HDL-5007 WARNING: net 'i8080We' does not have a driver in source/LCD8080Ctrl.v(54)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "J80_Re" in source/LCD8080Ctrl.v(12)
SYN-5014 WARNING: the net's pin: pin "J80_Re" in source/LCD8080Ctrl.v(12)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[0]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[0]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[1]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[1]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[2]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[2]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[3]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[3]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[4]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[4]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[5]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[5]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[6]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[6]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080Data[7]" in source/LCD8080Ctrl.v(52)
SYN-5014 WARNING: the net's pin: pin "i1[7]" in source/LCD8080Ctrl.v(82)
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "i8080We" in source/LCD8080Ctrl.v(54)
SYN-5014 WARNING: the net's pin: pin "i1" in source/LCD8080Ctrl.v(83)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 45 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 573/32 useful/useless nets, 435/28 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 38 distributor mux.
SYN-1016 : Merged 96 instances.
SYN-1015 : Optimize round 1, 208 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 523/18 useful/useless nets, 388/48 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 2, 59 better
SYN-1014 : Optimize round 3
SYN-1032 : 522/1 useful/useless nets, 387/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Gate Statistics
#Basic gates          201
  #and                 32
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               0
  #MX21                38
  #FADD                 0
  #DFF                116
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               7
#MACRO_MUX            152

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |85     |116    |31     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RD  LOCATION = P15; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 41 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 566/12 useful/useless nets, 433/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 565/0 useful/useless nets, 432/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 690/0 useful/useless nets, 557/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 104 better
SYN-2501 : Optimize round 2
SYN-1032 : 689/0 useful/useless nets, 556/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1095/0 useful/useless nets, 962/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 168 (3.01), #lev = 5 (3.32)
SYN-3001 : Mapper mapped 371 instances into 174 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 893/0 useful/useless nets, 760/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 115 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 174 LUT to BLE ...
SYN-4008 : Packed 174 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 59 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 174/408 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Utilization Statistics
#lut                  546   out of   1520   35.92%
#reg                  115   out of   1520    7.57%
#le                   546
  #lut only           431   out of    546   78.94%
  #reg only             0   out of    546    0.00%
  #lut&reg            115   out of    546   21.06%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   41   out of     75   54.67%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |546   |546   |115   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (10 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 322 instances
RUN-1001 : 153 mslices, 121 lslices, 41 pads, 2 brams, 0 dsps
RUN-1001 : There are total 541 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 86 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 320 instances, 274 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1822, tnet num: 539, tinst num: 320, tnode num: 2077, tedge num: 3005.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 539 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 132 clock pins, and constraint 255 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.052512s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (118.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 59682
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(739): len = 36085.3, overlap = 4.5
PHY-3002 : Step(740): len = 23068.1, overlap = 4.5
PHY-3002 : Step(741): len = 16430.1, overlap = 7.25
PHY-3002 : Step(742): len = 12184.8, overlap = 10
PHY-3002 : Step(743): len = 10598.7, overlap = 11.5
PHY-3002 : Step(744): len = 9613.8, overlap = 13.5
PHY-3002 : Step(745): len = 8890.7, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.28213e-05
PHY-3002 : Step(746): len = 9220.9, overlap = 15.25
PHY-3002 : Step(747): len = 9435.4, overlap = 15.5
PHY-3002 : Step(748): len = 9275.8, overlap = 12.25
PHY-3002 : Step(749): len = 9064.8, overlap = 12.5
PHY-3002 : Step(750): len = 8789.1, overlap = 10
PHY-3002 : Step(751): len = 8919.7, overlap = 10
PHY-3002 : Step(752): len = 8819.4, overlap = 10.5
PHY-3002 : Step(753): len = 8691.1, overlap = 9.5
PHY-3002 : Step(754): len = 8477.5, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.56427e-05
PHY-3002 : Step(755): len = 8689.1, overlap = 9.5
PHY-3002 : Step(756): len = 8764.7, overlap = 7.25
PHY-3002 : Step(757): len = 8783.2, overlap = 7.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000131285
PHY-3002 : Step(758): len = 9013.6, overlap = 7.25
PHY-3002 : Step(759): len = 9064, overlap = 7
PHY-3002 : Step(760): len = 8925.1, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002106s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.9887e-06
PHY-3002 : Step(761): len = 9617.7, overlap = 7.75
PHY-3002 : Step(762): len = 9617.8, overlap = 7.75
PHY-3002 : Step(763): len = 9552.4, overlap = 9.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.9774e-06
PHY-3002 : Step(764): len = 9497.9, overlap = 9.5
PHY-3002 : Step(765): len = 9497.9, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.99548e-05
PHY-3002 : Step(766): len = 9495.3, overlap = 9.5
PHY-3002 : Step(767): len = 9495.7, overlap = 9.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.45901e-05
PHY-3002 : Step(768): len = 9562.2, overlap = 28
PHY-3002 : Step(769): len = 9598.6, overlap = 27.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.91802e-05
PHY-3002 : Step(770): len = 9751.8, overlap = 26.5
PHY-3002 : Step(771): len = 9801.5, overlap = 26.25
PHY-3002 : Step(772): len = 10508.1, overlap = 24.5
PHY-3002 : Step(773): len = 10574.5, overlap = 24.75
PHY-3002 : Step(774): len = 10526.2, overlap = 24.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.83604e-05
PHY-3002 : Step(775): len = 10709.8, overlap = 24.5
PHY-3002 : Step(776): len = 10776.1, overlap = 24.5
PHY-3002 : Step(777): len = 10993.5, overlap = 23.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000116721
PHY-3002 : Step(778): len = 11605.5, overlap = 23.25
PHY-3002 : Step(779): len = 12526.8, overlap = 23.75
PHY-3002 : Step(780): len = 12616.8, overlap = 23.25
PHY-3002 : Step(781): len = 12346.8, overlap = 22.75
PHY-3002 : Step(782): len = 12247.4, overlap = 21.5
PHY-3002 : Step(783): len = 12239.6, overlap = 22
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000189414
PHY-3002 : Step(784): len = 13179.4, overlap = 21.5
PHY-3002 : Step(785): len = 13538.5, overlap = 21
PHY-3002 : Step(786): len = 13623.4, overlap = 20.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000378827
PHY-3002 : Step(787): len = 13856.4, overlap = 20.5
PHY-3002 : Step(788): len = 14036.4, overlap = 20.25
PHY-3002 : Step(789): len = 14094.6, overlap = 21
PHY-3002 : Step(790): len = 14110.3, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016115s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (193.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000574253
PHY-3002 : Step(791): len = 15067.3, overlap = 6
PHY-3002 : Step(792): len = 14913.4, overlap = 7
PHY-3002 : Step(793): len = 14861, overlap = 7.75
PHY-3002 : Step(794): len = 14875.3, overlap = 8.75
PHY-3002 : Step(795): len = 14881.3, overlap = 9.5
PHY-3002 : Step(796): len = 14819.7, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00114851
PHY-3002 : Step(797): len = 14972, overlap = 9.5
PHY-3002 : Step(798): len = 15059.2, overlap = 9.75
PHY-3002 : Step(799): len = 15087.3, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00229701
PHY-3002 : Step(800): len = 15162.8, overlap = 10.25
PHY-3002 : Step(801): len = 15253.6, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002999s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 15295, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2.
PHY-3001 : Final: Len = 15269, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 199 to 183
PHY-1001 : Pin misalignment score is improved from 183 to 180
PHY-1001 : Pin misalignment score is improved from 180 to 180
PHY-1001 : Pin local connectivity score is improved from 8 to 0
PHY-1001 : Pin misalignment score is improved from 183 to 183
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.183657s wall, 0.187201s user + 0.015600s system = 0.202801s CPU (110.4%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 322 instances
RUN-1001 : 153 mslices, 121 lslices, 41 pads, 2 brams, 0 dsps
RUN-1001 : There are total 541 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 86 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 18096, over cnt = 47(0%), over = 59, worst = 4
PHY-1002 : len = 18296, over cnt = 20(0%), over = 22, worst = 2
PHY-1002 : len = 18344, over cnt = 18(0%), over = 18, worst = 1
PHY-1002 : len = 18568, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1822, tnet num: 539, tinst num: 320, tnode num: 2077, tedge num: 3005.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 539 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 132 clock pins, and constraint 255 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.157421s wall, 0.187201s user + 0.015600s system = 0.202801s CPU (128.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.026636s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (175.7%)

PHY-1002 : len = 3696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.483460s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (96.8%)

PHY-1002 : len = 15960, over cnt = 41(0%), over = 43, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.307467s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (96.4%)

PHY-1002 : len = 15512, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.139612s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (111.7%)

PHY-1002 : len = 15496, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.043747s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (71.3%)

PHY-1002 : len = 15496, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.044751s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (139.4%)

PHY-1002 : len = 15496, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.027694s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (169.0%)

PHY-1002 : len = 15496, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.021485s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (145.2%)

PHY-1002 : len = 15496, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.021399s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (72.9%)

PHY-1002 : len = 15496, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.013556s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (115.1%)

PHY-1002 : len = 15496, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 9 =====
PHY-1001 :  0.022374s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (209.2%)

PHY-1002 : len = 15520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.251949s wall, 0.327602s user + 0.046800s system = 0.374402s CPU (148.6%)

PHY-1002 : len = 33016, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33016
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.045707s wall, 2.168414s user + 0.156001s system = 2.324415s CPU (113.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.431242s wall, 2.589617s user + 0.187201s system = 2.776818s CPU (114.2%)

RUN-1004 : used memory is 209 MB, reserved memory is 178 MB, peak memory is 297 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Utilization Statistics
#lut                  546   out of   1520   35.92%
#reg                  115   out of   1520    7.57%
#le                   546
  #lut only           431   out of    546   78.94%
  #reg only             0   out of    546    0.00%
  #lut&reg            115   out of    546   21.06%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   41   out of     75   54.67%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 322
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 541, pip num: 3550
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 389 valid insts, and 13106 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.152707s wall, 3.104420s user + 0.046800s system = 3.151220s CPU (273.4%)

RUN-1004 : used memory is 215 MB, reserved memory is 185 MB, peak memory is 297 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.982063s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (10.2%)

RUN-1004 : used memory is 243 MB, reserved memory is 214 MB, peak memory is 297 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.161819s wall, 0.764405s user + 0.031200s system = 0.795605s CPU (25.2%)

RUN-1004 : used memory is 210 MB, reserved memory is 180 MB, peak memory is 297 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_Re' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(95)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "J80_Re" in source/LCD8080Ctrl.v(12)
SYN-5014 WARNING: the net's pin: pin "J80_Re" in source/LCD8080Ctrl.v(12)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 586/32 useful/useless nets, 448/28 useful/useless insts
SYN-1019 : Optimized 11 mux instances.
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 39 distributor mux.
SYN-1016 : Merged 96 instances.
SYN-1015 : Optimize round 1, 214 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 526/24 useful/useless nets, 388/56 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 2, 68 better
SYN-1014 : Optimize round 3
SYN-1032 : 522/1 useful/useless nets, 387/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Gate Statistics
#Basic gates          201
  #and                 32
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               0
  #MX21                38
  #FADD                 0
  #DFF                116
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               7
#MACRO_MUX            152

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |85     |116    |31     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RD  LOCATION = P15; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 41 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 566/12 useful/useless nets, 433/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 565/0 useful/useless nets, 432/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 690/0 useful/useless nets, 557/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 104 better
SYN-2501 : Optimize round 2
SYN-1032 : 689/0 useful/useless nets, 556/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1095/0 useful/useless nets, 962/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 168 (3.01), #lev = 5 (3.32)
SYN-3001 : Mapper mapped 371 instances into 174 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 893/0 useful/useless nets, 760/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 115 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 174 LUT to BLE ...
SYN-4008 : Packed 174 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 59 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 174/408 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Utilization Statistics
#lut                  546   out of   1520   35.92%
#reg                  115   out of   1520    7.57%
#le                   546
  #lut only           431   out of    546   78.94%
  #reg only             0   out of    546    0.00%
  #lut&reg            115   out of    546   21.06%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   41   out of     75   54.67%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |546   |546   |115   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (10 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 322 instances
RUN-1001 : 153 mslices, 121 lslices, 41 pads, 2 brams, 0 dsps
RUN-1001 : There are total 541 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 86 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 320 instances, 274 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1822, tnet num: 539, tinst num: 320, tnode num: 2077, tedge num: 3005.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 539 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 132 clock pins, and constraint 255 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.056785s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (109.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 59682
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(802): len = 36085.3, overlap = 4.5
PHY-3002 : Step(803): len = 23068.1, overlap = 4.5
PHY-3002 : Step(804): len = 16430.1, overlap = 7.25
PHY-3002 : Step(805): len = 12184.8, overlap = 10
PHY-3002 : Step(806): len = 10598.7, overlap = 11.5
PHY-3002 : Step(807): len = 9613.8, overlap = 13.5
PHY-3002 : Step(808): len = 8890.7, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.28213e-05
PHY-3002 : Step(809): len = 9220.9, overlap = 15.25
PHY-3002 : Step(810): len = 9435.4, overlap = 15.5
PHY-3002 : Step(811): len = 9275.8, overlap = 12.25
PHY-3002 : Step(812): len = 9064.8, overlap = 12.5
PHY-3002 : Step(813): len = 8789.1, overlap = 10
PHY-3002 : Step(814): len = 8919.7, overlap = 10
PHY-3002 : Step(815): len = 8819.4, overlap = 10.5
PHY-3002 : Step(816): len = 8691.1, overlap = 9.5
PHY-3002 : Step(817): len = 8477.5, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.56427e-05
PHY-3002 : Step(818): len = 8689.1, overlap = 9.5
PHY-3002 : Step(819): len = 8764.7, overlap = 7.25
PHY-3002 : Step(820): len = 8783.2, overlap = 7.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000131285
PHY-3002 : Step(821): len = 9013.6, overlap = 7.25
PHY-3002 : Step(822): len = 9064, overlap = 7
PHY-3002 : Step(823): len = 8925.1, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002357s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.9887e-06
PHY-3002 : Step(824): len = 9617.7, overlap = 7.75
PHY-3002 : Step(825): len = 9617.8, overlap = 7.75
PHY-3002 : Step(826): len = 9552.4, overlap = 9.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.9774e-06
PHY-3002 : Step(827): len = 9497.9, overlap = 9.5
PHY-3002 : Step(828): len = 9497.9, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.99548e-05
PHY-3002 : Step(829): len = 9495.3, overlap = 9.5
PHY-3002 : Step(830): len = 9495.7, overlap = 9.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.45901e-05
PHY-3002 : Step(831): len = 9562.2, overlap = 28
PHY-3002 : Step(832): len = 9598.6, overlap = 27.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.91802e-05
PHY-3002 : Step(833): len = 9751.8, overlap = 26.5
PHY-3002 : Step(834): len = 9801.5, overlap = 26.25
PHY-3002 : Step(835): len = 10508.1, overlap = 24.5
PHY-3002 : Step(836): len = 10574.5, overlap = 24.75
PHY-3002 : Step(837): len = 10526.2, overlap = 24.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.83604e-05
PHY-3002 : Step(838): len = 10709.8, overlap = 24.5
PHY-3002 : Step(839): len = 10776.1, overlap = 24.5
PHY-3002 : Step(840): len = 10993.5, overlap = 23.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000116721
PHY-3002 : Step(841): len = 11605.5, overlap = 23.25
PHY-3002 : Step(842): len = 12526.8, overlap = 23.75
PHY-3002 : Step(843): len = 12616.8, overlap = 23.25
PHY-3002 : Step(844): len = 12346.8, overlap = 22.75
PHY-3002 : Step(845): len = 12247.4, overlap = 21.5
PHY-3002 : Step(846): len = 12239.6, overlap = 22
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000189414
PHY-3002 : Step(847): len = 13179.4, overlap = 21.5
PHY-3002 : Step(848): len = 13538.5, overlap = 21
PHY-3002 : Step(849): len = 13623.4, overlap = 20.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000378827
PHY-3002 : Step(850): len = 13856.4, overlap = 20.5
PHY-3002 : Step(851): len = 14036.4, overlap = 20.25
PHY-3002 : Step(852): len = 14094.6, overlap = 21
PHY-3002 : Step(853): len = 14110.3, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014664s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (106.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000574253
PHY-3002 : Step(854): len = 15067.3, overlap = 6
PHY-3002 : Step(855): len = 14913.4, overlap = 7
PHY-3002 : Step(856): len = 14861, overlap = 7.75
PHY-3002 : Step(857): len = 14875.3, overlap = 8.75
PHY-3002 : Step(858): len = 14881.3, overlap = 9.5
PHY-3002 : Step(859): len = 14819.7, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00114851
PHY-3002 : Step(860): len = 14972, overlap = 9.5
PHY-3002 : Step(861): len = 15059.2, overlap = 9.75
PHY-3002 : Step(862): len = 15087.3, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00229701
PHY-3002 : Step(863): len = 15162.8, overlap = 10.25
PHY-3002 : Step(864): len = 15253.6, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003233s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 15295, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2.
PHY-3001 : Final: Len = 15269, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 199 to 183
PHY-1001 : Pin misalignment score is improved from 183 to 180
PHY-1001 : Pin misalignment score is improved from 180 to 180
PHY-1001 : Pin local connectivity score is improved from 8 to 0
PHY-1001 : Pin misalignment score is improved from 183 to 183
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.183401s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (93.6%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 322 instances
RUN-1001 : 153 mslices, 121 lslices, 41 pads, 2 brams, 0 dsps
RUN-1001 : There are total 541 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 86 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 18096, over cnt = 47(0%), over = 59, worst = 4
PHY-1002 : len = 18296, over cnt = 20(0%), over = 22, worst = 2
PHY-1002 : len = 18344, over cnt = 18(0%), over = 18, worst = 1
PHY-1002 : len = 18568, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1822, tnet num: 539, tinst num: 320, tnode num: 2077, tedge num: 3005.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 539 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 132 clock pins, and constraint 255 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.140250s wall, 0.140401s user + 0.015600s system = 0.156001s CPU (111.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.028522s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (109.4%)

PHY-1002 : len = 3696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.485777s wall, 0.499203s user + 0.000000s system = 0.499203s CPU (102.8%)

PHY-1002 : len = 15960, over cnt = 41(0%), over = 43, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.314332s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (99.3%)

PHY-1002 : len = 15512, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.172894s wall, 0.187201s user + 0.015600s system = 0.202801s CPU (117.3%)

PHY-1002 : len = 15496, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.045287s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (68.9%)

PHY-1002 : len = 15496, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.047028s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (99.5%)

PHY-1002 : len = 15496, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.043707s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (142.8%)

PHY-1002 : len = 15496, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.014124s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (220.9%)

PHY-1002 : len = 15496, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.015013s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (207.8%)

PHY-1002 : len = 15496, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.015582s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (100.1%)

PHY-1002 : len = 15496, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 9 =====
PHY-1001 :  0.017088s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (91.3%)

PHY-1002 : len = 15520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.297283s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (120.7%)

PHY-1002 : len = 33016, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33016
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.182826s wall, 2.262014s user + 0.078001s system = 2.340015s CPU (107.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.552411s wall, 2.636417s user + 0.124801s system = 2.761218s CPU (108.2%)

RUN-1004 : used memory is 211 MB, reserved memory is 182 MB, peak memory is 298 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Utilization Statistics
#lut                  546   out of   1520   35.92%
#reg                  115   out of   1520    7.57%
#le                   546
  #lut only           431   out of    546   78.94%
  #reg only             0   out of    546    0.00%
  #lut&reg            115   out of    546   21.06%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   41   out of     75   54.67%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 322
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 541, pip num: 3550
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 389 valid insts, and 13106 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.124777s wall, 3.088820s user + 0.031200s system = 3.120020s CPU (277.4%)

RUN-1004 : used memory is 216 MB, reserved memory is 187 MB, peak memory is 298 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.926072s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (7.3%)

RUN-1004 : used memory is 244 MB, reserved memory is 215 MB, peak memory is 298 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.088602s wall, 0.670804s user + 0.015600s system = 0.686404s CPU (22.2%)

RUN-1004 : used memory is 212 MB, reserved memory is 182 MB, peak memory is 298 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_Re' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(95)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "J80_Re" in source/LCD8080Ctrl.v(12)
SYN-5014 WARNING: the net's pin: pin "J80_Re" in source/LCD8080Ctrl.v(12)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 586/32 useful/useless nets, 448/28 useful/useless insts
SYN-1019 : Optimized 11 mux instances.
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 39 distributor mux.
SYN-1016 : Merged 96 instances.
SYN-1015 : Optimize round 1, 214 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 526/24 useful/useless nets, 388/56 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 2, 68 better
SYN-1014 : Optimize round 3
SYN-1032 : 522/1 useful/useless nets, 387/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Gate Statistics
#Basic gates          201
  #and                 32
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               0
  #MX21                38
  #FADD                 0
  #DFF                116
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               7
#MACRO_MUX            152

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |85     |116    |31     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RD  LOCATION = P15; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 41 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 566/12 useful/useless nets, 433/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 565/0 useful/useless nets, 432/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 690/0 useful/useless nets, 557/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2501 : Optimize round 1, 104 better
SYN-2501 : Optimize round 2
SYN-1032 : 689/0 useful/useless nets, 556/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1095/0 useful/useless nets, 962/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 168 (3.01), #lev = 5 (3.32)
SYN-3001 : Mapper mapped 371 instances into 174 LUTs, name keeping = 84%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 893/0 useful/useless nets, 760/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 115 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 174 LUT to BLE ...
SYN-4008 : Packed 174 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (0 nodes)...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 59 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 174/408 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Utilization Statistics
#lut                  546   out of   1520   35.92%
#reg                  115   out of   1520    7.57%
#le                   546
  #lut only           431   out of    546   78.94%
  #reg only             0   out of    546    0.00%
  #lut&reg            115   out of    546   21.06%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   41   out of     75   54.67%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |546   |546   |115   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (10 clock/control pins, 1 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
RUN-1001 : There are total 322 instances
RUN-1001 : 153 mslices, 121 lslices, 41 pads, 2 brams, 0 dsps
RUN-1001 : There are total 541 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 86 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 320 instances, 274 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1822, tnet num: 539, tinst num: 320, tnode num: 2077, tedge num: 3005.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 539 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 132 clock pins, and constraint 255 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.053767s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (116.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 59682
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(865): len = 36085.3, overlap = 4.5
PHY-3002 : Step(866): len = 23068.1, overlap = 4.5
PHY-3002 : Step(867): len = 16430.1, overlap = 7.25
PHY-3002 : Step(868): len = 12184.8, overlap = 10
PHY-3002 : Step(869): len = 10598.7, overlap = 11.5
PHY-3002 : Step(870): len = 9613.8, overlap = 13.5
PHY-3002 : Step(871): len = 8890.7, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.28213e-05
PHY-3002 : Step(872): len = 9220.9, overlap = 15.25
PHY-3002 : Step(873): len = 9435.4, overlap = 15.5
PHY-3002 : Step(874): len = 9275.8, overlap = 12.25
PHY-3002 : Step(875): len = 9064.8, overlap = 12.5
PHY-3002 : Step(876): len = 8789.1, overlap = 10
PHY-3002 : Step(877): len = 8919.7, overlap = 10
PHY-3002 : Step(878): len = 8819.4, overlap = 10.5
PHY-3002 : Step(879): len = 8691.1, overlap = 9.5
PHY-3002 : Step(880): len = 8477.5, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.56427e-05
PHY-3002 : Step(881): len = 8689.1, overlap = 9.5
PHY-3002 : Step(882): len = 8764.7, overlap = 7.25
PHY-3002 : Step(883): len = 8783.2, overlap = 7.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000131285
PHY-3002 : Step(884): len = 9013.6, overlap = 7.25
PHY-3002 : Step(885): len = 9064, overlap = 7
PHY-3002 : Step(886): len = 8925.1, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002655s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.9887e-06
PHY-3002 : Step(887): len = 9617.7, overlap = 7.75
PHY-3002 : Step(888): len = 9617.8, overlap = 7.75
PHY-3002 : Step(889): len = 9552.4, overlap = 9.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.9774e-06
PHY-3002 : Step(890): len = 9497.9, overlap = 9.5
PHY-3002 : Step(891): len = 9497.9, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.99548e-05
PHY-3002 : Step(892): len = 9495.3, overlap = 9.5
PHY-3002 : Step(893): len = 9495.7, overlap = 9.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.45901e-05
PHY-3002 : Step(894): len = 9562.2, overlap = 28
PHY-3002 : Step(895): len = 9598.6, overlap = 27.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.91802e-05
PHY-3002 : Step(896): len = 9751.8, overlap = 26.5
PHY-3002 : Step(897): len = 9801.5, overlap = 26.25
PHY-3002 : Step(898): len = 10508.1, overlap = 24.5
PHY-3002 : Step(899): len = 10574.5, overlap = 24.75
PHY-3002 : Step(900): len = 10526.2, overlap = 24.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.83604e-05
PHY-3002 : Step(901): len = 10709.8, overlap = 24.5
PHY-3002 : Step(902): len = 10776.1, overlap = 24.5
PHY-3002 : Step(903): len = 10993.5, overlap = 23.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000116721
PHY-3002 : Step(904): len = 11605.5, overlap = 23.25
PHY-3002 : Step(905): len = 12526.8, overlap = 23.75
PHY-3002 : Step(906): len = 12616.8, overlap = 23.25
PHY-3002 : Step(907): len = 12346.8, overlap = 22.75
PHY-3002 : Step(908): len = 12247.4, overlap = 21.5
PHY-3002 : Step(909): len = 12239.6, overlap = 22
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000189414
PHY-3002 : Step(910): len = 13179.4, overlap = 21.5
PHY-3002 : Step(911): len = 13538.5, overlap = 21
PHY-3002 : Step(912): len = 13623.4, overlap = 20.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000378827
PHY-3002 : Step(913): len = 13856.4, overlap = 20.5
PHY-3002 : Step(914): len = 14036.4, overlap = 20.25
PHY-3002 : Step(915): len = 14094.6, overlap = 21
PHY-3002 : Step(916): len = 14110.3, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013762s wall, 0.000000s user + 0.031200s system = 0.031200s CPU (226.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.926607
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000574253
PHY-3002 : Step(917): len = 15067.3, overlap = 6
PHY-3002 : Step(918): len = 14913.4, overlap = 7
PHY-3002 : Step(919): len = 14861, overlap = 7.75
PHY-3002 : Step(920): len = 14875.3, overlap = 8.75
PHY-3002 : Step(921): len = 14881.3, overlap = 9.5
PHY-3002 : Step(922): len = 14819.7, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00114851
PHY-3002 : Step(923): len = 14972, overlap = 9.5
PHY-3002 : Step(924): len = 15059.2, overlap = 9.75
PHY-3002 : Step(925): len = 15087.3, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00229701
PHY-3002 : Step(926): len = 15162.8, overlap = 10.25
PHY-3002 : Step(927): len = 15253.6, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003195s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 15295, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2.
PHY-3001 : Final: Len = 15269, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 199 to 183
PHY-1001 : Pin misalignment score is improved from 183 to 180
PHY-1001 : Pin misalignment score is improved from 180 to 180
PHY-1001 : Pin local connectivity score is improved from 8 to 0
PHY-1001 : Pin misalignment score is improved from 183 to 183
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.186502s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (117.1%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 322 instances
RUN-1001 : 153 mslices, 121 lslices, 41 pads, 2 brams, 0 dsps
RUN-1001 : There are total 541 nets
RUN-1001 : 391 nets have 2 pins
RUN-1001 : 86 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 18096, over cnt = 47(0%), over = 59, worst = 4
PHY-1002 : len = 18296, over cnt = 20(0%), over = 22, worst = 2
PHY-1002 : len = 18344, over cnt = 18(0%), over = 18, worst = 1
PHY-1002 : len = 18568, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1822, tnet num: 539, tinst num: 320, tnode num: 2077, tedge num: 3005.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 539 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 132 clock pins, and constraint 255 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.142661s wall, 0.156001s user + 0.015600s system = 0.171601s CPU (120.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.026555s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (176.2%)

PHY-1002 : len = 3696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.493817s wall, 0.483603s user + 0.000000s system = 0.483603s CPU (97.9%)

PHY-1002 : len = 15960, over cnt = 41(0%), over = 43, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.301669s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (98.3%)

PHY-1002 : len = 15512, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.142626s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (98.4%)

PHY-1002 : len = 15496, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.044506s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (70.1%)

PHY-1002 : len = 15496, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.043360s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (107.9%)

PHY-1002 : len = 15496, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.027694s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (112.7%)

PHY-1002 : len = 15496, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.013338s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (117.0%)

PHY-1002 : len = 15496, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.020260s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (77.0%)

PHY-1002 : len = 15496, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.014327s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (108.9%)

PHY-1002 : len = 15496, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 9 =====
PHY-1001 :  0.016979s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (91.9%)

PHY-1002 : len = 15520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.253800s wall, 0.405603s user + 0.000000s system = 0.405603s CPU (159.8%)

PHY-1002 : len = 33016, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 33016
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.050658s wall, 2.184014s user + 0.046800s system = 2.230814s CPU (108.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.425447s wall, 2.636417s user + 0.078001s system = 2.714417s CPU (111.9%)

RUN-1004 : used memory is 210 MB, reserved memory is 180 MB, peak memory is 299 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Utilization Statistics
#lut                  546   out of   1520   35.92%
#reg                  115   out of   1520    7.57%
#le                   546
  #lut only           431   out of    546   78.94%
  #reg only             0   out of    546    0.00%
  #lut&reg            115   out of    546   21.06%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   41   out of     75   54.67%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 322
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 541, pip num: 3550
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 389 valid insts, and 13106 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.126240s wall, 3.104420s user + 0.031200s system = 3.135620s CPU (278.4%)

RUN-1004 : used memory is 215 MB, reserved memory is 185 MB, peak memory is 299 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.974115s wall, 0.171601s user + 0.046800s system = 0.218401s CPU (11.1%)

RUN-1004 : used memory is 244 MB, reserved memory is 215 MB, peak memory is 299 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.143819s wall, 0.733205s user + 0.109201s system = 0.842405s CPU (26.8%)

RUN-1004 : used memory is 212 MB, reserved memory is 183 MB, peak memory is 299 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-9525 ERROR: Chip validation failed! Please check the connection or type of chip!
GUI-8702 ERROR: Download failed!
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.971384s wall, 0.234002s user + 0.015600s system = 0.249602s CPU (12.7%)

RUN-1004 : used memory is 244 MB, reserved memory is 215 MB, peak memory is 299 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.185320s wall, 0.873606s user + 0.046800s system = 0.920406s CPU (28.9%)

RUN-1004 : used memory is 212 MB, reserved memory is 183 MB, peak memory is 299 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.956847s wall, 0.062400s user + 0.031200s system = 0.093601s CPU (4.8%)

RUN-1004 : used memory is 243 MB, reserved memory is 214 MB, peak memory is 299 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.142576s wall, 0.561604s user + 0.140401s system = 0.702005s CPU (22.3%)

RUN-1004 : used memory is 212 MB, reserved memory is 183 MB, peak memory is 299 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-5007 WARNING: port 'J80_Re' remains unconnected for this instance in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(95)
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-5013 WARNING: Undriven net: model "LCD8080Ctrl" / net "J80_Re" in source/LCD8080Ctrl.v(12)
SYN-5014 WARNING: the net's pin: pin "J80_Re" in source/LCD8080Ctrl.v(12)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 592/38 useful/useless nets, 454/34 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 41 distributor mux.
SYN-1016 : Merged 97 instances.
SYN-1015 : Optimize round 1, 221 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 555/12 useful/useless nets, 417/46 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 51 better
SYN-1014 : Optimize round 3
SYN-1032 : 555/0 useful/useless nets, 417/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Gate Statistics
#Basic gates          213
  #and                 37
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               0
  #MX21                41
  #FADD                 0
  #DFF                119
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               9
#MACRO_MUX            168

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |94     |119    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RD  LOCATION = P15; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 603/8 useful/useless nets, 465/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 602/0 useful/useless nets, 464/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 733/0 useful/useless nets, 595/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 113 better
SYN-2501 : Optimize round 2
SYN-1032 : 729/0 useful/useless nets, 591/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1135/0 useful/useless nets, 997/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 183 (3.15), #lev = 5 (3.29)
SYN-3001 : Mapper mapped 401 instances into 189 LUTs, name keeping = 82%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 918/0 useful/useless nets, 780/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 116 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 189 LUT to BLE ...
SYN-4008 : Packed 189 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1 nodes)...
SYN-4004 : #1: Packed 1 SEQ (0 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 73 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 189/427 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  116   out of   1520    7.63%
#le                   561
  #lut only           445   out of    561   79.32%
  #reg only             0   out of    561    0.00%
  #lut&reg            116   out of    561   20.68%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   45   out of     75   60.00%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |561   |561   |116   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 334 instances
RUN-1001 : 153 mslices, 128 lslices, 45 pads, 2 brams, 0 dsps
RUN-1001 : There are total 567 nets
RUN-1001 : 405 nets have 2 pins
RUN-1001 : 95 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 332 instances, 281 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1932, tnet num: 565, tinst num: 332, tnode num: 2197, tedge num: 3174.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.057065s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (109.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 70362
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(928): len = 45757.2, overlap = 4.5
PHY-3002 : Step(929): len = 31723, overlap = 2.25
PHY-3002 : Step(930): len = 22590.8, overlap = 5.5
PHY-3002 : Step(931): len = 17757.4, overlap = 6
PHY-3002 : Step(932): len = 14084.8, overlap = 9
PHY-3002 : Step(933): len = 12374, overlap = 10
PHY-3002 : Step(934): len = 11152.1, overlap = 12
PHY-3002 : Step(935): len = 10346.1, overlap = 12.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.2291e-05
PHY-3002 : Step(936): len = 10715.5, overlap = 13.25
PHY-3002 : Step(937): len = 10920.9, overlap = 13.25
PHY-3002 : Step(938): len = 11497.3, overlap = 7
PHY-3002 : Step(939): len = 10895.3, overlap = 11
PHY-3002 : Step(940): len = 10438.4, overlap = 9.5
PHY-3002 : Step(941): len = 10461.2, overlap = 9.5
PHY-3002 : Step(942): len = 10396.7, overlap = 9.5
PHY-3002 : Step(943): len = 10333, overlap = 9.5
PHY-3002 : Step(944): len = 10296.8, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.4582e-05
PHY-3002 : Step(945): len = 10446.8, overlap = 9.5
PHY-3002 : Step(946): len = 10512.7, overlap = 7
PHY-3002 : Step(947): len = 10550, overlap = 4.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000129164
PHY-3002 : Step(948): len = 10529.4, overlap = 7.5
PHY-3002 : Step(949): len = 10583.5, overlap = 7.25
PHY-3002 : Step(950): len = 10812.1, overlap = 3.25
PHY-3002 : Step(951): len = 10908.1, overlap = 3.25
PHY-3002 : Step(952): len = 10922, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001935s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.73128e-06
PHY-3002 : Step(953): len = 11213.3, overlap = 7.5
PHY-3002 : Step(954): len = 11178.7, overlap = 7.5
PHY-3002 : Step(955): len = 11100.3, overlap = 7.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.14626e-05
PHY-3002 : Step(956): len = 11081.2, overlap = 7
PHY-3002 : Step(957): len = 11081.2, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.29251e-05
PHY-3002 : Step(958): len = 11095.7, overlap = 7
PHY-3002 : Step(959): len = 11095.7, overlap = 7
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.0308e-05
PHY-3002 : Step(960): len = 11120.6, overlap = 29
PHY-3002 : Step(961): len = 11120.6, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.03758e-05
PHY-3002 : Step(962): len = 11256.8, overlap = 29
PHY-3002 : Step(963): len = 11256.8, overlap = 29
PHY-3002 : Step(964): len = 11266.4, overlap = 29.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.32333e-05
PHY-3002 : Step(965): len = 12068.7, overlap = 28
PHY-3002 : Step(966): len = 12096.9, overlap = 27.75
PHY-3002 : Step(967): len = 12055.2, overlap = 28
PHY-3002 : Step(968): len = 12073.3, overlap = 28
PHY-3002 : Step(969): len = 12089.8, overlap = 27.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.64665e-05
PHY-3002 : Step(970): len = 12531.9, overlap = 27
PHY-3002 : Step(971): len = 12620.8, overlap = 27
PHY-3002 : Step(972): len = 12970.8, overlap = 26.5
PHY-3002 : Step(973): len = 13296.7, overlap = 25.25
PHY-3002 : Step(974): len = 13403.7, overlap = 24.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000132933
PHY-3002 : Step(975): len = 13917.2, overlap = 24.25
PHY-3002 : Step(976): len = 14812.3, overlap = 23.5
PHY-3002 : Step(977): len = 14950.7, overlap = 24
PHY-3002 : Step(978): len = 14749.1, overlap = 24
PHY-3002 : Step(979): len = 14550, overlap = 24.25
PHY-3002 : Step(980): len = 14321.5, overlap = 23
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000229468
PHY-3002 : Step(981): len = 15106.9, overlap = 23.75
PHY-3002 : Step(982): len = 15426.1, overlap = 23.25
PHY-3002 : Step(983): len = 15560.6, overlap = 23
PHY-3002 : Step(984): len = 15467.3, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013833s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (112.8%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000496442
PHY-3002 : Step(985): len = 16922.5, overlap = 7.75
PHY-3002 : Step(986): len = 16676.8, overlap = 9.75
PHY-3002 : Step(987): len = 16670.1, overlap = 10
PHY-3002 : Step(988): len = 16682.6, overlap = 10.75
PHY-3002 : Step(989): len = 16637.7, overlap = 10.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000989901
PHY-3002 : Step(990): len = 16824.8, overlap = 10.5
PHY-3002 : Step(991): len = 16974.9, overlap = 10.75
PHY-3002 : Step(992): len = 17018.1, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0019798
PHY-3002 : Step(993): len = 17144.8, overlap = 10.25
PHY-3002 : Step(994): len = 17261, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003832s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17675.2, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 17667.2, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 217 to 192
PHY-1001 : Pin misalignment score is improved from 192 to 184
PHY-1001 : Pin misalignment score is improved from 184 to 183
PHY-1001 : Pin misalignment score is improved from 183 to 183
PHY-1001 : Pin local connectivity score is improved from 9 to 0
PHY-1001 : Pin misalignment score is improved from 187 to 187
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.240418s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (110.3%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 334 instances
RUN-1001 : 153 mslices, 128 lslices, 45 pads, 2 brams, 0 dsps
RUN-1001 : There are total 567 nets
RUN-1001 : 405 nets have 2 pins
RUN-1001 : 95 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20248, over cnt = 61(0%), over = 98, worst = 6
PHY-1002 : len = 20464, over cnt = 40(0%), over = 53, worst = 3
PHY-1002 : len = 20648, over cnt = 29(0%), over = 32, worst = 2
PHY-1002 : len = 21144, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 21208, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 21208, over cnt = 1(0%), over = 1, worst = 1
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1932, tnet num: 565, tinst num: 332, tnode num: 2197, tedge num: 3174.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.168728s wall, 0.156001s user + 0.015600s system = 0.171601s CPU (101.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.156245s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (99.8%)

PHY-1002 : len = 4408, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.017828s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (87.5%)

PHY-1002 : len = 4480, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.549645s wall, 0.546003s user + 0.031200s system = 0.577204s CPU (105.0%)

PHY-1002 : len = 18616, over cnt = 63(0%), over = 66, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.478067s wall, 0.499203s user + 0.000000s system = 0.499203s CPU (104.4%)

PHY-1002 : len = 18000, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.197558s wall, 0.234002s user + 0.031200s system = 0.265202s CPU (134.2%)

PHY-1002 : len = 17968, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.063364s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (98.5%)

PHY-1002 : len = 17968, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.059823s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (130.4%)

PHY-1002 : len = 17968, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.047114s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (132.4%)

PHY-1002 : len = 17992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 :  0.356226s wall, 0.452403s user + 0.015600s system = 0.468003s CPU (131.4%)

PHY-1002 : len = 39104, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 39104
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.635471s wall, 2.745618s user + 0.202801s system = 2.948419s CPU (111.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.090756s wall, 3.213621s user + 0.218401s system = 3.432022s CPU (111.0%)

RUN-1004 : used memory is 213 MB, reserved memory is 182 MB, peak memory is 300 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               14
  #output              31
  #inout                0

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  116   out of   1520    7.63%
#le                   561
  #lut only           445   out of    561   79.32%
  #reg only             0   out of    561    0.00%
  #lut&reg            116   out of    561   20.68%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   45   out of     75   60.00%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 334
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 567, pip num: 3927
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 375 valid insts, and 14061 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.968539s wall, 0.140401s user + 0.015600s system = 0.156001s CPU (7.9%)

RUN-1004 : used memory is 245 MB, reserved memory is 216 MB, peak memory is 300 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.165948s wall, 0.733205s user + 0.046800s system = 0.780005s CPU (24.6%)

RUN-1004 : used memory is 214 MB, reserved memory is 184 MB, peak memory is 300 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 598/35 useful/useless nets, 461/31 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 42 distributor mux.
SYN-1016 : Merged 98 instances.
SYN-1015 : Optimize round 1, 317 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 429/175 useful/useless nets, 292/79 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 116 better
SYN-1014 : Optimize round 3
SYN-1032 : 429/0 useful/useless nets, 292/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               13
  #output              32
  #inout                0

Gate Statistics
#Basic gates          184
  #and                 39
  #nand                 0
  #or                   1
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               0
  #MX21                 8
  #FADD                 0
  #DFF                120
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               9
#MACRO_MUX             72

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |64     |120    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RD  LOCATION = P15; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RST  LOCATION = P12; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 479/8 useful/useless nets, 342/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 478/0 useful/useless nets, 341/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 608/0 useful/useless nets, 471/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 604/0 useful/useless nets, 467/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1010/0 useful/useless nets, 873/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 88 (3.68), #lev = 4 (2.16)
SYN-3001 : Mapper mapped 276 instances into 93 LUTs, name keeping = 65%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 822/0 useful/useless nets, 685/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 117 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 93 LUT to BLE ...
SYN-4008 : Packed 93 LUT and 19 SEQ to BLE.
SYN-4003 : Packing 98 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (98 nodes)...
SYN-4004 : #1: Packed 34 SEQ (875 nodes)...
SYN-4005 : Packed 34 SEQ with LUT/SLICE
SYN-4006 : 48 single LUT's are left
SYN-4006 : 98 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 157/395 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               13
  #output              32
  #inout                0

Utilization Statistics
#lut                  465   out of   1520   30.59%
#reg                  117   out of   1520    7.70%
#le                   529
  #lut only           412   out of    529   77.88%
  #reg only            64   out of    529   12.10%
  #lut&reg             53   out of    529   10.02%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   45   out of     75   60.00%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |529   |465   |117   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (9 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 319 instances
RUN-1001 : 153 mslices, 113 lslices, 45 pads, 2 brams, 0 dsps
RUN-1001 : There are total 567 nets
RUN-1001 : 406 nets have 2 pins
RUN-1001 : 95 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 317 instances, 266 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1781, tnet num: 565, tinst num: 317, tnode num: 2052, tedge num: 2869.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 142 clock pins, and constraint 271 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.053883s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (144.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 71181
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.928750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(995): len = 48002.2, overlap = 4.5
PHY-3002 : Step(996): len = 31997, overlap = 0
PHY-3002 : Step(997): len = 23459.9, overlap = 4.5
PHY-3002 : Step(998): len = 17934.8, overlap = 2.25
PHY-3002 : Step(999): len = 14281.9, overlap = 4.5
PHY-3002 : Step(1000): len = 12576.5, overlap = 4.5
PHY-3002 : Step(1001): len = 11437.9, overlap = 5
PHY-3002 : Step(1002): len = 10793.6, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.26599e-05
PHY-3002 : Step(1003): len = 10992.4, overlap = 1
PHY-3002 : Step(1004): len = 11316.6, overlap = 1.25
PHY-3002 : Step(1005): len = 11758, overlap = 5.75
PHY-3002 : Step(1006): len = 11096.4, overlap = 1.5
PHY-3002 : Step(1007): len = 10777.9, overlap = 6.25
PHY-3002 : Step(1008): len = 10865.4, overlap = 6.25
PHY-3002 : Step(1009): len = 10733.2, overlap = 1.75
PHY-3002 : Step(1010): len = 10713.6, overlap = 1.75
PHY-3002 : Step(1011): len = 10464.1, overlap = 6
PHY-3002 : Step(1012): len = 10394.1, overlap = 6
PHY-3002 : Step(1013): len = 10399, overlap = 6
PHY-3002 : Step(1014): len = 10404.3, overlap = 1.5
PHY-3002 : Step(1015): len = 10376.2, overlap = 1.75
PHY-3002 : Step(1016): len = 10274.1, overlap = 1.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00012532
PHY-3002 : Step(1017): len = 10326.2, overlap = 1.75
PHY-3002 : Step(1018): len = 10357, overlap = 1.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00025064
PHY-3002 : Step(1019): len = 10299.1, overlap = 1.75
PHY-3002 : Step(1020): len = 10298.4, overlap = 1.75
PHY-3002 : Step(1021): len = 10389.5, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003398s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.928750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.19959e-06
PHY-3002 : Step(1022): len = 10918.2, overlap = 4.5
PHY-3002 : Step(1023): len = 10904, overlap = 4.5
PHY-3002 : Step(1024): len = 10855.4, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.63992e-05
PHY-3002 : Step(1025): len = 10853, overlap = 4.25
PHY-3002 : Step(1026): len = 10853, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.27984e-05
PHY-3002 : Step(1027): len = 10903.3, overlap = 4.5
PHY-3002 : Step(1028): len = 10903.3, overlap = 4.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.928750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.11425e-05
PHY-3002 : Step(1029): len = 10901, overlap = 23.75
PHY-3002 : Step(1030): len = 10901, overlap = 23.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.99076e-05
PHY-3002 : Step(1031): len = 10968.9, overlap = 23
PHY-3002 : Step(1032): len = 11053.4, overlap = 22.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.98153e-05
PHY-3002 : Step(1033): len = 11296.5, overlap = 21.75
PHY-3002 : Step(1034): len = 11366.2, overlap = 22
PHY-3002 : Step(1035): len = 12246.1, overlap = 21.25
PHY-3002 : Step(1036): len = 12412.6, overlap = 21.75
PHY-3002 : Step(1037): len = 12458.9, overlap = 21.5
PHY-3002 : Step(1038): len = 12531.5, overlap = 20.75
PHY-3002 : Step(1039): len = 12652.6, overlap = 21
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000119631
PHY-3002 : Step(1040): len = 12780.4, overlap = 20.75
PHY-3002 : Step(1041): len = 12850.4, overlap = 21
PHY-3002 : Step(1042): len = 13039.5, overlap = 21
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000239261
PHY-3002 : Step(1043): len = 13492.7, overlap = 20.25
PHY-3002 : Step(1044): len = 14086.3, overlap = 19
PHY-3002 : Step(1045): len = 14586.2, overlap = 17.5
PHY-3002 : Step(1046): len = 14844.5, overlap = 17
PHY-3002 : Step(1047): len = 14881.2, overlap = 17.25
PHY-3002 : Step(1048): len = 14530.8, overlap = 17.25
PHY-3002 : Step(1049): len = 14397.8, overlap = 17.5
PHY-3002 : Step(1050): len = 14191.6, overlap = 17.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000456761
PHY-3002 : Step(1051): len = 14849.5, overlap = 18
PHY-3002 : Step(1052): len = 15090.6, overlap = 17
PHY-3002 : Step(1053): len = 15163.5, overlap = 16.75
PHY-3002 : Step(1054): len = 15126.1, overlap = 16.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000913522
PHY-3002 : Step(1055): len = 15408.1, overlap = 16.75
PHY-3002 : Step(1056): len = 15599.4, overlap = 16.75
PHY-3002 : Step(1057): len = 15701.1, overlap = 16.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022014s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (212.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.928750
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00171733
PHY-3002 : Step(1058): len = 16685.9, overlap = 3
PHY-3002 : Step(1059): len = 16466.6, overlap = 3.25
PHY-3002 : Step(1060): len = 16434.2, overlap = 4.25
PHY-3002 : Step(1061): len = 16474.3, overlap = 4.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00343466
PHY-3002 : Step(1062): len = 16551, overlap = 5.25
PHY-3002 : Step(1063): len = 16601.6, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00686932
PHY-3002 : Step(1064): len = 16624.1, overlap = 5
PHY-3002 : Step(1065): len = 16624.1, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003213s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 16864.9, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 16832.9, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 201 to 185
PHY-1001 : Pin misalignment score is improved from 185 to 183
PHY-1001 : Pin misalignment score is improved from 183 to 183
PHY-1001 : Pin local connectivity score is improved from 11 to 0
PHY-1001 : Pin misalignment score is improved from 188 to 188
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.182492s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (102.6%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 319 instances
RUN-1001 : 153 mslices, 113 lslices, 45 pads, 2 brams, 0 dsps
RUN-1001 : There are total 567 nets
RUN-1001 : 406 nets have 2 pins
RUN-1001 : 95 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 1 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 19504, over cnt = 40(0%), over = 60, worst = 4
PHY-1002 : len = 19656, over cnt = 19(0%), over = 25, worst = 4
PHY-1002 : len = 19768, over cnt = 15(0%), over = 18, worst = 2
PHY-1002 : len = 20056, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1781, tnet num: 565, tinst num: 317, tnode num: 2052, tedge num: 2869.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 142 clock pins, and constraint 271 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.154349s wall, 0.187201s user + 0.015600s system = 0.202801s CPU (131.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.082532s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (94.5%)

PHY-1002 : len = 4728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.493021s wall, 0.483603s user + 0.000000s system = 0.483603s CPU (98.1%)

PHY-1002 : len = 15824, over cnt = 31(0%), over = 33, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.179769s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (112.8%)

PHY-1002 : len = 15608, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.043353s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (108.0%)

PHY-1002 : len = 15584, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.062643s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (99.6%)

PHY-1002 : len = 15576, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.041116s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (113.8%)

PHY-1002 : len = 15576, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.012051s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (129.4%)

PHY-1002 : len = 15576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 :  0.283812s wall, 0.296402s user + 0.046800s system = 0.343202s CPU (120.9%)

PHY-1002 : len = 34000, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.006923s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (225.3%)

PHY-1002 : len = 34064, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 34064
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.887957s wall, 1.887612s user + 0.124801s system = 2.012413s CPU (106.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.270082s wall, 2.324415s user + 0.156001s system = 2.480416s CPU (109.3%)

RUN-1004 : used memory is 213 MB, reserved memory is 183 MB, peak memory is 302 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               13
  #output              32
  #inout                0

Utilization Statistics
#lut                  465   out of   1520   30.59%
#reg                  117   out of   1520    7.70%
#le                   529
  #lut only           412   out of    529   77.88%
  #reg only            64   out of    529   12.10%
  #lut&reg             53   out of    529   10.02%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   45   out of     75   60.00%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 319
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 567, pip num: 3626
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 403 valid insts, and 12426 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.937832s wall, 0.140401s user + 0.031200s system = 0.171601s CPU (8.9%)

RUN-1004 : used memory is 248 MB, reserved memory is 218 MB, peak memory is 302 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.135998s wall, 0.748805s user + 0.046800s system = 0.795605s CPU (25.4%)

RUN-1004 : used memory is 215 MB, reserved memory is 185 MB, peak memory is 302 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'nRST' is not allowed in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(46)
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'nRST' is not allowed in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(46)
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'nRST' is not allowed in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(46)
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCD8080Ctrl as IO macro for instance u6
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 601/35 useful/useless nets, 464/31 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 42 distributor mux.
SYN-1016 : Merged 98 instances.
SYN-1015 : Optimize round 1, 219 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 562/13 useful/useless nets, 425/47 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 52 better
SYN-1014 : Optimize round 3
SYN-1032 : 562/0 useful/useless nets, 425/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates          221
  #and                 39
  #nand                 0
  #or                   1
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 18
  #bufif1               1
  #MX21                42
  #FADD                 0
  #DFF                120
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               9
#MACRO_MUX            168

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |101    |120    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment   LOCATION = P12;  "
USR-8050 ERROR: pin_assignment {pin_name} {attributes}
USR-8064 ERROR: Read IO/io.adc error-out.
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'nRST' is not allowed in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(46)
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCD8080Ctrl as IO macro for instance u6
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 601/35 useful/useless nets, 464/31 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 42 distributor mux.
SYN-1016 : Merged 98 instances.
SYN-1015 : Optimize round 1, 219 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 562/13 useful/useless nets, 425/47 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 52 better
SYN-1014 : Optimize round 3
SYN-1032 : 562/0 useful/useless nets, 425/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Gate Statistics
#Basic gates          221
  #and                 39
  #nand                 0
  #or                   1
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 18
  #bufif1               1
  #MX21                42
  #FADD                 0
  #DFF                120
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               9
#MACRO_MUX            168

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |101    |120    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RD  LOCATION = P15; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 45 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 610/8 useful/useless nets, 472/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 609/0 useful/useless nets, 471/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 740/0 useful/useless nets, 602/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 113 better
SYN-2501 : Optimize round 2
SYN-1032 : 736/0 useful/useless nets, 598/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1142/0 useful/useless nets, 1004/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 184 (3.16), #lev = 5 (3.26)
SYN-3001 : Mapper mapped 407 instances into 191 LUTs, name keeping = 82%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 921/0 useful/useless nets, 783/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 117 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 191 LUT to BLE ...
SYN-4008 : Packed 191 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (0 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 74 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 191/429 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                  563   out of   1520   37.04%
#reg                  117   out of   1520    7.70%
#le                   563
  #lut only           446   out of    563   79.22%
  #reg only             0   out of    563    0.00%
  #lut&reg            117   out of    563   20.78%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   45   out of     75   60.00%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |563   |563   |117   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 336 instances
RUN-1001 : 153 mslices, 130 lslices, 45 pads, 2 brams, 0 dsps
RUN-1001 : There are total 570 nets
RUN-1001 : 407 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 334 instances, 283 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1948, tnet num: 568, tinst num: 334, tnode num: 2221, tedge num: 3199.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 568 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 140 clock pins, and constraint 271 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.060351s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (129.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 65523.6
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.924196
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1066): len = 43183.9, overlap = 4.5
PHY-3002 : Step(1067): len = 29315.6, overlap = 0
PHY-3002 : Step(1068): len = 21292.3, overlap = 4.5
PHY-3002 : Step(1069): len = 16398.4, overlap = 5.5
PHY-3002 : Step(1070): len = 13520.8, overlap = 8
PHY-3002 : Step(1071): len = 12163.6, overlap = 9.25
PHY-3002 : Step(1072): len = 11361.1, overlap = 10
PHY-3002 : Step(1073): len = 10833.6, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.20747e-05
PHY-3002 : Step(1074): len = 11025.5, overlap = 10.25
PHY-3002 : Step(1075): len = 11168, overlap = 10.25
PHY-3002 : Step(1076): len = 11443.7, overlap = 5
PHY-3002 : Step(1077): len = 11020.6, overlap = 9
PHY-3002 : Step(1078): len = 10873.3, overlap = 8
PHY-3002 : Step(1079): len = 11051.3, overlap = 8
PHY-3002 : Step(1080): len = 11046.2, overlap = 3
PHY-3002 : Step(1081): len = 10939.8, overlap = 5
PHY-3002 : Step(1082): len = 10808.2, overlap = 6.25
PHY-3002 : Step(1083): len = 10713.3, overlap = 7.5
PHY-3002 : Step(1084): len = 10722.1, overlap = 7.75
PHY-3002 : Step(1085): len = 10682.8, overlap = 7.75
PHY-3002 : Step(1086): len = 10465.8, overlap = 7.25
PHY-3002 : Step(1087): len = 10472.4, overlap = 6.75
PHY-3002 : Step(1088): len = 10523, overlap = 6.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.41494e-05
PHY-3002 : Step(1089): len = 10650.4, overlap = 6.75
PHY-3002 : Step(1090): len = 10650.4, overlap = 6.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000128299
PHY-3002 : Step(1091): len = 10877.7, overlap = 2
PHY-3002 : Step(1092): len = 10877.7, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001833s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (1701.9%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.924196
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.01104e-06
PHY-3002 : Step(1093): len = 11264.6, overlap = 4.75
PHY-3002 : Step(1094): len = 11292.8, overlap = 4.5
PHY-3002 : Step(1095): len = 11302.1, overlap = 4.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.02208e-06
PHY-3002 : Step(1096): len = 11240.8, overlap = 4.25
PHY-3002 : Step(1097): len = 11234.7, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.60442e-05
PHY-3002 : Step(1098): len = 11255.3, overlap = 4.25
PHY-3002 : Step(1099): len = 11255.3, overlap = 4.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.924196
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.61407e-05
PHY-3002 : Step(1100): len = 11330, overlap = 26.75
PHY-3002 : Step(1101): len = 11330, overlap = 26.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.22814e-05
PHY-3002 : Step(1102): len = 11547.9, overlap = 26.75
PHY-3002 : Step(1103): len = 11672.3, overlap = 25.75
PHY-3002 : Step(1104): len = 12665.1, overlap = 25
PHY-3002 : Step(1105): len = 12929.4, overlap = 25
PHY-3002 : Step(1106): len = 12255.6, overlap = 25.5
PHY-3002 : Step(1107): len = 12074.5, overlap = 25.25
PHY-3002 : Step(1108): len = 12175.9, overlap = 25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.45627e-05
PHY-3002 : Step(1109): len = 12658, overlap = 24.25
PHY-3002 : Step(1110): len = 12749, overlap = 24
PHY-3002 : Step(1111): len = 12978.2, overlap = 23
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000129125
PHY-3002 : Step(1112): len = 13834.2, overlap = 21.25
PHY-3002 : Step(1113): len = 14015.7, overlap = 21.5
PHY-3002 : Step(1114): len = 14047, overlap = 21
PHY-3002 : Step(1115): len = 14054.3, overlap = 21
PHY-3002 : Step(1116): len = 14043.4, overlap = 21.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000258251
PHY-3002 : Step(1117): len = 14576.8, overlap = 21
PHY-3002 : Step(1118): len = 14914.6, overlap = 20.75
PHY-3002 : Step(1119): len = 15060.6, overlap = 20.75
PHY-3002 : Step(1120): len = 15186.9, overlap = 20.75
PHY-3002 : Step(1121): len = 14930.7, overlap = 21.75
PHY-3002 : Step(1122): len = 14930.7, overlap = 21.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000475445
PHY-3002 : Step(1123): len = 15298.9, overlap = 21.5
PHY-3002 : Step(1124): len = 15383.6, overlap = 21.25
PHY-3002 : Step(1125): len = 15738.8, overlap = 20.5
PHY-3002 : Step(1126): len = 15946.4, overlap = 20.5
PHY-3002 : Step(1127): len = 16073.1, overlap = 19.75
PHY-3002 : Step(1128): len = 15994, overlap = 20.25
PHY-3002 : Step(1129): len = 15951.6, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020698s wall, 0.015600s user + 0.031200s system = 0.046800s CPU (226.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924196
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000582223
PHY-3002 : Step(1130): len = 17517.7, overlap = 6.25
PHY-3002 : Step(1131): len = 17439.7, overlap = 7.25
PHY-3002 : Step(1132): len = 17392.5, overlap = 10
PHY-3002 : Step(1133): len = 17275.4, overlap = 11
PHY-3002 : Step(1134): len = 17193.7, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00109525
PHY-3002 : Step(1135): len = 17357.6, overlap = 10.5
PHY-3002 : Step(1136): len = 17419.6, overlap = 10
PHY-3002 : Step(1137): len = 17432.7, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00219049
PHY-3002 : Step(1138): len = 17540, overlap = 10.25
PHY-3002 : Step(1139): len = 17623.9, overlap = 10.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003436s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 18057.5, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 18123.5, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 225 to 199
PHY-1001 : Pin misalignment score is improved from 199 to 193
PHY-1001 : Pin misalignment score is improved from 193 to 193
PHY-1001 : Pin local connectivity score is improved from 10 to 0
PHY-1001 : Pin misalignment score is improved from 199 to 199
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.197801s wall, 0.202801s user + 0.015600s system = 0.218401s CPU (110.4%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 336 instances
RUN-1001 : 153 mslices, 130 lslices, 45 pads, 2 brams, 0 dsps
RUN-1001 : There are total 570 nets
RUN-1001 : 407 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 21368, over cnt = 52(0%), over = 66, worst = 3
PHY-1002 : len = 21576, over cnt = 19(0%), over = 21, worst = 3
PHY-1002 : len = 21616, over cnt = 18(0%), over = 18, worst = 1
PHY-1002 : len = 21968, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 1948, tnet num: 568, tinst num: 334, tnode num: 2221, tedge num: 3199.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 568 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 140 clock pins, and constraint 271 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.160416s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (116.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.170950s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (100.4%)

PHY-1002 : len = 4440, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.020970s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (74.4%)

PHY-1002 : len = 4456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.575673s wall, 0.561604s user + 0.000000s system = 0.561604s CPU (97.6%)

PHY-1002 : len = 19304, over cnt = 66(0%), over = 70, worst = 3
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.479782s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (97.5%)

PHY-1002 : len = 18640, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.102780s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (91.1%)

PHY-1002 : len = 18584, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.077015s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (121.5%)

PHY-1002 : len = 18560, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.058074s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (134.3%)

PHY-1002 : len = 18560, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.036045s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (86.6%)

PHY-1002 : len = 18560, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.013908s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (112.2%)

PHY-1002 : len = 18560, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.013622s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (114.5%)

PHY-1002 : len = 18560, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.014785s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (105.5%)

PHY-1002 : len = 18560, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 9 =====
PHY-1001 :  0.017200s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (90.7%)

PHY-1002 : len = 18560, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 10 =====
PHY-1001 :  0.010184s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (153.2%)

PHY-1002 : len = 18568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 :  0.340855s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (128.1%)

PHY-1002 : len = 42248, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 42248
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.605540s wall, 2.714417s user + 0.078001s system = 2.792418s CPU (107.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.010888s wall, 3.151220s user + 0.093601s system = 3.244821s CPU (107.8%)

RUN-1004 : used memory is 215 MB, reserved memory is 184 MB, peak memory is 303 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    45
  #input               13
  #output              31
  #inout                1

Utilization Statistics
#lut                  563   out of   1520   37.04%
#reg                  117   out of   1520    7.70%
#le                   563
  #lut only           446   out of    563   79.22%
  #reg only             0   out of    563    0.00%
  #lut&reg            117   out of    563   20.78%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   45   out of     75   60.00%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 336
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 570, pip num: 4012
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 436 valid insts, and 14244 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.000630s wall, 3.182420s user + 0.000000s system = 3.182420s CPU (318.0%)

RUN-1004 : used memory is 222 MB, reserved memory is 192 MB, peak memory is 303 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.940656s wall, 0.202801s user + 0.015600s system = 0.218401s CPU (11.3%)

RUN-1004 : used memory is 249 MB, reserved memory is 220 MB, peak memory is 303 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.138102s wall, 0.795605s user + 0.046800s system = 0.842405s CPU (26.8%)

RUN-1004 : used memory is 216 MB, reserved memory is 185 MB, peak memory is 303 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'nRST' is not allowed in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(45)
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'nRST' is not allowed in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(45)
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'nRST' is not allowed in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(45)
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCD8080Ctrl as IO macro for instance u5
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 599/35 useful/useless nets, 463/31 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 42 distributor mux.
SYN-1016 : Merged 98 instances.
SYN-1015 : Optimize round 1, 219 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 560/13 useful/useless nets, 424/47 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 52 better
SYN-1014 : Optimize round 3
SYN-1032 : 560/0 useful/useless nets, 424/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Gate Statistics
#Basic gates          220
  #and                 39
  #nand                 0
  #or                   1
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               1
  #MX21                42
  #FADD                 0
  #DFF                120
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               9
#MACRO_MUX            168

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |100    |120    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 608/7 useful/useless nets, 470/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 607/0 useful/useless nets, 469/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 738/0 useful/useless nets, 600/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 113 better
SYN-2501 : Optimize round 2
SYN-1032 : 734/0 useful/useless nets, 596/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1140/0 useful/useless nets, 1002/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 184 (3.16), #lev = 5 (3.28)
SYN-3001 : Mapper mapped 406 instances into 190 LUTs, name keeping = 82%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 919/0 useful/useless nets, 781/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 117 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 190 LUT to BLE ...
SYN-4008 : Packed 190 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (0 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 73 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 190/427 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Utilization Statistics
#lut                  562   out of   1520   36.97%
#reg                  117   out of   1520    7.70%
#le                   562
  #lut only           445   out of    562   79.18%
  #reg only             0   out of    562    0.00%
  #lut&reg            117   out of    562   20.82%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |562   |562   |117   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 334 instances
RUN-1001 : 153 mslices, 129 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 568 nets
RUN-1001 : 405 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 332 instances, 282 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1944, tnet num: 566, tinst num: 332, tnode num: 2217, tedge num: 3196.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 140 clock pins, and constraint 271 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.059534s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (131.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 64196.4
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.924464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1140): len = 42221.7, overlap = 4.5
PHY-3002 : Step(1141): len = 28827.7, overlap = 2.25
PHY-3002 : Step(1142): len = 20803.8, overlap = 4.5
PHY-3002 : Step(1143): len = 16605.8, overlap = 5.5
PHY-3002 : Step(1144): len = 13748.5, overlap = 6.75
PHY-3002 : Step(1145): len = 12288.5, overlap = 10
PHY-3002 : Step(1146): len = 11616.8, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.45044e-05
PHY-3002 : Step(1147): len = 11575.5, overlap = 10.25
PHY-3002 : Step(1148): len = 11589.9, overlap = 5.75
PHY-3002 : Step(1149): len = 11652.7, overlap = 7
PHY-3002 : Step(1150): len = 11477.7, overlap = 7
PHY-3002 : Step(1151): len = 11729.8, overlap = 5
PHY-3002 : Step(1152): len = 12124.6, overlap = 0.25
PHY-3002 : Step(1153): len = 11696.4, overlap = 4.5
PHY-3002 : Step(1154): len = 11402.9, overlap = 2.25
PHY-3002 : Step(1155): len = 11251.9, overlap = 3.5
PHY-3002 : Step(1156): len = 10866.2, overlap = 6
PHY-3002 : Step(1157): len = 10747, overlap = 5.5
PHY-3002 : Step(1158): len = 10716.6, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.90089e-05
PHY-3002 : Step(1159): len = 10825.7, overlap = 3.75
PHY-3002 : Step(1160): len = 10867.5, overlap = 1.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000178018
PHY-3002 : Step(1161): len = 11107.3, overlap = 1.5
PHY-3002 : Step(1162): len = 11107.3, overlap = 1.5
PHY-3002 : Step(1163): len = 11007.4, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001963s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.924464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.63531e-06
PHY-3002 : Step(1164): len = 11385.7, overlap = 5.25
PHY-3002 : Step(1165): len = 11403.9, overlap = 5.25
PHY-3002 : Step(1166): len = 11424.8, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.27062e-06
PHY-3002 : Step(1167): len = 11362.2, overlap = 4.25
PHY-3002 : Step(1168): len = 11362.2, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.85412e-05
PHY-3002 : Step(1169): len = 11382.7, overlap = 4.75
PHY-3002 : Step(1170): len = 11382.7, overlap = 4.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.924464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.53546e-05
PHY-3002 : Step(1171): len = 11484.6, overlap = 28
PHY-3002 : Step(1172): len = 11510.9, overlap = 27.25
PHY-3002 : Step(1173): len = 11661.8, overlap = 27.25
PHY-3002 : Step(1174): len = 11723.9, overlap = 27
PHY-3002 : Step(1175): len = 11891.7, overlap = 25.5
PHY-3002 : Step(1176): len = 12017.4, overlap = 25
PHY-3002 : Step(1177): len = 12121.8, overlap = 24.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.07092e-05
PHY-3002 : Step(1178): len = 12112.5, overlap = 24.75
PHY-3002 : Step(1179): len = 12138.6, overlap = 25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.14184e-05
PHY-3002 : Step(1180): len = 12666.1, overlap = 24.75
PHY-3002 : Step(1181): len = 12712.6, overlap = 24.75
PHY-3002 : Step(1182): len = 12904.8, overlap = 24.25
PHY-3002 : Step(1183): len = 12904.8, overlap = 24.25
PHY-3002 : Step(1184): len = 12929.1, overlap = 24.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000120629
PHY-3002 : Step(1185): len = 13640, overlap = 23.5
PHY-3002 : Step(1186): len = 14097.4, overlap = 21.75
PHY-3002 : Step(1187): len = 14538.6, overlap = 21.75
PHY-3002 : Step(1188): len = 14724.2, overlap = 22.5
PHY-3002 : Step(1189): len = 14582.4, overlap = 22.25
PHY-3002 : Step(1190): len = 14432.8, overlap = 22
PHY-3002 : Step(1191): len = 14381.4, overlap = 22
PHY-3002 : Step(1192): len = 14334.4, overlap = 22
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000241258
PHY-3002 : Step(1193): len = 14818.1, overlap = 22.25
PHY-3002 : Step(1194): len = 14958.2, overlap = 22
PHY-3002 : Step(1195): len = 15015.2, overlap = 22.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000480873
PHY-3002 : Step(1196): len = 15303.4, overlap = 22.75
PHY-3002 : Step(1197): len = 15666, overlap = 22.5
PHY-3002 : Step(1198): len = 16035, overlap = 22.25
PHY-3002 : Step(1199): len = 16143.2, overlap = 21
PHY-3002 : Step(1200): len = 15967.2, overlap = 21.5
PHY-3002 : Step(1201): len = 15899.4, overlap = 21.5
PHY-3002 : Step(1202): len = 15872, overlap = 21.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000822554
PHY-3002 : Step(1203): len = 16158.2, overlap = 20.5
PHY-3002 : Step(1204): len = 16261.6, overlap = 20.5
PHY-3002 : Step(1205): len = 16627.5, overlap = 20.5
PHY-3002 : Step(1206): len = 16725.6, overlap = 20
PHY-3002 : Step(1207): len = 16701.7, overlap = 20.25
PHY-3002 : Step(1208): len = 16631.3, overlap = 20.25
PHY-3002 : Step(1209): len = 16528, overlap = 19.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00145373
PHY-3002 : Step(1210): len = 16812.9, overlap = 20.25
PHY-3002 : Step(1211): len = 16906.2, overlap = 20.5
PHY-3002 : Step(1212): len = 17047.5, overlap = 20.25
PHY-3002 : Step(1213): len = 17154.4, overlap = 20
PHY-3002 : Step(1214): len = 17227.6, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027517s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (170.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00108768
PHY-3002 : Step(1215): len = 17776.1, overlap = 4.25
PHY-3002 : Step(1216): len = 17486.2, overlap = 7.5
PHY-3002 : Step(1217): len = 17434.9, overlap = 7
PHY-3002 : Step(1218): len = 17458.5, overlap = 8.25
PHY-3002 : Step(1219): len = 17482.7, overlap = 8.25
PHY-3002 : Step(1220): len = 17467.7, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00217536
PHY-3002 : Step(1221): len = 17555.5, overlap = 8.5
PHY-3002 : Step(1222): len = 17645.3, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00435073
PHY-3002 : Step(1223): len = 17685.5, overlap = 9.75
PHY-3002 : Step(1224): len = 17773.4, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003573s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 18098.7, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 750 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 3, deltaY = 2.
PHY-3001 : Final: Len = 18126.7, Over = 0
RUN-1003 : finish command "place" in  1.076347s wall, 1.482009s user + 0.514803s system = 1.996813s CPU (185.5%)

RUN-1004 : used memory is 228 MB, reserved memory is 202 MB, peak memory is 303 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 221 to 192
PHY-1001 : Pin misalignment score is improved from 192 to 189
PHY-1001 : Pin misalignment score is improved from 189 to 189
PHY-1001 : Pin local connectivity score is improved from 10 to 0
PHY-1001 : Pin misalignment score is improved from 194 to 194
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.203722s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (91.9%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 334 instances
RUN-1001 : 153 mslices, 129 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 568 nets
RUN-1001 : 405 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 21096, over cnt = 47(0%), over = 65, worst = 3
PHY-1002 : len = 21296, over cnt = 13(0%), over = 19, worst = 3
PHY-1002 : len = 21344, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 21584, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1944, tnet num: 566, tinst num: 332, tnode num: 2217, tedge num: 3196.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 566 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 140 clock pins, and constraint 271 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.160362s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (107.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.084382s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (92.4%)

PHY-1002 : len = 4240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.540340s wall, 0.530403s user + 0.000000s system = 0.530403s CPU (98.2%)

PHY-1002 : len = 17432, over cnt = 53(0%), over = 55, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.355675s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (96.5%)

PHY-1002 : len = 17048, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.103903s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (90.1%)

PHY-1002 : len = 16960, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.039549s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (157.8%)

PHY-1002 : len = 16960, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.038972s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (120.1%)

PHY-1002 : len = 16960, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.024382s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (64.0%)

PHY-1002 : len = 16952, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.007558s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (412.8%)

PHY-1002 : len = 16952, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.009552s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (163.3%)

PHY-1002 : len = 16960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 :  0.348521s wall, 0.530403s user + 0.000000s system = 0.530403s CPU (152.2%)

PHY-1002 : len = 42328, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 42328
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.219996s wall, 2.386815s user + 0.093601s system = 2.480416s CPU (111.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.629335s wall, 2.823618s user + 0.093601s system = 2.917219s CPU (110.9%)

RUN-1004 : used memory is 216 MB, reserved memory is 186 MB, peak memory is 305 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Utilization Statistics
#lut                  562   out of   1520   36.97%
#reg                  117   out of   1520    7.70%
#le                   562
  #lut only           445   out of    562   79.18%
  #reg only             0   out of    562    0.00%
  #lut&reg            117   out of    562   20.82%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 334
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 568, pip num: 3952
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 426 valid insts, and 14107 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.020353s wall, 3.135620s user + 0.000000s system = 3.135620s CPU (307.3%)

RUN-1004 : used memory is 222 MB, reserved memory is 193 MB, peak memory is 305 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.931981s wall, 0.171601s user + 0.031200s system = 0.202801s CPU (10.5%)

RUN-1004 : used memory is 251 MB, reserved memory is 222 MB, peak memory is 305 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.118571s wall, 0.702005s user + 0.093601s system = 0.795605s CPU (25.5%)

RUN-1004 : used memory is 217 MB, reserved memory is 187 MB, peak memory is 305 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'nRST' is not allowed in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(45)
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'nRST' is not allowed in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(45)
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCD8080Ctrl as IO macro for instance u7
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 597/35 useful/useless nets, 461/31 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 42 distributor mux.
SYN-1016 : Merged 98 instances.
SYN-1015 : Optimize round 1, 219 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 558/13 useful/useless nets, 422/47 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 52 better
SYN-1014 : Optimize round 3
SYN-1032 : 558/0 useful/useless nets, 422/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Gate Statistics
#Basic gates          217
  #and                 38
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               1
  #MX21                41
  #FADD                 0
  #DFF                120
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               9
#MACRO_MUX            168

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |97     |120    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 606/7 useful/useless nets, 468/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 605/0 useful/useless nets, 467/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 736/0 useful/useless nets, 598/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 113 better
SYN-2501 : Optimize round 2
SYN-1032 : 732/0 useful/useless nets, 594/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1138/0 useful/useless nets, 1000/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance U4/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 183 (3.16), #lev = 5 (3.27)
SYN-3001 : Mapper mapped 404 instances into 189 LUTs, name keeping = 82%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 919/0 useful/useless nets, 781/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 117 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 189 LUT to BLE ...
SYN-4008 : Packed 189 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (0 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 72 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 189/427 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  117   out of   1520    7.70%
#le                   561
  #lut only           444   out of    561   79.14%
  #reg only             0   out of    561    0.00%
  #lut&reg            117   out of    561   20.86%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |561   |561   |117   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 333 instances
RUN-1001 : 153 mslices, 128 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 567 nets
RUN-1001 : 405 nets have 2 pins
RUN-1001 : 95 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 331 instances, 281 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1936, tnet num: 565, tinst num: 331, tnode num: 2207, tedge num: 3184.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 138 clock pins, and constraint 269 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.086557s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (108.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 63939.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1225): len = 39522, overlap = 4.5
PHY-3002 : Step(1226): len = 27867.9, overlap = 0
PHY-3002 : Step(1227): len = 20372.4, overlap = 5.5
PHY-3002 : Step(1228): len = 15486.5, overlap = 6.75
PHY-3002 : Step(1229): len = 13169.7, overlap = 7
PHY-3002 : Step(1230): len = 11778.3, overlap = 9.25
PHY-3002 : Step(1231): len = 10986.1, overlap = 10.25
PHY-3002 : Step(1232): len = 10583.1, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.89513e-05
PHY-3002 : Step(1233): len = 10672.3, overlap = 10
PHY-3002 : Step(1234): len = 10797.9, overlap = 10.25
PHY-3002 : Step(1235): len = 11106.6, overlap = 10.25
PHY-3002 : Step(1236): len = 10772.5, overlap = 10.25
PHY-3002 : Step(1237): len = 10674.5, overlap = 8.5
PHY-3002 : Step(1238): len = 10827.6, overlap = 8
PHY-3002 : Step(1239): len = 10828.8, overlap = 8
PHY-3002 : Step(1240): len = 10814.7, overlap = 7.75
PHY-3002 : Step(1241): len = 10620.8, overlap = 7.75
PHY-3002 : Step(1242): len = 10782.3, overlap = 8
PHY-3002 : Step(1243): len = 10743.1, overlap = 8
PHY-3002 : Step(1244): len = 10674.3, overlap = 8
PHY-3002 : Step(1245): len = 10619.6, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.79026e-05
PHY-3002 : Step(1246): len = 10712.9, overlap = 5.25
PHY-3002 : Step(1247): len = 10760.4, overlap = 5.25
PHY-3002 : Step(1248): len = 10825.3, overlap = 4.25
PHY-3002 : Step(1249): len = 10885.4, overlap = 6.5
PHY-3002 : Step(1250): len = 10907.6, overlap = 1.5
PHY-3002 : Step(1251): len = 10853.6, overlap = 1
PHY-3002 : Step(1252): len = 10658.5, overlap = 5.5
PHY-3002 : Step(1253): len = 10606.5, overlap = 5.5
PHY-3002 : Step(1254): len = 10672.7, overlap = 3.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000115805
PHY-3002 : Step(1255): len = 10746.4, overlap = 1
PHY-3002 : Step(1256): len = 10746.4, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002193s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.57794e-06
PHY-3002 : Step(1257): len = 11326.5, overlap = 4
PHY-3002 : Step(1258): len = 11324.9, overlap = 4
PHY-3002 : Step(1259): len = 11306.5, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.15587e-06
PHY-3002 : Step(1260): len = 11262.8, overlap = 4.25
PHY-3002 : Step(1261): len = 11262.8, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.83117e-05
PHY-3002 : Step(1262): len = 11252.9, overlap = 4
PHY-3002 : Step(1263): len = 11252.9, overlap = 4
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.50083e-05
PHY-3002 : Step(1264): len = 11305.7, overlap = 27.25
PHY-3002 : Step(1265): len = 11305.7, overlap = 27.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.00167e-05
PHY-3002 : Step(1266): len = 11499.1, overlap = 26.5
PHY-3002 : Step(1267): len = 11599.8, overlap = 26
PHY-3002 : Step(1268): len = 12399.9, overlap = 25.75
PHY-3002 : Step(1269): len = 12636.8, overlap = 25.75
PHY-3002 : Step(1270): len = 12618.3, overlap = 25.75
PHY-3002 : Step(1271): len = 12521.9, overlap = 24.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.00334e-05
PHY-3002 : Step(1272): len = 12590.3, overlap = 25.75
PHY-3002 : Step(1273): len = 12636.5, overlap = 25
PHY-3002 : Step(1274): len = 12686.1, overlap = 24.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000120067
PHY-3002 : Step(1275): len = 13133.2, overlap = 24.5
PHY-3002 : Step(1276): len = 13630.1, overlap = 22.75
PHY-3002 : Step(1277): len = 14020, overlap = 23.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000240133
PHY-3002 : Step(1278): len = 14253.3, overlap = 23.25
PHY-3002 : Step(1279): len = 14608, overlap = 22.5
PHY-3002 : Step(1280): len = 14939.2, overlap = 21.75
PHY-3002 : Step(1281): len = 15206, overlap = 22.25
PHY-3002 : Step(1282): len = 15303.5, overlap = 21.75
PHY-3002 : Step(1283): len = 15240.8, overlap = 21.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000480267
PHY-3002 : Step(1284): len = 15671.7, overlap = 20.75
PHY-3002 : Step(1285): len = 15826.2, overlap = 21
PHY-3002 : Step(1286): len = 15830.6, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016385s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (95.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000543871
PHY-3002 : Step(1287): len = 17038.7, overlap = 6.5
PHY-3002 : Step(1288): len = 16970.4, overlap = 9.75
PHY-3002 : Step(1289): len = 16941.4, overlap = 10.25
PHY-3002 : Step(1290): len = 16918.1, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00108774
PHY-3002 : Step(1291): len = 17064.4, overlap = 9.75
PHY-3002 : Step(1292): len = 17132.8, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00217549
PHY-3002 : Step(1293): len = 17207.2, overlap = 10.25
PHY-3002 : Step(1294): len = 17250.8, overlap = 10.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003178s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (490.9%)

PHY-3001 : Legalized: Len = 17367, Over = 0
PHY-3001 : Final: Len = 17367, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 218 to 200
PHY-1001 : Pin misalignment score is improved from 200 to 198
PHY-1001 : Pin misalignment score is improved from 198 to 197
PHY-1001 : Pin misalignment score is improved from 197 to 197
PHY-1001 : Pin local connectivity score is improved from 10 to 0
PHY-1001 : Pin misalignment score is improved from 202 to 201
PHY-1001 : Pin misalignment score is improved from 201 to 201
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.391437s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (95.6%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 333 instances
RUN-1001 : 153 mslices, 128 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 567 nets
RUN-1001 : 405 nets have 2 pins
RUN-1001 : 95 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20784, over cnt = 52(0%), over = 76, worst = 4
PHY-1002 : len = 21024, over cnt = 24(0%), over = 29, worst = 3
PHY-1002 : len = 21136, over cnt = 19(0%), over = 21, worst = 2
PHY-1002 : len = 21416, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 21496, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1936, tnet num: 565, tinst num: 331, tnode num: 2207, tedge num: 3184.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 138 clock pins, and constraint 269 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.192988s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (88.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.130546s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (83.6%)

PHY-1002 : len = 4272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.637066s wall, 0.624004s user + 0.015600s system = 0.639604s CPU (100.4%)

PHY-1002 : len = 16984, over cnt = 64(0%), over = 67, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.510786s wall, 0.483603s user + 0.000000s system = 0.483603s CPU (94.7%)

PHY-1002 : len = 16496, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.118468s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (92.2%)

PHY-1002 : len = 16464, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.063506s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (98.3%)

PHY-1002 : len = 16464, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.059182s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (105.4%)

PHY-1002 : len = 16464, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.041683s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (74.9%)

PHY-1002 : len = 16472, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.018871s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (82.7%)

PHY-1002 : len = 16472, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.010254s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (152.1%)

PHY-1002 : len = 16472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 :  0.360185s wall, 0.499203s user + 0.015600s system = 0.514803s CPU (142.9%)

PHY-1002 : len = 39912, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 39912
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.796211s wall, 2.823618s user + 0.140401s system = 2.964019s CPU (106.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.430660s wall, 3.416422s user + 0.156001s system = 3.572423s CPU (104.1%)

RUN-1004 : used memory is 217 MB, reserved memory is 187 MB, peak memory is 306 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  117   out of   1520    7.70%
#le                   561
  #lut only           444   out of    561   79.14%
  #reg only             0   out of    561    0.00%
  #lut&reg            117   out of    561   20.86%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 333
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 567, pip num: 3919
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 432 valid insts, and 14024 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.953754s wall, 0.156001s user + 0.015600s system = 0.171601s CPU (8.8%)

RUN-1004 : used memory is 252 MB, reserved memory is 222 MB, peak memory is 306 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.140721s wall, 0.702005s user + 0.031200s system = 0.733205s CPU (23.3%)

RUN-1004 : used memory is 218 MB, reserved memory is 188 MB, peak memory is 306 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'nRST' is not allowed in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(45)
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'nRST' is not allowed in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(45)
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'nRST' is not allowed in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(45)
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 596/35 useful/useless nets, 459/31 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 42 distributor mux.
SYN-1016 : Merged 98 instances.
SYN-1015 : Optimize round 1, 219 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 557/13 useful/useless nets, 420/47 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 52 better
SYN-1014 : Optimize round 3
SYN-1032 : 557/0 useful/useless nets, 420/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               13
  #output              31
  #inout                0

Gate Statistics
#Basic gates          216
  #and                 38
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               0
  #MX21                41
  #FADD                 0
  #DFF                120
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               9
#MACRO_MUX            168

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |96     |120    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 605/7 useful/useless nets, 467/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 604/0 useful/useless nets, 466/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 735/0 useful/useless nets, 597/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 113 better
SYN-2501 : Optimize round 2
SYN-1032 : 731/0 useful/useless nets, 593/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1137/0 useful/useless nets, 999/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 183 (3.16), #lev = 5 (3.29)
SYN-3001 : Mapper mapped 403 instances into 189 LUTs, name keeping = 82%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 918/0 useful/useless nets, 780/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 117 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 189 LUT to BLE ...
SYN-4008 : Packed 189 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (0 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 72 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 189/426 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               13
  #output              31
  #inout                0

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  117   out of   1520    7.70%
#le                   561
  #lut only           444   out of    561   79.14%
  #reg only             0   out of    561    0.00%
  #lut&reg            117   out of    561   20.86%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |561   |561   |117   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 333 instances
RUN-1001 : 153 mslices, 128 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 567 nets
RUN-1001 : 405 nets have 2 pins
RUN-1001 : 95 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 331 instances, 281 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1936, tnet num: 565, tinst num: 331, tnode num: 2205, tedge num: 3183.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 138 clock pins, and constraint 269 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.057701s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (108.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 63939.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1295): len = 39522, overlap = 4.5
PHY-3002 : Step(1296): len = 27867.9, overlap = 0
PHY-3002 : Step(1297): len = 20372.4, overlap = 5.5
PHY-3002 : Step(1298): len = 15486.5, overlap = 6.75
PHY-3002 : Step(1299): len = 13169.7, overlap = 7
PHY-3002 : Step(1300): len = 11778.3, overlap = 9.25
PHY-3002 : Step(1301): len = 10986.1, overlap = 10.25
PHY-3002 : Step(1302): len = 10583.1, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.89513e-05
PHY-3002 : Step(1303): len = 10672.3, overlap = 10
PHY-3002 : Step(1304): len = 10797.9, overlap = 10.25
PHY-3002 : Step(1305): len = 11106.6, overlap = 10.25
PHY-3002 : Step(1306): len = 10772.5, overlap = 10.25
PHY-3002 : Step(1307): len = 10674.5, overlap = 8.5
PHY-3002 : Step(1308): len = 10827.6, overlap = 8
PHY-3002 : Step(1309): len = 10828.8, overlap = 8
PHY-3002 : Step(1310): len = 10814.7, overlap = 7.75
PHY-3002 : Step(1311): len = 10620.8, overlap = 7.75
PHY-3002 : Step(1312): len = 10782.3, overlap = 8
PHY-3002 : Step(1313): len = 10743.1, overlap = 8
PHY-3002 : Step(1314): len = 10674.3, overlap = 8
PHY-3002 : Step(1315): len = 10619.6, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.79026e-05
PHY-3002 : Step(1316): len = 10712.9, overlap = 5.25
PHY-3002 : Step(1317): len = 10760.4, overlap = 5.25
PHY-3002 : Step(1318): len = 10825.3, overlap = 4.25
PHY-3002 : Step(1319): len = 10885.4, overlap = 6.5
PHY-3002 : Step(1320): len = 10907.6, overlap = 1.5
PHY-3002 : Step(1321): len = 10853.6, overlap = 1
PHY-3002 : Step(1322): len = 10658.5, overlap = 5.5
PHY-3002 : Step(1323): len = 10606.5, overlap = 5.5
PHY-3002 : Step(1324): len = 10672.7, overlap = 3.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000115805
PHY-3002 : Step(1325): len = 10746.4, overlap = 1
PHY-3002 : Step(1326): len = 10746.4, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002080s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.57794e-06
PHY-3002 : Step(1327): len = 11326.5, overlap = 4
PHY-3002 : Step(1328): len = 11324.9, overlap = 4
PHY-3002 : Step(1329): len = 11306.5, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.15587e-06
PHY-3002 : Step(1330): len = 11262.8, overlap = 4.25
PHY-3002 : Step(1331): len = 11262.8, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.83117e-05
PHY-3002 : Step(1332): len = 11252.9, overlap = 4
PHY-3002 : Step(1333): len = 11252.9, overlap = 4
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.50083e-05
PHY-3002 : Step(1334): len = 11305.7, overlap = 27.25
PHY-3002 : Step(1335): len = 11305.7, overlap = 27.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.00167e-05
PHY-3002 : Step(1336): len = 11499.1, overlap = 26.5
PHY-3002 : Step(1337): len = 11599.8, overlap = 26
PHY-3002 : Step(1338): len = 12399.9, overlap = 25.75
PHY-3002 : Step(1339): len = 12636.8, overlap = 25.75
PHY-3002 : Step(1340): len = 12618.3, overlap = 25.75
PHY-3002 : Step(1341): len = 12521.9, overlap = 24.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.00334e-05
PHY-3002 : Step(1342): len = 12590.3, overlap = 25.75
PHY-3002 : Step(1343): len = 12636.5, overlap = 25
PHY-3002 : Step(1344): len = 12686.1, overlap = 24.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000120067
PHY-3002 : Step(1345): len = 13133.2, overlap = 24.5
PHY-3002 : Step(1346): len = 13630.1, overlap = 22.75
PHY-3002 : Step(1347): len = 14020, overlap = 23.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000240133
PHY-3002 : Step(1348): len = 14253.3, overlap = 23.25
PHY-3002 : Step(1349): len = 14608, overlap = 22.5
PHY-3002 : Step(1350): len = 14939.2, overlap = 21.75
PHY-3002 : Step(1351): len = 15206, overlap = 22.25
PHY-3002 : Step(1352): len = 15303.5, overlap = 21.75
PHY-3002 : Step(1353): len = 15240.8, overlap = 21.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000480267
PHY-3002 : Step(1354): len = 15671.7, overlap = 20.75
PHY-3002 : Step(1355): len = 15826.2, overlap = 21
PHY-3002 : Step(1356): len = 15830.6, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020596s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (227.2%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000543871
PHY-3002 : Step(1357): len = 17038.7, overlap = 6.5
PHY-3002 : Step(1358): len = 16970.4, overlap = 9.75
PHY-3002 : Step(1359): len = 16941.4, overlap = 10.25
PHY-3002 : Step(1360): len = 16918.1, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00108774
PHY-3002 : Step(1361): len = 17064.4, overlap = 9.75
PHY-3002 : Step(1362): len = 17132.8, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00217549
PHY-3002 : Step(1363): len = 17207.2, overlap = 10.25
PHY-3002 : Step(1364): len = 17250.8, overlap = 10.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003339s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (467.2%)

PHY-3001 : Legalized: Len = 17367, Over = 0
PHY-3001 : Final: Len = 17367, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 218 to 200
PHY-1001 : Pin misalignment score is improved from 200 to 198
PHY-1001 : Pin misalignment score is improved from 198 to 197
PHY-1001 : Pin misalignment score is improved from 197 to 197
PHY-1001 : Pin local connectivity score is improved from 10 to 0
PHY-1001 : Pin misalignment score is improved from 202 to 201
PHY-1001 : Pin misalignment score is improved from 201 to 201
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.344856s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (99.5%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 333 instances
RUN-1001 : 153 mslices, 128 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 567 nets
RUN-1001 : 405 nets have 2 pins
RUN-1001 : 95 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20784, over cnt = 52(0%), over = 76, worst = 4
PHY-1002 : len = 21024, over cnt = 24(0%), over = 29, worst = 3
PHY-1002 : len = 21136, over cnt = 19(0%), over = 21, worst = 2
PHY-1002 : len = 21416, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 21496, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1936, tnet num: 565, tinst num: 331, tnode num: 2205, tedge num: 3183.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 138 clock pins, and constraint 269 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.177807s wall, 0.234002s user + 0.015600s system = 0.249602s CPU (140.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.115869s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (107.7%)

PHY-1002 : len = 4272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.662285s wall, 0.655204s user + 0.000000s system = 0.655204s CPU (98.9%)

PHY-1002 : len = 16984, over cnt = 64(0%), over = 67, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.535228s wall, 0.530403s user + 0.000000s system = 0.530403s CPU (99.1%)

PHY-1002 : len = 16496, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.123555s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (101.0%)

PHY-1002 : len = 16464, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.059526s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (104.8%)

PHY-1002 : len = 16464, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.056573s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (110.3%)

PHY-1002 : len = 16464, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.037128s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (84.0%)

PHY-1002 : len = 16472, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.015476s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (100.8%)

PHY-1002 : len = 16472, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.012709s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (245.5%)

PHY-1002 : len = 16472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 :  0.387917s wall, 0.468003s user + 0.031200s system = 0.499203s CPU (128.7%)

PHY-1002 : len = 39912, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 39912
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.737838s wall, 2.745618s user + 0.156001s system = 2.901619s CPU (106.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.306467s wall, 3.369622s user + 0.187201s system = 3.556823s CPU (107.6%)

RUN-1004 : used memory is 226 MB, reserved memory is 197 MB, peak memory is 306 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               13
  #output              31
  #inout                0

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  117   out of   1520    7.70%
#le                   561
  #lut only           444   out of    561   79.14%
  #reg only             0   out of    561    0.00%
  #lut&reg            117   out of    561   20.86%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 333
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 567, pip num: 3915
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 432 valid insts, and 14019 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.013251s wall, 3.135620s user + 0.015600s system = 3.151220s CPU (311.0%)

RUN-1004 : used memory is 220 MB, reserved memory is 190 MB, peak memory is 306 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.943389s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (8.0%)

RUN-1004 : used memory is 249 MB, reserved memory is 220 MB, peak memory is 306 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.152810s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (23.8%)

RUN-1004 : used memory is 239 MB, reserved memory is 209 MB, peak memory is 306 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 596/35 useful/useless nets, 459/31 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 42 distributor mux.
SYN-1016 : Merged 98 instances.
SYN-1015 : Optimize round 1, 219 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 557/13 useful/useless nets, 420/47 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 52 better
SYN-1014 : Optimize round 3
SYN-1032 : 557/0 useful/useless nets, 420/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               13
  #output              31
  #inout                0

Gate Statistics
#Basic gates          216
  #and                 38
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               0
  #MX21                41
  #FADD                 0
  #DFF                120
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               9
#MACRO_MUX            168

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |96     |120    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 605/7 useful/useless nets, 467/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 604/0 useful/useless nets, 466/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 735/0 useful/useless nets, 597/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 113 better
SYN-2501 : Optimize round 2
SYN-1032 : 731/0 useful/useless nets, 593/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1137/0 useful/useless nets, 999/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 183 (3.16), #lev = 5 (3.29)
SYN-3001 : Mapper mapped 403 instances into 189 LUTs, name keeping = 82%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 918/0 useful/useless nets, 780/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 117 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 189 LUT to BLE ...
SYN-4008 : Packed 189 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (0 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 72 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 189/426 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               13
  #output              31
  #inout                0

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  117   out of   1520    7.70%
#le                   561
  #lut only           444   out of    561   79.14%
  #reg only             0   out of    561    0.00%
  #lut&reg            117   out of    561   20.86%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |561   |561   |117   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea LCD_8080ToRGB_gate.area" in  1.119689s wall, 1.060807s user + 0.140401s system = 1.201208s CPU (107.3%)

RUN-1004 : used memory is 226 MB, reserved memory is 201 MB, peak memory is 306 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 333 instances
RUN-1001 : 153 mslices, 128 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 567 nets
RUN-1001 : 405 nets have 2 pins
RUN-1001 : 95 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 331 instances, 281 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1936, tnet num: 565, tinst num: 331, tnode num: 2205, tedge num: 3183.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 138 clock pins, and constraint 269 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.070729s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (88.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 63939.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1365): len = 39522, overlap = 4.5
PHY-3002 : Step(1366): len = 27867.9, overlap = 0
PHY-3002 : Step(1367): len = 20372.4, overlap = 5.5
PHY-3002 : Step(1368): len = 15486.5, overlap = 6.75
PHY-3002 : Step(1369): len = 13169.7, overlap = 7
PHY-3002 : Step(1370): len = 11778.3, overlap = 9.25
PHY-3002 : Step(1371): len = 10986.1, overlap = 10.25
PHY-3002 : Step(1372): len = 10583.1, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.89513e-05
PHY-3002 : Step(1373): len = 10672.3, overlap = 10
PHY-3002 : Step(1374): len = 10797.9, overlap = 10.25
PHY-3002 : Step(1375): len = 11106.6, overlap = 10.25
PHY-3002 : Step(1376): len = 10772.5, overlap = 10.25
PHY-3002 : Step(1377): len = 10674.5, overlap = 8.5
PHY-3002 : Step(1378): len = 10827.6, overlap = 8
PHY-3002 : Step(1379): len = 10828.8, overlap = 8
PHY-3002 : Step(1380): len = 10814.7, overlap = 7.75
PHY-3002 : Step(1381): len = 10620.8, overlap = 7.75
PHY-3002 : Step(1382): len = 10782.3, overlap = 8
PHY-3002 : Step(1383): len = 10743.1, overlap = 8
PHY-3002 : Step(1384): len = 10674.3, overlap = 8
PHY-3002 : Step(1385): len = 10619.6, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.79026e-05
PHY-3002 : Step(1386): len = 10712.9, overlap = 5.25
PHY-3002 : Step(1387): len = 10760.4, overlap = 5.25
PHY-3002 : Step(1388): len = 10825.3, overlap = 4.25
PHY-3002 : Step(1389): len = 10885.4, overlap = 6.5
PHY-3002 : Step(1390): len = 10907.6, overlap = 1.5
PHY-3002 : Step(1391): len = 10853.6, overlap = 1
PHY-3002 : Step(1392): len = 10658.5, overlap = 5.5
PHY-3002 : Step(1393): len = 10606.5, overlap = 5.5
PHY-3002 : Step(1394): len = 10672.7, overlap = 3.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000115805
PHY-3002 : Step(1395): len = 10746.4, overlap = 1
PHY-3002 : Step(1396): len = 10746.4, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002207s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (2120.9%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.57794e-06
PHY-3002 : Step(1397): len = 11326.5, overlap = 4
PHY-3002 : Step(1398): len = 11324.9, overlap = 4
PHY-3002 : Step(1399): len = 11306.5, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.15587e-06
PHY-3002 : Step(1400): len = 11262.8, overlap = 4.25
PHY-3002 : Step(1401): len = 11262.8, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.83117e-05
PHY-3002 : Step(1402): len = 11252.9, overlap = 4
PHY-3002 : Step(1403): len = 11252.9, overlap = 4
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.50083e-05
PHY-3002 : Step(1404): len = 11305.7, overlap = 27.25
PHY-3002 : Step(1405): len = 11305.7, overlap = 27.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.00167e-05
PHY-3002 : Step(1406): len = 11499.1, overlap = 26.5
PHY-3002 : Step(1407): len = 11599.8, overlap = 26
PHY-3002 : Step(1408): len = 12399.9, overlap = 25.75
PHY-3002 : Step(1409): len = 12636.8, overlap = 25.75
PHY-3002 : Step(1410): len = 12618.3, overlap = 25.75
PHY-3002 : Step(1411): len = 12521.9, overlap = 24.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.00334e-05
PHY-3002 : Step(1412): len = 12590.3, overlap = 25.75
PHY-3002 : Step(1413): len = 12636.5, overlap = 25
PHY-3002 : Step(1414): len = 12686.1, overlap = 24.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000120067
PHY-3002 : Step(1415): len = 13133.2, overlap = 24.5
PHY-3002 : Step(1416): len = 13630.1, overlap = 22.75
PHY-3002 : Step(1417): len = 14020, overlap = 23.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000240133
PHY-3002 : Step(1418): len = 14253.3, overlap = 23.25
PHY-3002 : Step(1419): len = 14608, overlap = 22.5
PHY-3002 : Step(1420): len = 14939.2, overlap = 21.75
PHY-3002 : Step(1421): len = 15206, overlap = 22.25
PHY-3002 : Step(1422): len = 15303.5, overlap = 21.75
PHY-3002 : Step(1423): len = 15240.8, overlap = 21.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000480267
PHY-3002 : Step(1424): len = 15671.7, overlap = 20.75
PHY-3002 : Step(1425): len = 15826.2, overlap = 21
PHY-3002 : Step(1426): len = 15830.6, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015875s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (196.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000543871
PHY-3002 : Step(1427): len = 17038.7, overlap = 6.5
PHY-3002 : Step(1428): len = 16970.4, overlap = 9.75
PHY-3002 : Step(1429): len = 16941.4, overlap = 10.25
PHY-3002 : Step(1430): len = 16918.1, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00108774
PHY-3002 : Step(1431): len = 17064.4, overlap = 9.75
PHY-3002 : Step(1432): len = 17132.8, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00217549
PHY-3002 : Step(1433): len = 17207.2, overlap = 10.25
PHY-3002 : Step(1434): len = 17250.8, overlap = 10.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003303s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17367, Over = 0
PHY-3001 : Final: Len = 17367, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 218 to 200
PHY-1001 : Pin misalignment score is improved from 200 to 198
PHY-1001 : Pin misalignment score is improved from 198 to 197
PHY-1001 : Pin misalignment score is improved from 197 to 197
PHY-1001 : Pin local connectivity score is improved from 10 to 0
PHY-1001 : Pin misalignment score is improved from 202 to 201
PHY-1001 : Pin misalignment score is improved from 201 to 201
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.288432s wall, 0.296402s user + 0.015600s system = 0.312002s CPU (108.2%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 333 instances
RUN-1001 : 153 mslices, 128 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 567 nets
RUN-1001 : 405 nets have 2 pins
RUN-1001 : 95 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20784, over cnt = 52(0%), over = 76, worst = 4
PHY-1002 : len = 21024, over cnt = 24(0%), over = 29, worst = 3
PHY-1002 : len = 21136, over cnt = 19(0%), over = 21, worst = 2
PHY-1002 : len = 21416, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 21496, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1936, tnet num: 565, tinst num: 331, tnode num: 2205, tedge num: 3183.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 138 clock pins, and constraint 269 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.158245s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (98.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.077258s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (101.0%)

PHY-1002 : len = 4272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.519426s wall, 0.514803s user + 0.000000s system = 0.514803s CPU (99.1%)

PHY-1002 : len = 16984, over cnt = 64(0%), over = 67, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.539023s wall, 0.546003s user + 0.000000s system = 0.546003s CPU (101.3%)

PHY-1002 : len = 16496, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.125189s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (99.7%)

PHY-1002 : len = 16464, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.060213s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (103.6%)

PHY-1002 : len = 16464, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.058104s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (107.4%)

PHY-1002 : len = 16464, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.039867s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (78.3%)

PHY-1002 : len = 16472, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.015997s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (97.5%)

PHY-1002 : len = 16472, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.010649s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 16472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 :  0.367762s wall, 0.390002s user + 0.046800s system = 0.436803s CPU (118.8%)

PHY-1002 : len = 39912, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 39912
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.484674s wall, 2.527216s user + 0.062400s system = 2.589617s CPU (104.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.975584s wall, 3.010819s user + 0.093601s system = 3.104420s CPU (104.3%)

RUN-1004 : used memory is 230 MB, reserved memory is 202 MB, peak memory is 306 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               13
  #output              31
  #inout                0

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  117   out of   1520    7.70%
#le                   561
  #lut only           444   out of    561   79.14%
  #reg only             0   out of    561    0.00%
  #lut&reg            117   out of    561   20.86%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 333
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 567, pip num: 3915
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 432 valid insts, and 14019 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.018438s wall, 3.244821s user + 0.000000s system = 3.244821s CPU (318.6%)

RUN-1004 : used memory is 233 MB, reserved memory is 205 MB, peak memory is 306 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.958460s wall, 0.187201s user + 0.015600s system = 0.202801s CPU (10.4%)

RUN-1004 : used memory is 256 MB, reserved memory is 229 MB, peak memory is 306 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.151111s wall, 0.780005s user + 0.015600s system = 0.795605s CPU (25.2%)

RUN-1004 : used memory is 246 MB, reserved memory is 219 MB, peak memory is 306 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 596/35 useful/useless nets, 459/31 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 42 distributor mux.
SYN-1016 : Merged 98 instances.
SYN-1015 : Optimize round 1, 219 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 557/13 useful/useless nets, 420/47 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 52 better
SYN-1014 : Optimize round 3
SYN-1032 : 557/0 useful/useless nets, 420/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               13
  #output              31
  #inout                0

Gate Statistics
#Basic gates          216
  #and                 38
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 17
  #bufif1               0
  #MX21                41
  #FADD                 0
  #DFF                120
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               9
#MACRO_MUX            168

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |96     |120    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 605/7 useful/useless nets, 467/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 604/0 useful/useless nets, 466/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 735/0 useful/useless nets, 597/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 113 better
SYN-2501 : Optimize round 2
SYN-1032 : 731/0 useful/useless nets, 593/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1137/0 useful/useless nets, 999/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 183 (3.16), #lev = 5 (3.29)
SYN-3001 : Mapper mapped 403 instances into 189 LUTs, name keeping = 82%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 918/0 useful/useless nets, 780/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 117 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 189 LUT to BLE ...
SYN-4008 : Packed 189 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 2 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (2 nodes)...
SYN-4004 : #1: Packed 2 SEQ (0 nodes)...
SYN-4005 : Packed 2 SEQ with LUT/SLICE
SYN-4006 : 72 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 189/426 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               13
  #output              31
  #inout                0

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  117   out of   1520    7.70%
#le                   561
  #lut only           444   out of    561   79.14%
  #reg only             0   out of    561    0.00%
  #lut&reg            117   out of    561   20.86%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |561   |561   |117   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea LCD_8080ToRGB_gate.area" in  1.107005s wall, 0.936006s user + 0.187201s system = 1.123207s CPU (101.5%)

RUN-1004 : used memory is 227 MB, reserved memory is 201 MB, peak memory is 306 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 333 instances
RUN-1001 : 153 mslices, 128 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 567 nets
RUN-1001 : 405 nets have 2 pins
RUN-1001 : 95 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 331 instances, 281 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1936, tnet num: 565, tinst num: 331, tnode num: 2205, tedge num: 3183.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 138 clock pins, and constraint 269 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.078623s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (99.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 63939.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1435): len = 39522, overlap = 4.5
PHY-3002 : Step(1436): len = 27867.9, overlap = 0
PHY-3002 : Step(1437): len = 20372.4, overlap = 5.5
PHY-3002 : Step(1438): len = 15486.5, overlap = 6.75
PHY-3002 : Step(1439): len = 13169.7, overlap = 7
PHY-3002 : Step(1440): len = 11778.3, overlap = 9.25
PHY-3002 : Step(1441): len = 10986.1, overlap = 10.25
PHY-3002 : Step(1442): len = 10583.1, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.89513e-05
PHY-3002 : Step(1443): len = 10672.3, overlap = 10
PHY-3002 : Step(1444): len = 10797.9, overlap = 10.25
PHY-3002 : Step(1445): len = 11106.6, overlap = 10.25
PHY-3002 : Step(1446): len = 10772.5, overlap = 10.25
PHY-3002 : Step(1447): len = 10674.5, overlap = 8.5
PHY-3002 : Step(1448): len = 10827.6, overlap = 8
PHY-3002 : Step(1449): len = 10828.8, overlap = 8
PHY-3002 : Step(1450): len = 10814.7, overlap = 7.75
PHY-3002 : Step(1451): len = 10620.8, overlap = 7.75
PHY-3002 : Step(1452): len = 10782.3, overlap = 8
PHY-3002 : Step(1453): len = 10743.1, overlap = 8
PHY-3002 : Step(1454): len = 10674.3, overlap = 8
PHY-3002 : Step(1455): len = 10619.6, overlap = 7.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.79026e-05
PHY-3002 : Step(1456): len = 10712.9, overlap = 5.25
PHY-3002 : Step(1457): len = 10760.4, overlap = 5.25
PHY-3002 : Step(1458): len = 10825.3, overlap = 4.25
PHY-3002 : Step(1459): len = 10885.4, overlap = 6.5
PHY-3002 : Step(1460): len = 10907.6, overlap = 1.5
PHY-3002 : Step(1461): len = 10853.6, overlap = 1
PHY-3002 : Step(1462): len = 10658.5, overlap = 5.5
PHY-3002 : Step(1463): len = 10606.5, overlap = 5.5
PHY-3002 : Step(1464): len = 10672.7, overlap = 3.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000115805
PHY-3002 : Step(1465): len = 10746.4, overlap = 1
PHY-3002 : Step(1466): len = 10746.4, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002739s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.57794e-06
PHY-3002 : Step(1467): len = 11326.5, overlap = 4
PHY-3002 : Step(1468): len = 11324.9, overlap = 4
PHY-3002 : Step(1469): len = 11306.5, overlap = 4.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.15587e-06
PHY-3002 : Step(1470): len = 11262.8, overlap = 4.25
PHY-3002 : Step(1471): len = 11262.8, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.83117e-05
PHY-3002 : Step(1472): len = 11252.9, overlap = 4
PHY-3002 : Step(1473): len = 11252.9, overlap = 4
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.50083e-05
PHY-3002 : Step(1474): len = 11305.7, overlap = 27.25
PHY-3002 : Step(1475): len = 11305.7, overlap = 27.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.00167e-05
PHY-3002 : Step(1476): len = 11499.1, overlap = 26.5
PHY-3002 : Step(1477): len = 11599.8, overlap = 26
PHY-3002 : Step(1478): len = 12399.9, overlap = 25.75
PHY-3002 : Step(1479): len = 12636.8, overlap = 25.75
PHY-3002 : Step(1480): len = 12618.3, overlap = 25.75
PHY-3002 : Step(1481): len = 12521.9, overlap = 24.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.00334e-05
PHY-3002 : Step(1482): len = 12590.3, overlap = 25.75
PHY-3002 : Step(1483): len = 12636.5, overlap = 25
PHY-3002 : Step(1484): len = 12686.1, overlap = 24.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000120067
PHY-3002 : Step(1485): len = 13133.2, overlap = 24.5
PHY-3002 : Step(1486): len = 13630.1, overlap = 22.75
PHY-3002 : Step(1487): len = 14020, overlap = 23.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000240133
PHY-3002 : Step(1488): len = 14253.3, overlap = 23.25
PHY-3002 : Step(1489): len = 14608, overlap = 22.5
PHY-3002 : Step(1490): len = 14939.2, overlap = 21.75
PHY-3002 : Step(1491): len = 15206, overlap = 22.25
PHY-3002 : Step(1492): len = 15303.5, overlap = 21.75
PHY-3002 : Step(1493): len = 15240.8, overlap = 21.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000480267
PHY-3002 : Step(1494): len = 15671.7, overlap = 20.75
PHY-3002 : Step(1495): len = 15826.2, overlap = 21
PHY-3002 : Step(1496): len = 15830.6, overlap = 20.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015875s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (196.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000543871
PHY-3002 : Step(1497): len = 17038.7, overlap = 6.5
PHY-3002 : Step(1498): len = 16970.4, overlap = 9.75
PHY-3002 : Step(1499): len = 16941.4, overlap = 10.25
PHY-3002 : Step(1500): len = 16918.1, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00108774
PHY-3002 : Step(1501): len = 17064.4, overlap = 9.75
PHY-3002 : Step(1502): len = 17132.8, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00217549
PHY-3002 : Step(1503): len = 17207.2, overlap = 10.25
PHY-3002 : Step(1504): len = 17250.8, overlap = 10.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003328s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17367, Over = 0
PHY-3001 : Final: Len = 17367, Over = 0
RUN-1003 : finish command "place" in  1.045976s wall, 1.450809s user + 0.468003s system = 1.918812s CPU (183.4%)

RUN-1004 : used memory is 230 MB, reserved memory is 204 MB, peak memory is 306 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 218 to 200
PHY-1001 : Pin misalignment score is improved from 200 to 198
PHY-1001 : Pin misalignment score is improved from 198 to 197
PHY-1001 : Pin misalignment score is improved from 197 to 197
PHY-1001 : Pin local connectivity score is improved from 10 to 0
PHY-1001 : Pin misalignment score is improved from 202 to 201
PHY-1001 : Pin misalignment score is improved from 201 to 201
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.280598s wall, 0.280802s user + 0.015600s system = 0.296402s CPU (105.6%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 333 instances
RUN-1001 : 153 mslices, 128 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 567 nets
RUN-1001 : 405 nets have 2 pins
RUN-1001 : 95 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20784, over cnt = 52(0%), over = 76, worst = 4
PHY-1002 : len = 21024, over cnt = 24(0%), over = 29, worst = 3
PHY-1002 : len = 21136, over cnt = 19(0%), over = 21, worst = 2
PHY-1002 : len = 21416, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 21496, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1936, tnet num: 565, tinst num: 331, tnode num: 2205, tedge num: 3183.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 138 clock pins, and constraint 269 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.164642s wall, 0.187201s user + 0.031200s system = 0.218401s CPU (132.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.079194s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (98.5%)

PHY-1002 : len = 4272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.512492s wall, 0.514803s user + 0.000000s system = 0.514803s CPU (100.5%)

PHY-1002 : len = 16984, over cnt = 64(0%), over = 67, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.530420s wall, 0.530403s user + 0.000000s system = 0.530403s CPU (100.0%)

PHY-1002 : len = 16496, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.115449s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (108.1%)

PHY-1002 : len = 16464, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.058880s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (106.0%)

PHY-1002 : len = 16464, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.058961s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (105.8%)

PHY-1002 : len = 16464, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.044050s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (106.2%)

PHY-1002 : len = 16472, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.015947s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (97.8%)

PHY-1002 : len = 16472, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.010925s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (142.8%)

PHY-1002 : len = 16472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 :  0.387511s wall, 0.436803s user + 0.046800s system = 0.483603s CPU (124.8%)

PHY-1002 : len = 39912, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 39912
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.471490s wall, 2.496016s user + 0.109201s system = 2.605217s CPU (105.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.960935s wall, 3.010819s user + 0.156001s system = 3.166820s CPU (107.0%)

RUN-1004 : used memory is 232 MB, reserved memory is 204 MB, peak memory is 307 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               13
  #output              31
  #inout                0

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  117   out of   1520    7.70%
#le                   561
  #lut only           444   out of    561   79.14%
  #reg only             0   out of    561    0.00%
  #lut&reg            117   out of    561   20.86%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 333
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 567, pip num: 3915
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 432 valid insts, and 14019 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.937858s wall, 0.124801s user + 0.031200s system = 0.156001s CPU (8.1%)

RUN-1004 : used memory is 259 MB, reserved memory is 231 MB, peak memory is 307 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.122327s wall, 0.686404s user + 0.062400s system = 0.748805s CPU (24.0%)

RUN-1004 : used memory is 247 MB, reserved memory is 221 MB, peak memory is 307 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.944762s wall, 0.140401s user + 0.062400s system = 0.202801s CPU (10.4%)

RUN-1004 : used memory is 261 MB, reserved memory is 235 MB, peak memory is 307 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.135473s wall, 0.780005s user + 0.078001s system = 0.858005s CPU (27.4%)

RUN-1004 : used memory is 251 MB, reserved memory is 224 MB, peak memory is 307 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 591/38 useful/useless nets, 454/34 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 41 distributor mux.
SYN-1016 : Merged 97 instances.
SYN-1015 : Optimize round 1, 221 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 554/12 useful/useless nets, 417/46 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 51 better
SYN-1014 : Optimize round 3
SYN-1032 : 554/0 useful/useless nets, 417/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               13
  #output              31
  #inout                0

Gate Statistics
#Basic gates          213
  #and                 37
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               0
  #MX21                41
  #FADD                 0
  #DFF                119
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               9
#MACRO_MUX            168

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |94     |119    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 602/7 useful/useless nets, 464/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 601/0 useful/useless nets, 463/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 732/0 useful/useless nets, 594/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 113 better
SYN-2501 : Optimize round 2
SYN-1032 : 728/0 useful/useless nets, 590/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1134/0 useful/useless nets, 996/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 183 (3.15), #lev = 5 (3.29)
SYN-3001 : Mapper mapped 401 instances into 189 LUTs, name keeping = 82%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 917/0 useful/useless nets, 779/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 116 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 189 LUT to BLE ...
SYN-4008 : Packed 189 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1 nodes)...
SYN-4004 : #1: Packed 1 SEQ (0 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 73 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 189/426 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               13
  #output              31
  #inout                0

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  116   out of   1520    7.63%
#le                   561
  #lut only           445   out of    561   79.32%
  #reg only             0   out of    561    0.00%
  #lut&reg            116   out of    561   20.68%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |561   |561   |116   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea LCD_8080ToRGB_gate.area" in  1.055528s wall, 0.920406s user + 0.218401s system = 1.138807s CPU (107.9%)

RUN-1004 : used memory is 226 MB, reserved memory is 202 MB, peak memory is 307 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 333 instances
RUN-1001 : 153 mslices, 128 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 566 nets
RUN-1001 : 404 nets have 2 pins
RUN-1001 : 95 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 331 instances, 281 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1930, tnet num: 564, tinst num: 331, tnode num: 2195, tedge num: 3173.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 564 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.059608s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (130.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 69639
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1505): len = 44639.9, overlap = 4.5
PHY-3002 : Step(1506): len = 30465.8, overlap = 2.75
PHY-3002 : Step(1507): len = 21547.6, overlap = 5.75
PHY-3002 : Step(1508): len = 17082.6, overlap = 5.5
PHY-3002 : Step(1509): len = 13901.2, overlap = 7.5
PHY-3002 : Step(1510): len = 12060.9, overlap = 8.25
PHY-3002 : Step(1511): len = 11118.5, overlap = 10.75
PHY-3002 : Step(1512): len = 10283.8, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.80536e-05
PHY-3002 : Step(1513): len = 10572.2, overlap = 10.5
PHY-3002 : Step(1514): len = 10676.8, overlap = 10.5
PHY-3002 : Step(1515): len = 10362.1, overlap = 10.25
PHY-3002 : Step(1516): len = 10633.6, overlap = 9.5
PHY-3002 : Step(1517): len = 10804.9, overlap = 7.25
PHY-3002 : Step(1518): len = 10553.8, overlap = 8.25
PHY-3002 : Step(1519): len = 10379.2, overlap = 8.25
PHY-3002 : Step(1520): len = 10203.3, overlap = 7.5
PHY-3002 : Step(1521): len = 10180, overlap = 7.5
PHY-3002 : Step(1522): len = 10163.1, overlap = 8
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.61072e-05
PHY-3002 : Step(1523): len = 10270.4, overlap = 8.5
PHY-3002 : Step(1524): len = 10296.6, overlap = 8
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000112214
PHY-3002 : Step(1525): len = 10655.1, overlap = 0.75
PHY-3002 : Step(1526): len = 10735.6, overlap = 0.75
PHY-3002 : Step(1527): len = 10571.2, overlap = 3
PHY-3002 : Step(1528): len = 10520.6, overlap = 5.25
PHY-3002 : Step(1529): len = 10602.3, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002205s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.91255e-06
PHY-3002 : Step(1530): len = 11025.6, overlap = 4.25
PHY-3002 : Step(1531): len = 11000.7, overlap = 4.5
PHY-3002 : Step(1532): len = 10967.3, overlap = 5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.82511e-06
PHY-3002 : Step(1533): len = 10922.9, overlap = 4.75
PHY-3002 : Step(1534): len = 10912.7, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.96502e-05
PHY-3002 : Step(1535): len = 10972.1, overlap = 4.25
PHY-3002 : Step(1536): len = 10972.1, overlap = 4.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.21574e-06
PHY-3002 : Step(1537): len = 10960.7, overlap = 28.5
PHY-3002 : Step(1538): len = 10977.9, overlap = 28.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.84315e-05
PHY-3002 : Step(1539): len = 11111.6, overlap = 28.25
PHY-3002 : Step(1540): len = 11143.3, overlap = 28.25
PHY-3002 : Step(1541): len = 11580.1, overlap = 28
PHY-3002 : Step(1542): len = 11716.6, overlap = 27.75
PHY-3002 : Step(1543): len = 11648.7, overlap = 27.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.6863e-05
PHY-3002 : Step(1544): len = 11798.4, overlap = 27.25
PHY-3002 : Step(1545): len = 11798.4, overlap = 27.25
PHY-3002 : Step(1546): len = 11837, overlap = 26.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.3726e-05
PHY-3002 : Step(1547): len = 12391.2, overlap = 25.5
PHY-3002 : Step(1548): len = 12546.3, overlap = 25.25
PHY-3002 : Step(1549): len = 12792.7, overlap = 24.5
PHY-3002 : Step(1550): len = 12844.6, overlap = 25.5
PHY-3002 : Step(1551): len = 12886, overlap = 25.5
PHY-3002 : Step(1552): len = 13103.5, overlap = 24.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000147452
PHY-3002 : Step(1553): len = 13776, overlap = 23
PHY-3002 : Step(1554): len = 13908.1, overlap = 23
PHY-3002 : Step(1555): len = 14015.1, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000294904
PHY-3002 : Step(1556): len = 14637, overlap = 22.75
PHY-3002 : Step(1557): len = 14969.2, overlap = 22.5
PHY-3002 : Step(1558): len = 15444.7, overlap = 22
PHY-3002 : Step(1559): len = 15509.9, overlap = 22.25
PHY-3002 : Step(1560): len = 15281.9, overlap = 22
PHY-3002 : Step(1561): len = 15238.7, overlap = 21.75
PHY-3002 : Step(1562): len = 15097.8, overlap = 22
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000556649
PHY-3002 : Step(1563): len = 15552.9, overlap = 20.75
PHY-3002 : Step(1564): len = 15762.3, overlap = 20.75
PHY-3002 : Step(1565): len = 16028.5, overlap = 21
PHY-3002 : Step(1566): len = 16224.7, overlap = 21.5
PHY-3002 : Step(1567): len = 16196.3, overlap = 21.25
PHY-3002 : Step(1568): len = 16166.8, overlap = 21.25
PHY-3002 : Step(1569): len = 16130.1, overlap = 21.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024586s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (126.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000737122
PHY-3002 : Step(1570): len = 17956.3, overlap = 5.5
PHY-3002 : Step(1571): len = 17740.8, overlap = 7.25
PHY-3002 : Step(1572): len = 17620.4, overlap = 9.75
PHY-3002 : Step(1573): len = 17521.4, overlap = 10.75
PHY-3002 : Step(1574): len = 17516.5, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00132996
PHY-3002 : Step(1575): len = 17677.3, overlap = 11
PHY-3002 : Step(1576): len = 17789, overlap = 10.25
PHY-3002 : Step(1577): len = 17860.8, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00265992
PHY-3002 : Step(1578): len = 17904, overlap = 9.75
PHY-3002 : Step(1579): len = 17958.3, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003153s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 18247.8, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 18319.8, Over = 0
RUN-1003 : finish command "place" in  1.165027s wall, 1.684811s user + 0.592804s system = 2.277615s CPU (195.5%)

RUN-1004 : used memory is 229 MB, reserved memory is 205 MB, peak memory is 307 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 215 to 199
PHY-1001 : Pin misalignment score is improved from 199 to 192
PHY-1001 : Pin misalignment score is improved from 192 to 191
PHY-1001 : Pin misalignment score is improved from 191 to 191
PHY-1001 : Pin local connectivity score is improved from 10 to 0
PHY-1001 : Pin misalignment score is improved from 195 to 195
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.256174s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (109.6%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 333 instances
RUN-1001 : 153 mslices, 128 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 566 nets
RUN-1001 : 404 nets have 2 pins
RUN-1001 : 95 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 21240, over cnt = 45(0%), over = 60, worst = 3
PHY-1002 : len = 21352, over cnt = 17(0%), over = 23, worst = 3
PHY-1002 : len = 21424, over cnt = 15(0%), over = 18, worst = 2
PHY-1002 : len = 21760, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1930, tnet num: 564, tinst num: 331, tnode num: 2195, tedge num: 3173.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 564 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.165378s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (113.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.119346s wall, 0.109201s user + 0.015600s system = 0.124801s CPU (104.6%)

PHY-1002 : len = 4432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.754431s wall, 0.748805s user + 0.000000s system = 0.748805s CPU (99.3%)

PHY-1002 : len = 18360, over cnt = 54(0%), over = 61, worst = 3
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.424613s wall, 0.421203s user + 0.000000s system = 0.421203s CPU (99.2%)

PHY-1002 : len = 17880, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.102825s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (106.2%)

PHY-1002 : len = 17784, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.085157s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (109.9%)

PHY-1002 : len = 17776, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.094370s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (99.2%)

PHY-1002 : len = 17744, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.065082s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (95.9%)

PHY-1002 : len = 17744, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.015467s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (100.9%)

PHY-1002 : len = 17744, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.015373s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (101.5%)

PHY-1002 : len = 17752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 :  0.330675s wall, 0.468003s user + 0.046800s system = 0.514803s CPU (155.7%)

PHY-1002 : len = 39392, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.006485s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 39392, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 39392
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.696278s wall, 2.714417s user + 0.187201s system = 2.901619s CPU (107.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.166154s wall, 3.260421s user + 0.187201s system = 3.447622s CPU (108.9%)

RUN-1004 : used memory is 232 MB, reserved memory is 204 MB, peak memory is 307 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               13
  #output              31
  #inout                0

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  116   out of   1520    7.63%
#le                   561
  #lut only           445   out of    561   79.32%
  #reg only             0   out of    561    0.00%
  #lut&reg            116   out of    561   20.68%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 333
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 566, pip num: 3930
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 393 valid insts, and 14054 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.055806s wall, 3.151220s user + 0.031200s system = 3.182420s CPU (301.4%)

RUN-1004 : used memory is 237 MB, reserved memory is 209 MB, peak memory is 307 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.938212s wall, 0.124801s user + 0.015600s system = 0.140401s CPU (7.2%)

RUN-1004 : used memory is 261 MB, reserved memory is 233 MB, peak memory is 307 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.114173s wall, 0.686404s user + 0.062400s system = 0.748805s CPU (24.0%)

RUN-1004 : used memory is 249 MB, reserved memory is 222 MB, peak memory is 307 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCD8080Ctrl as IO macro for instance u5
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 594/38 useful/useless nets, 458/34 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 41 distributor mux.
SYN-1016 : Merged 97 instances.
SYN-1015 : Optimize round 1, 221 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 557/12 useful/useless nets, 421/46 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 51 better
SYN-1014 : Optimize round 3
SYN-1032 : 557/0 useful/useless nets, 421/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Gate Statistics
#Basic gates          217
  #and                 38
  #nand                 0
  #or                   1
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               1
  #MX21                42
  #FADD                 0
  #DFF                119
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               9
#MACRO_MUX            168

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |98     |119    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 605/7 useful/useless nets, 467/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 604/0 useful/useless nets, 466/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 735/0 useful/useless nets, 597/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 113 better
SYN-2501 : Optimize round 2
SYN-1032 : 731/0 useful/useless nets, 593/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1137/0 useful/useless nets, 999/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 184 (3.15), #lev = 5 (3.28)
SYN-3001 : Mapper mapped 404 instances into 190 LUTs, name keeping = 82%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 918/0 useful/useless nets, 780/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 116 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 190 LUT to BLE ...
SYN-4008 : Packed 190 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1 nodes)...
SYN-4004 : #1: Packed 1 SEQ (0 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 74 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 190/427 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Utilization Statistics
#lut                  562   out of   1520   36.97%
#reg                  116   out of   1520    7.63%
#le                   562
  #lut only           446   out of    562   79.36%
  #reg only             0   out of    562    0.00%
  #lut&reg            116   out of    562   20.64%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |562   |562   |116   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea LCD_8080ToRGB_gate.area" in  1.084653s wall, 1.076407s user + 0.187201s system = 1.263608s CPU (116.5%)

RUN-1004 : used memory is 228 MB, reserved memory is 202 MB, peak memory is 307 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 334 instances
RUN-1001 : 153 mslices, 129 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 567 nets
RUN-1001 : 404 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 332 instances, 282 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1936, tnet num: 565, tinst num: 332, tnode num: 2203, tedge num: 3183.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.070784s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (88.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 68168.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.924464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1580): len = 43820.3, overlap = 4.5
PHY-3002 : Step(1581): len = 29853.4, overlap = 0
PHY-3002 : Step(1582): len = 22040.3, overlap = 5.5
PHY-3002 : Step(1583): len = 17289.3, overlap = 4.75
PHY-3002 : Step(1584): len = 14165.9, overlap = 4.75
PHY-3002 : Step(1585): len = 12120.4, overlap = 5.75
PHY-3002 : Step(1586): len = 11151.5, overlap = 7
PHY-3002 : Step(1587): len = 10332.1, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.8402e-05
PHY-3002 : Step(1588): len = 10481.5, overlap = 10.25
PHY-3002 : Step(1589): len = 10740.1, overlap = 10
PHY-3002 : Step(1590): len = 11399.3, overlap = 2.75
PHY-3002 : Step(1591): len = 10764.1, overlap = 7.5
PHY-3002 : Step(1592): len = 10616.7, overlap = 5.75
PHY-3002 : Step(1593): len = 10626.7, overlap = 5.75
PHY-3002 : Step(1594): len = 10590.1, overlap = 6
PHY-3002 : Step(1595): len = 10320.7, overlap = 5.75
PHY-3002 : Step(1596): len = 10311.2, overlap = 5.5
PHY-3002 : Step(1597): len = 10450.9, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.68039e-05
PHY-3002 : Step(1598): len = 10528.6, overlap = 5
PHY-3002 : Step(1599): len = 10556.5, overlap = 5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000113608
PHY-3002 : Step(1600): len = 10847.1, overlap = 0.75
PHY-3002 : Step(1601): len = 10917.2, overlap = 1
PHY-3002 : Step(1602): len = 10791.1, overlap = 3.25
PHY-3002 : Step(1603): len = 10747.5, overlap = 5.5
PHY-3002 : Step(1604): len = 10812.3, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001819s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.924464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.90838e-06
PHY-3002 : Step(1605): len = 11536.8, overlap = 5
PHY-3002 : Step(1606): len = 11512.3, overlap = 5.75
PHY-3002 : Step(1607): len = 11399.9, overlap = 6
PHY-3002 : Step(1608): len = 11355.7, overlap = 6
PHY-3002 : Step(1609): len = 11355.7, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.18168e-05
PHY-3002 : Step(1610): len = 11349.3, overlap = 6
PHY-3002 : Step(1611): len = 11349.3, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.36335e-05
PHY-3002 : Step(1612): len = 11393.2, overlap = 6
PHY-3002 : Step(1613): len = 11393.2, overlap = 6
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.924464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.50132e-05
PHY-3002 : Step(1614): len = 11411.9, overlap = 28.25
PHY-3002 : Step(1615): len = 11421.9, overlap = 28.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.00264e-05
PHY-3002 : Step(1616): len = 11562.9, overlap = 28.25
PHY-3002 : Step(1617): len = 11638, overlap = 28
PHY-3002 : Step(1618): len = 12473, overlap = 26.25
PHY-3002 : Step(1619): len = 12805.7, overlap = 25.75
PHY-3002 : Step(1620): len = 12411, overlap = 25.75
PHY-3002 : Step(1621): len = 12168.5, overlap = 24.5
PHY-3002 : Step(1622): len = 12059.8, overlap = 25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.00529e-05
PHY-3002 : Step(1623): len = 12463.3, overlap = 24.75
PHY-3002 : Step(1624): len = 12971.6, overlap = 23.75
PHY-3002 : Step(1625): len = 13270.5, overlap = 23.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000120106
PHY-3002 : Step(1626): len = 13781, overlap = 23.5
PHY-3002 : Step(1627): len = 13898.7, overlap = 23.5
PHY-3002 : Step(1628): len = 14063.3, overlap = 23.75
PHY-3002 : Step(1629): len = 14123.9, overlap = 24.25
PHY-3002 : Step(1630): len = 14172.2, overlap = 24.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000240211
PHY-3002 : Step(1631): len = 14614.7, overlap = 23
PHY-3002 : Step(1632): len = 14834.5, overlap = 23.5
PHY-3002 : Step(1633): len = 15188.1, overlap = 23.25
PHY-3002 : Step(1634): len = 15244, overlap = 23.25
PHY-3002 : Step(1635): len = 15135.9, overlap = 22.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00047373
PHY-3002 : Step(1636): len = 15742.2, overlap = 22.5
PHY-3002 : Step(1637): len = 16035.5, overlap = 22.25
PHY-3002 : Step(1638): len = 16129, overlap = 21.5
PHY-3002 : Step(1639): len = 16037.9, overlap = 21.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021927s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (142.3%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000654352
PHY-3002 : Step(1640): len = 17443.5, overlap = 5
PHY-3002 : Step(1641): len = 17254.6, overlap = 8
PHY-3002 : Step(1642): len = 17241, overlap = 9.5
PHY-3002 : Step(1643): len = 17231.8, overlap = 10.5
PHY-3002 : Step(1644): len = 17178.4, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0013087
PHY-3002 : Step(1645): len = 17390.7, overlap = 10.25
PHY-3002 : Step(1646): len = 17521.4, overlap = 10.75
PHY-3002 : Step(1647): len = 17561.7, overlap = 11
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00261741
PHY-3002 : Step(1648): len = 17639.9, overlap = 11.25
PHY-3002 : Step(1649): len = 17688, overlap = 11.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003216s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (970.2%)

PHY-3001 : Legalized: Len = 18131.5, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 750 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 3.
PHY-3001 : Final: Len = 18189.5, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 226 to 201
PHY-1001 : Pin misalignment score is improved from 201 to 198
PHY-1001 : Pin misalignment score is improved from 198 to 198
PHY-1001 : Pin local connectivity score is improved from 13 to 0
PHY-1001 : Pin misalignment score is improved from 204 to 203
PHY-1001 : Pin misalignment score is improved from 203 to 203
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.245986s wall, 0.234002s user + 0.031200s system = 0.265202s CPU (107.8%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 334 instances
RUN-1001 : 153 mslices, 129 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 567 nets
RUN-1001 : 404 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 21072, over cnt = 58(0%), over = 75, worst = 3
PHY-1002 : len = 21304, over cnt = 15(0%), over = 17, worst = 2
PHY-1002 : len = 21320, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 21496, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1936, tnet num: 565, tinst num: 332, tnode num: 2203, tedge num: 3183.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.157969s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (98.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.182424s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (102.6%)

PHY-1002 : len = 5032, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.015502s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (100.6%)

PHY-1002 : len = 5128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.532430s wall, 0.530403s user + 0.000000s system = 0.530403s CPU (99.6%)

PHY-1002 : len = 20168, over cnt = 55(0%), over = 58, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.364259s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (102.8%)

PHY-1002 : len = 19864, over cnt = 12(0%), over = 13, worst = 2
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.124100s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (100.6%)

PHY-1002 : len = 19752, over cnt = 4(0%), over = 5, worst = 2
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.046795s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (100.0%)

PHY-1002 : len = 19688, over cnt = 2(0%), over = 3, worst = 2
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.047846s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (97.8%)

PHY-1002 : len = 19688, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.014411s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (108.3%)

PHY-1002 : len = 19688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 :  0.341199s wall, 0.514803s user + 0.046800s system = 0.561604s CPU (164.6%)

PHY-1002 : len = 41944, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 41944
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.320456s wall, 2.418016s user + 0.109201s system = 2.527216s CPU (108.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.769291s wall, 2.886019s user + 0.156001s system = 3.042019s CPU (109.8%)

RUN-1004 : used memory is 232 MB, reserved memory is 204 MB, peak memory is 309 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Utilization Statistics
#lut                  562   out of   1520   36.97%
#reg                  116   out of   1520    7.63%
#le                   562
  #lut only           446   out of    562   79.36%
  #reg only             0   out of    562    0.00%
  #lut&reg            116   out of    562   20.64%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 334
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 567, pip num: 3976
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 402 valid insts, and 14153 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.943846s wall, 0.187201s user + 0.015600s system = 0.202801s CPU (10.4%)

RUN-1004 : used memory is 260 MB, reserved memory is 233 MB, peak memory is 309 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.118321s wall, 0.717605s user + 0.031200s system = 0.748805s CPU (24.0%)

RUN-1004 : used memory is 248 MB, reserved memory is 222 MB, peak memory is 309 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCD8080Ctrl as IO macro for instance u7
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 592/38 useful/useless nets, 456/34 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 41 distributor mux.
SYN-1016 : Merged 97 instances.
SYN-1015 : Optimize round 1, 221 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 555/12 useful/useless nets, 419/46 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 51 better
SYN-1014 : Optimize round 3
SYN-1032 : 555/0 useful/useless nets, 419/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Gate Statistics
#Basic gates          214
  #and                 37
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               1
  #MX21                41
  #FADD                 0
  #DFF                119
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               9
#MACRO_MUX            168

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |95     |119    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 603/7 useful/useless nets, 465/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 602/0 useful/useless nets, 464/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 733/0 useful/useless nets, 595/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 113 better
SYN-2501 : Optimize round 2
SYN-1032 : 729/0 useful/useless nets, 591/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1135/0 useful/useless nets, 997/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance U4/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 183 (3.15), #lev = 5 (3.27)
SYN-3001 : Mapper mapped 402 instances into 189 LUTs, name keeping = 82%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 918/0 useful/useless nets, 780/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 116 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 189 LUT to BLE ...
SYN-4008 : Packed 189 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1 nodes)...
SYN-4004 : #1: Packed 1 SEQ (0 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 73 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 189/427 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  116   out of   1520    7.63%
#le                   561
  #lut only           445   out of    561   79.32%
  #reg only             0   out of    561    0.00%
  #lut&reg            116   out of    561   20.68%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |561   |561   |116   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea LCD_8080ToRGB_gate.area" in  1.007515s wall, 0.842405s user + 0.171601s system = 1.014007s CPU (100.6%)

RUN-1004 : used memory is 250 MB, reserved memory is 224 MB, peak memory is 309 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 333 instances
RUN-1001 : 153 mslices, 128 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 566 nets
RUN-1001 : 404 nets have 2 pins
RUN-1001 : 95 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 331 instances, 281 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1930, tnet num: 564, tinst num: 331, tnode num: 2197, tedge num: 3174.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 564 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.075555s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (123.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 69639
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1650): len = 44639.9, overlap = 4.5
PHY-3002 : Step(1651): len = 30465.8, overlap = 2.75
PHY-3002 : Step(1652): len = 21547.6, overlap = 5.75
PHY-3002 : Step(1653): len = 17082.6, overlap = 5.5
PHY-3002 : Step(1654): len = 13901.2, overlap = 7.5
PHY-3002 : Step(1655): len = 12060.9, overlap = 8.25
PHY-3002 : Step(1656): len = 11118.5, overlap = 10.75
PHY-3002 : Step(1657): len = 10283.8, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.80536e-05
PHY-3002 : Step(1658): len = 10572.2, overlap = 10.5
PHY-3002 : Step(1659): len = 10676.8, overlap = 10.5
PHY-3002 : Step(1660): len = 10362.1, overlap = 10.25
PHY-3002 : Step(1661): len = 10633.6, overlap = 9.5
PHY-3002 : Step(1662): len = 10804.9, overlap = 7.25
PHY-3002 : Step(1663): len = 10553.8, overlap = 8.25
PHY-3002 : Step(1664): len = 10379.2, overlap = 8.25
PHY-3002 : Step(1665): len = 10203.3, overlap = 7.5
PHY-3002 : Step(1666): len = 10180, overlap = 7.5
PHY-3002 : Step(1667): len = 10163.1, overlap = 8
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.61072e-05
PHY-3002 : Step(1668): len = 10270.4, overlap = 8.5
PHY-3002 : Step(1669): len = 10296.6, overlap = 8
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000112214
PHY-3002 : Step(1670): len = 10655.1, overlap = 0.75
PHY-3002 : Step(1671): len = 10735.6, overlap = 0.75
PHY-3002 : Step(1672): len = 10571.2, overlap = 3
PHY-3002 : Step(1673): len = 10520.6, overlap = 5.25
PHY-3002 : Step(1674): len = 10602.3, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001661s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.91255e-06
PHY-3002 : Step(1675): len = 11025.6, overlap = 4.25
PHY-3002 : Step(1676): len = 11000.7, overlap = 4.5
PHY-3002 : Step(1677): len = 10967.3, overlap = 5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.82511e-06
PHY-3002 : Step(1678): len = 10922.9, overlap = 4.75
PHY-3002 : Step(1679): len = 10912.7, overlap = 4.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.96502e-05
PHY-3002 : Step(1680): len = 10972.1, overlap = 4.25
PHY-3002 : Step(1681): len = 10972.1, overlap = 4.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.21574e-06
PHY-3002 : Step(1682): len = 10960.7, overlap = 28.5
PHY-3002 : Step(1683): len = 10977.9, overlap = 28.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.84315e-05
PHY-3002 : Step(1684): len = 11111.6, overlap = 28.25
PHY-3002 : Step(1685): len = 11143.3, overlap = 28.25
PHY-3002 : Step(1686): len = 11580.1, overlap = 28
PHY-3002 : Step(1687): len = 11716.6, overlap = 27.75
PHY-3002 : Step(1688): len = 11648.7, overlap = 27.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.6863e-05
PHY-3002 : Step(1689): len = 11798.4, overlap = 27.25
PHY-3002 : Step(1690): len = 11798.4, overlap = 27.25
PHY-3002 : Step(1691): len = 11837, overlap = 26.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.3726e-05
PHY-3002 : Step(1692): len = 12391.2, overlap = 25.5
PHY-3002 : Step(1693): len = 12546.3, overlap = 25.25
PHY-3002 : Step(1694): len = 12792.7, overlap = 24.5
PHY-3002 : Step(1695): len = 12844.6, overlap = 25.5
PHY-3002 : Step(1696): len = 12886, overlap = 25.5
PHY-3002 : Step(1697): len = 13103.5, overlap = 24.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000147452
PHY-3002 : Step(1698): len = 13776, overlap = 23
PHY-3002 : Step(1699): len = 13908.1, overlap = 23
PHY-3002 : Step(1700): len = 14015.1, overlap = 23.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000294904
PHY-3002 : Step(1701): len = 14637, overlap = 22.75
PHY-3002 : Step(1702): len = 14969.2, overlap = 22.5
PHY-3002 : Step(1703): len = 15444.7, overlap = 22
PHY-3002 : Step(1704): len = 15509.9, overlap = 22.25
PHY-3002 : Step(1705): len = 15281.9, overlap = 22
PHY-3002 : Step(1706): len = 15238.7, overlap = 21.75
PHY-3002 : Step(1707): len = 15097.8, overlap = 22
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000556649
PHY-3002 : Step(1708): len = 15552.9, overlap = 20.75
PHY-3002 : Step(1709): len = 15762.3, overlap = 20.75
PHY-3002 : Step(1710): len = 16028.5, overlap = 21
PHY-3002 : Step(1711): len = 16224.7, overlap = 21.5
PHY-3002 : Step(1712): len = 16196.3, overlap = 21.25
PHY-3002 : Step(1713): len = 16166.8, overlap = 21.25
PHY-3002 : Step(1714): len = 16130.1, overlap = 21.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020856s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (149.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000737122
PHY-3002 : Step(1715): len = 17956.3, overlap = 5.5
PHY-3002 : Step(1716): len = 17740.8, overlap = 7.25
PHY-3002 : Step(1717): len = 17620.4, overlap = 9.75
PHY-3002 : Step(1718): len = 17521.4, overlap = 10.75
PHY-3002 : Step(1719): len = 17516.5, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00132996
PHY-3002 : Step(1720): len = 17677.3, overlap = 11
PHY-3002 : Step(1721): len = 17789, overlap = 10.25
PHY-3002 : Step(1722): len = 17860.8, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00265992
PHY-3002 : Step(1723): len = 17904, overlap = 9.75
PHY-3002 : Step(1724): len = 17958.3, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003105s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 18247.8, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 18319.8, Over = 0
RUN-1003 : finish command "place" in  1.067823s wall, 1.450809s user + 0.592804s system = 2.043613s CPU (191.4%)

RUN-1004 : used memory is 251 MB, reserved memory is 224 MB, peak memory is 309 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 215 to 199
PHY-1001 : Pin misalignment score is improved from 199 to 192
PHY-1001 : Pin misalignment score is improved from 192 to 191
PHY-1001 : Pin misalignment score is improved from 191 to 191
PHY-1001 : Pin local connectivity score is improved from 10 to 0
PHY-1001 : Pin misalignment score is improved from 195 to 195
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.234934s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (99.6%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 333 instances
RUN-1001 : 153 mslices, 128 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 566 nets
RUN-1001 : 404 nets have 2 pins
RUN-1001 : 95 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 21240, over cnt = 45(0%), over = 60, worst = 3
PHY-1002 : len = 21352, over cnt = 17(0%), over = 23, worst = 3
PHY-1002 : len = 21424, over cnt = 15(0%), over = 18, worst = 2
PHY-1002 : len = 21760, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1930, tnet num: 564, tinst num: 331, tnode num: 2197, tedge num: 3174.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 564 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.155455s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (120.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.105866s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (103.2%)

PHY-1002 : len = 4432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.542835s wall, 0.546003s user + 0.000000s system = 0.546003s CPU (100.6%)

PHY-1002 : len = 18360, over cnt = 54(0%), over = 61, worst = 3
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.396064s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (98.5%)

PHY-1002 : len = 17880, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.096362s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (97.1%)

PHY-1002 : len = 17784, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.083135s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (93.8%)

PHY-1002 : len = 17776, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.087783s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (106.6%)

PHY-1002 : len = 17744, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.052154s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (89.7%)

PHY-1002 : len = 17744, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.015357s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (203.2%)

PHY-1002 : len = 17744, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.018374s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (84.9%)

PHY-1002 : len = 17752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 :  0.345052s wall, 0.421203s user + 0.062400s system = 0.483603s CPU (140.2%)

PHY-1002 : len = 39392, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.007050s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (221.3%)

PHY-1002 : len = 39392, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 39392
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.407951s wall, 2.496016s user + 0.140401s system = 2.636417s CPU (109.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.842178s wall, 2.979619s user + 0.156001s system = 3.135620s CPU (110.3%)

RUN-1004 : used memory is 234 MB, reserved memory is 206 MB, peak memory is 312 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Utilization Statistics
#lut                  561   out of   1520   36.91%
#reg                  116   out of   1520    7.63%
#le                   561
  #lut only           445   out of    561   79.32%
  #reg only             0   out of    561    0.00%
  #lut&reg            116   out of    561   20.68%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 333
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 566, pip num: 3934
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 393 valid insts, and 14059 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.034882s wall, 3.088820s user + 0.000000s system = 3.088820s CPU (298.5%)

RUN-1004 : used memory is 237 MB, reserved memory is 208 MB, peak memory is 312 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.957505s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (4.0%)

RUN-1004 : used memory is 261 MB, reserved memory is 233 MB, peak memory is 312 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.184872s wall, 0.686404s user + 0.015600s system = 0.702005s CPU (22.0%)

RUN-1004 : used memory is 250 MB, reserved memory is 222 MB, peak memory is 312 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCD8080Ctrl as IO macro for instance u5
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 594/38 useful/useless nets, 458/34 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 41 distributor mux.
SYN-1016 : Merged 97 instances.
SYN-1015 : Optimize round 1, 221 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 557/12 useful/useless nets, 421/46 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 51 better
SYN-1014 : Optimize round 3
SYN-1032 : 557/0 useful/useless nets, 421/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Gate Statistics
#Basic gates          217
  #and                 38
  #nand                 0
  #or                   1
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               1
  #MX21                42
  #FADD                 0
  #DFF                119
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               9
#MACRO_MUX            168

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |98     |119    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 605/7 useful/useless nets, 467/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 604/0 useful/useless nets, 466/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 735/0 useful/useless nets, 597/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 113 better
SYN-2501 : Optimize round 2
SYN-1032 : 731/0 useful/useless nets, 593/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1137/0 useful/useless nets, 999/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 184 (3.15), #lev = 5 (3.28)
SYN-3001 : Mapper mapped 404 instances into 190 LUTs, name keeping = 82%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 918/0 useful/useless nets, 780/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 116 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 190 LUT to BLE ...
SYN-4008 : Packed 190 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1 nodes)...
SYN-4004 : #1: Packed 1 SEQ (0 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 74 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 190/427 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Utilization Statistics
#lut                  562   out of   1520   36.97%
#reg                  116   out of   1520    7.63%
#le                   562
  #lut only           446   out of    562   79.36%
  #reg only             0   out of    562    0.00%
  #lut&reg            116   out of    562   20.64%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |562   |562   |116   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea LCD_8080ToRGB_gate.area" in  1.055461s wall, 0.951606s user + 0.234002s system = 1.185608s CPU (112.3%)

RUN-1004 : used memory is 230 MB, reserved memory is 205 MB, peak memory is 312 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc1 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 334 instances
RUN-1001 : 153 mslices, 129 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 567 nets
RUN-1001 : 404 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 332 instances, 282 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1936, tnet num: 565, tinst num: 332, tnode num: 2203, tedge num: 3183.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.074258s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (105.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 68168.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.924464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1725): len = 43820.3, overlap = 4.5
PHY-3002 : Step(1726): len = 29853.4, overlap = 0
PHY-3002 : Step(1727): len = 22040.3, overlap = 5.5
PHY-3002 : Step(1728): len = 17289.3, overlap = 4.75
PHY-3002 : Step(1729): len = 14165.9, overlap = 4.75
PHY-3002 : Step(1730): len = 12120.4, overlap = 5.75
PHY-3002 : Step(1731): len = 11151.5, overlap = 7
PHY-3002 : Step(1732): len = 10332.1, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.8402e-05
PHY-3002 : Step(1733): len = 10481.5, overlap = 10.25
PHY-3002 : Step(1734): len = 10740.1, overlap = 10
PHY-3002 : Step(1735): len = 11399.3, overlap = 2.75
PHY-3002 : Step(1736): len = 10764.1, overlap = 7.5
PHY-3002 : Step(1737): len = 10616.7, overlap = 5.75
PHY-3002 : Step(1738): len = 10626.7, overlap = 5.75
PHY-3002 : Step(1739): len = 10590.1, overlap = 6
PHY-3002 : Step(1740): len = 10320.7, overlap = 5.75
PHY-3002 : Step(1741): len = 10311.2, overlap = 5.5
PHY-3002 : Step(1742): len = 10450.9, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.68039e-05
PHY-3002 : Step(1743): len = 10528.6, overlap = 5
PHY-3002 : Step(1744): len = 10556.5, overlap = 5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000113608
PHY-3002 : Step(1745): len = 10847.1, overlap = 0.75
PHY-3002 : Step(1746): len = 10917.2, overlap = 1
PHY-3002 : Step(1747): len = 10791.1, overlap = 3.25
PHY-3002 : Step(1748): len = 10747.5, overlap = 5.5
PHY-3002 : Step(1749): len = 10812.3, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001615s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.924464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.90838e-06
PHY-3002 : Step(1750): len = 11536.8, overlap = 5
PHY-3002 : Step(1751): len = 11512.3, overlap = 5.75
PHY-3002 : Step(1752): len = 11399.9, overlap = 6
PHY-3002 : Step(1753): len = 11355.7, overlap = 6
PHY-3002 : Step(1754): len = 11355.7, overlap = 6
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.18168e-05
PHY-3002 : Step(1755): len = 11349.3, overlap = 6
PHY-3002 : Step(1756): len = 11349.3, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.36335e-05
PHY-3002 : Step(1757): len = 11393.2, overlap = 6
PHY-3002 : Step(1758): len = 11393.2, overlap = 6
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.924464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.50132e-05
PHY-3002 : Step(1759): len = 11411.9, overlap = 28.25
PHY-3002 : Step(1760): len = 11421.9, overlap = 28.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.00264e-05
PHY-3002 : Step(1761): len = 11562.9, overlap = 28.25
PHY-3002 : Step(1762): len = 11638, overlap = 28
PHY-3002 : Step(1763): len = 12473, overlap = 26.25
PHY-3002 : Step(1764): len = 12805.7, overlap = 25.75
PHY-3002 : Step(1765): len = 12411, overlap = 25.75
PHY-3002 : Step(1766): len = 12168.5, overlap = 24.5
PHY-3002 : Step(1767): len = 12059.8, overlap = 25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.00529e-05
PHY-3002 : Step(1768): len = 12463.3, overlap = 24.75
PHY-3002 : Step(1769): len = 12971.6, overlap = 23.75
PHY-3002 : Step(1770): len = 13270.5, overlap = 23.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000120106
PHY-3002 : Step(1771): len = 13781, overlap = 23.5
PHY-3002 : Step(1772): len = 13898.7, overlap = 23.5
PHY-3002 : Step(1773): len = 14063.3, overlap = 23.75
PHY-3002 : Step(1774): len = 14123.9, overlap = 24.25
PHY-3002 : Step(1775): len = 14172.2, overlap = 24.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000240211
PHY-3002 : Step(1776): len = 14614.7, overlap = 23
PHY-3002 : Step(1777): len = 14834.5, overlap = 23.5
PHY-3002 : Step(1778): len = 15188.1, overlap = 23.25
PHY-3002 : Step(1779): len = 15244, overlap = 23.25
PHY-3002 : Step(1780): len = 15135.9, overlap = 22.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00047373
PHY-3002 : Step(1781): len = 15742.2, overlap = 22.5
PHY-3002 : Step(1782): len = 16035.5, overlap = 22.25
PHY-3002 : Step(1783): len = 16129, overlap = 21.5
PHY-3002 : Step(1784): len = 16037.9, overlap = 21.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021832s wall, 0.015600s user + 0.078001s system = 0.093601s CPU (428.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000654352
PHY-3002 : Step(1785): len = 17443.5, overlap = 5
PHY-3002 : Step(1786): len = 17254.6, overlap = 8
PHY-3002 : Step(1787): len = 17241, overlap = 9.5
PHY-3002 : Step(1788): len = 17231.8, overlap = 10.5
PHY-3002 : Step(1789): len = 17178.4, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0013087
PHY-3002 : Step(1790): len = 17390.7, overlap = 10.25
PHY-3002 : Step(1791): len = 17521.4, overlap = 10.75
PHY-3002 : Step(1792): len = 17561.7, overlap = 11
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00261741
PHY-3002 : Step(1793): len = 17639.9, overlap = 11.25
PHY-3002 : Step(1794): len = 17688, overlap = 11.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003188s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 18131.5, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 750 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 3.
PHY-3001 : Final: Len = 18189.5, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 226 to 201
PHY-1001 : Pin misalignment score is improved from 201 to 198
PHY-1001 : Pin misalignment score is improved from 198 to 198
PHY-1001 : Pin local connectivity score is improved from 13 to 0
PHY-1001 : Pin misalignment score is improved from 204 to 203
PHY-1001 : Pin misalignment score is improved from 203 to 203
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.240166s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (110.4%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 334 instances
RUN-1001 : 153 mslices, 129 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 567 nets
RUN-1001 : 404 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 21072, over cnt = 58(0%), over = 75, worst = 3
PHY-1002 : len = 21304, over cnt = 15(0%), over = 17, worst = 2
PHY-1002 : len = 21320, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 21496, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1936, tnet num: 565, tinst num: 332, tnode num: 2203, tedge num: 3183.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.153281s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (112.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.178837s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (96.0%)

PHY-1002 : len = 5032, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.017822s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (87.5%)

PHY-1002 : len = 5128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.528014s wall, 0.530403s user + 0.000000s system = 0.530403s CPU (100.5%)

PHY-1002 : len = 20168, over cnt = 55(0%), over = 58, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.367513s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (97.6%)

PHY-1002 : len = 19864, over cnt = 12(0%), over = 13, worst = 2
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.122527s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (89.1%)

PHY-1002 : len = 19752, over cnt = 4(0%), over = 5, worst = 2
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.045429s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (137.4%)

PHY-1002 : len = 19688, over cnt = 2(0%), over = 3, worst = 2
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.048415s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (161.1%)

PHY-1002 : len = 19688, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.014846s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (105.1%)

PHY-1002 : len = 19688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 :  0.335759s wall, 0.390002s user + 0.015600s system = 0.405603s CPU (120.8%)

PHY-1002 : len = 41944, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 41944
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.321756s wall, 2.371215s user + 0.124801s system = 2.496016s CPU (107.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.761413s wall, 2.854818s user + 0.140401s system = 2.995219s CPU (108.5%)

RUN-1004 : used memory is 235 MB, reserved memory is 207 MB, peak memory is 312 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Utilization Statistics
#lut                  562   out of   1520   36.97%
#reg                  116   out of   1520    7.63%
#le                   562
  #lut only           446   out of    562   79.36%
  #reg only             0   out of    562    0.00%
  #lut&reg            116   out of    562   20.64%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 334
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 567, pip num: 3976
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 402 valid insts, and 14153 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.934268s wall, 0.124801s user + 0.062400s system = 0.187201s CPU (9.7%)

RUN-1004 : used memory is 262 MB, reserved memory is 234 MB, peak memory is 312 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.104176s wall, 0.717605s user + 0.062400s system = 0.780005s CPU (25.1%)

RUN-1004 : used memory is 250 MB, reserved memory is 224 MB, peak memory is 312 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v
HDL-1007 : analyze verilog file E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCD8080Ctrl as IO macro for instance u5
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 593/38 useful/useless nets, 457/34 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 41 distributor mux.
SYN-1016 : Merged 97 instances.
SYN-1015 : Optimize round 1, 221 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 556/12 useful/useless nets, 420/46 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 51 better
SYN-1014 : Optimize round 3
SYN-1032 : 556/0 useful/useless nets, 420/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Gate Statistics
#Basic gates          216
  #and                 37
  #nand                 0
  #or                   1
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               1
  #MX21                42
  #FADD                 0
  #DFF                119
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               9
#MACRO_MUX            168

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |97     |119    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 604/7 useful/useless nets, 466/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 603/0 useful/useless nets, 465/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 733/0 useful/useless nets, 595/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 113 better
SYN-2501 : Optimize round 2
SYN-1032 : 729/0 useful/useless nets, 591/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1135/0 useful/useless nets, 997/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 184 (3.14), #lev = 5 (3.28)
SYN-3001 : Mapper mapped 402 instances into 190 LUTs, name keeping = 82%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 918/0 useful/useless nets, 780/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 116 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 190 LUT to BLE ...
SYN-4008 : Packed 190 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1 nodes)...
SYN-4004 : #1: Packed 1 SEQ (0 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 74 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 190/427 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Utilization Statistics
#lut                  562   out of   1520   36.97%
#reg                  116   out of   1520    7.63%
#le                   562
  #lut only           446   out of    562   79.36%
  #reg only             0   out of    562    0.00%
  #lut&reg            116   out of    562   20.64%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |562   |562   |116   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc3 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 334 instances
RUN-1001 : 153 mslices, 129 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 567 nets
RUN-1001 : 404 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 332 instances, 282 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1934, tnet num: 565, tinst num: 332, tnode num: 2201, tedge num: 3179.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.071646s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (108.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 68168.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.924464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1795): len = 43911.6, overlap = 4.5
PHY-3002 : Step(1796): len = 30041.6, overlap = 0
PHY-3002 : Step(1797): len = 22055, overlap = 5.75
PHY-3002 : Step(1798): len = 17354.1, overlap = 4.75
PHY-3002 : Step(1799): len = 14011.2, overlap = 4.75
PHY-3002 : Step(1800): len = 12140.3, overlap = 5.75
PHY-3002 : Step(1801): len = 11113.8, overlap = 7.25
PHY-3002 : Step(1802): len = 10373.2, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.51196e-05
PHY-3002 : Step(1803): len = 10489.9, overlap = 10
PHY-3002 : Step(1804): len = 10694, overlap = 10
PHY-3002 : Step(1805): len = 11094.2, overlap = 4
PHY-3002 : Step(1806): len = 10567.1, overlap = 7.5
PHY-3002 : Step(1807): len = 10517.8, overlap = 6
PHY-3002 : Step(1808): len = 10582.3, overlap = 5.75
PHY-3002 : Step(1809): len = 10418.2, overlap = 5.75
PHY-3002 : Step(1810): len = 10382.4, overlap = 5.5
PHY-3002 : Step(1811): len = 10371.8, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.02392e-05
PHY-3002 : Step(1812): len = 10465.7, overlap = 5.25
PHY-3002 : Step(1813): len = 10509.3, overlap = 4.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000100478
PHY-3002 : Step(1814): len = 10760.7, overlap = 2.5
PHY-3002 : Step(1815): len = 10807, overlap = 0.5
PHY-3002 : Step(1816): len = 10683.3, overlap = 2.75
PHY-3002 : Step(1817): len = 10645.3, overlap = 5.25
PHY-3002 : Step(1818): len = 10659.1, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001781s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.924464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.10526e-06
PHY-3002 : Step(1819): len = 11470, overlap = 5.25
PHY-3002 : Step(1820): len = 11392.1, overlap = 6
PHY-3002 : Step(1821): len = 11336.8, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.02105e-05
PHY-3002 : Step(1822): len = 11297.5, overlap = 6
PHY-3002 : Step(1823): len = 11293.8, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.0421e-05
PHY-3002 : Step(1824): len = 11355.7, overlap = 6.25
PHY-3002 : Step(1825): len = 11355.7, overlap = 6.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.924464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.5687e-05
PHY-3002 : Step(1826): len = 11343, overlap = 27.25
PHY-3002 : Step(1827): len = 11352.6, overlap = 27.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.1374e-05
PHY-3002 : Step(1828): len = 11531.2, overlap = 27.75
PHY-3002 : Step(1829): len = 11579.4, overlap = 28
PHY-3002 : Step(1830): len = 12235.6, overlap = 26.5
PHY-3002 : Step(1831): len = 12364.6, overlap = 26
PHY-3002 : Step(1832): len = 12386, overlap = 25.5
PHY-3002 : Step(1833): len = 12394, overlap = 25.5
PHY-3002 : Step(1834): len = 12334.6, overlap = 26.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.27479e-05
PHY-3002 : Step(1835): len = 12566, overlap = 26.75
PHY-3002 : Step(1836): len = 12681.7, overlap = 26.25
PHY-3002 : Step(1837): len = 12989.5, overlap = 25.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000125496
PHY-3002 : Step(1838): len = 13407.4, overlap = 24.5
PHY-3002 : Step(1839): len = 14030.2, overlap = 24.25
PHY-3002 : Step(1840): len = 14200.2, overlap = 24.25
PHY-3002 : Step(1841): len = 14375.8, overlap = 24
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000250992
PHY-3002 : Step(1842): len = 14669.2, overlap = 24
PHY-3002 : Step(1843): len = 14923.3, overlap = 23.75
PHY-3002 : Step(1844): len = 15202, overlap = 23.25
PHY-3002 : Step(1845): len = 15352.2, overlap = 22.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000501983
PHY-3002 : Step(1846): len = 15641.4, overlap = 21.25
PHY-3002 : Step(1847): len = 15840.6, overlap = 21.5
PHY-3002 : Step(1848): len = 15921.1, overlap = 21.5
PHY-3002 : Step(1849): len = 15880.6, overlap = 21.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00100397
PHY-3002 : Step(1850): len = 16209, overlap = 20.75
PHY-3002 : Step(1851): len = 16427.4, overlap = 21.25
PHY-3002 : Step(1852): len = 16519.9, overlap = 20.75
PHY-3002 : Step(1853): len = 16624.8, overlap = 20
PHY-3002 : Step(1854): len = 16740, overlap = 19.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026223s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (59.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000978176
PHY-3002 : Step(1855): len = 18589.4, overlap = 5
PHY-3002 : Step(1856): len = 18279.5, overlap = 8.5
PHY-3002 : Step(1857): len = 18143.6, overlap = 9.5
PHY-3002 : Step(1858): len = 18095.9, overlap = 9
PHY-3002 : Step(1859): len = 18115.7, overlap = 8.75
PHY-3002 : Step(1860): len = 18097.3, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00195635
PHY-3002 : Step(1861): len = 18214.4, overlap = 9.5
PHY-3002 : Step(1862): len = 18292.1, overlap = 9.5
PHY-3002 : Step(1863): len = 18259.1, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00372009
PHY-3002 : Step(1864): len = 18305.7, overlap = 9
PHY-3002 : Step(1865): len = 18343.7, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003635s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (429.2%)

PHY-3001 : Legalized: Len = 18572.2, Over = 0
PHY-3001 : Final: Len = 18572.2, Over = 0
RUN-1003 : finish command "place" in  1.244905s wall, 1.731611s user + 0.436803s system = 2.168414s CPU (174.2%)

RUN-1004 : used memory is 247 MB, reserved memory is 226 MB, peak memory is 312 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 232 to 202
PHY-1001 : Pin misalignment score is improved from 202 to 201
PHY-1001 : Pin misalignment score is improved from 201 to 201
PHY-1001 : Pin local connectivity score is improved from 8 to 0
PHY-1001 : Pin misalignment score is improved from 204 to 204
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.206653s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (98.1%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 334 instances
RUN-1001 : 153 mslices, 129 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 567 nets
RUN-1001 : 404 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 21528, over cnt = 45(0%), over = 68, worst = 6
PHY-1002 : len = 21640, over cnt = 23(0%), over = 30, worst = 4
PHY-1002 : len = 21720, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 21976, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1934, tnet num: 565, tinst num: 332, tnode num: 2201, tedge num: 3179.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.176987s wall, 0.202801s user + 0.015600s system = 0.218401s CPU (123.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.114147s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (95.7%)

PHY-1002 : len = 5016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.574957s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (100.4%)

PHY-1002 : len = 19360, over cnt = 52(0%), over = 53, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.376316s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (99.5%)

PHY-1002 : len = 18872, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.103534s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (90.4%)

PHY-1002 : len = 18864, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.085413s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (109.6%)

PHY-1002 : len = 18832, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.043813s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (106.8%)

PHY-1002 : len = 18832, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.024869s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (62.7%)

PHY-1002 : len = 18832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 :  0.366464s wall, 0.561604s user + 0.062400s system = 0.624004s CPU (170.3%)

PHY-1002 : len = 42032, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 42032
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.396084s wall, 2.511616s user + 0.109201s system = 2.620817s CPU (109.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.827612s wall, 2.995219s user + 0.140401s system = 3.135620s CPU (110.9%)

RUN-1004 : used memory is 232 MB, reserved memory is 210 MB, peak memory is 312 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Utilization Statistics
#lut                  562   out of   1520   36.97%
#reg                  116   out of   1520    7.63%
#le                   562
  #lut only           446   out of    562   79.36%
  #reg only             0   out of    562    0.00%
  #lut&reg            116   out of    562   20.64%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 334
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 567, pip num: 4023
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 410 valid insts, and 14252 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.014753s wall, 3.088820s user + 0.015600s system = 3.104420s CPU (305.9%)

RUN-1004 : used memory is 235 MB, reserved memory is 213 MB, peak memory is 312 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.887227s wall, 0.124801s user + 0.031200s system = 0.156001s CPU (8.3%)

RUN-1004 : used memory is 260 MB, reserved memory is 238 MB, peak memory is 312 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.123903s wall, 0.748805s user + 0.046800s system = 0.795605s CPU (25.5%)

RUN-1004 : used memory is 248 MB, reserved memory is 227 MB, peak memory is 312 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCD8080Ctrl as IO macro for instance u5
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 593/38 useful/useless nets, 457/34 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 41 distributor mux.
SYN-1016 : Merged 97 instances.
SYN-1015 : Optimize round 1, 221 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 556/12 useful/useless nets, 420/46 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 51 better
SYN-1014 : Optimize round 3
SYN-1032 : 556/0 useful/useless nets, 420/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Gate Statistics
#Basic gates          216
  #and                 37
  #nand                 0
  #or                   1
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 16
  #bufif1               1
  #MX21                42
  #FADD                 0
  #DFF                119
  #LATCH                0
#MACRO_ADD             22
#MACRO_EQ               9
#MACRO_MUX            168

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |97     |119    |33     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 604/7 useful/useless nets, 466/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 603/0 useful/useless nets, 465/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 735/0 useful/useless nets, 597/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 113 better
SYN-2501 : Optimize round 2
SYN-1032 : 731/0 useful/useless nets, 593/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 22 macro adder
SYN-1032 : 1137/0 useful/useless nets, 999/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 184 (3.14), #lev = 5 (3.28)
SYN-3001 : Mapper mapped 404 instances into 190 LUTs, name keeping = 82%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 918/0 useful/useless nets, 780/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 116 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 306 adder to BLE ...
SYN-4008 : Packed 306 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 190 LUT to BLE ...
SYN-4008 : Packed 190 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1 nodes)...
SYN-4004 : #1: Packed 1 SEQ (0 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 74 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 190/427 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Utilization Statistics
#lut                  562   out of   1520   36.97%
#reg                  116   out of   1520    7.63%
#le                   562
  #lut only           446   out of    562   79.36%
  #reg only             0   out of    562    0.00%
  #lut&reg            116   out of    562   20.64%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |562   |562   |116   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc3 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 334 instances
RUN-1001 : 153 mslices, 129 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 567 nets
RUN-1001 : 404 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 332 instances, 282 slices, 22 macros(186 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1934, tnet num: 565, tinst num: 332, tnode num: 2201, tedge num: 3179.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.069179s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (90.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 68168.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.924464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1866): len = 43977.7, overlap = 4.5
PHY-3002 : Step(1867): len = 30177.6, overlap = 0
PHY-3002 : Step(1868): len = 22328.4, overlap = 5.75
PHY-3002 : Step(1869): len = 17682, overlap = 4.75
PHY-3002 : Step(1870): len = 14097, overlap = 4.75
PHY-3002 : Step(1871): len = 12171.8, overlap = 5.25
PHY-3002 : Step(1872): len = 10966.9, overlap = 8.75
PHY-3002 : Step(1873): len = 10306.5, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.31693e-05
PHY-3002 : Step(1874): len = 10435.7, overlap = 11
PHY-3002 : Step(1875): len = 10605.7, overlap = 10.75
PHY-3002 : Step(1876): len = 11254.3, overlap = 5
PHY-3002 : Step(1877): len = 10769.5, overlap = 9
PHY-3002 : Step(1878): len = 10467.2, overlap = 6.75
PHY-3002 : Step(1879): len = 10415.5, overlap = 6.75
PHY-3002 : Step(1880): len = 10306.9, overlap = 7
PHY-3002 : Step(1881): len = 10297.2, overlap = 6.5
PHY-3002 : Step(1882): len = 10327.4, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.63387e-05
PHY-3002 : Step(1883): len = 10426, overlap = 6
PHY-3002 : Step(1884): len = 10448.8, overlap = 6
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.26773e-05
PHY-3002 : Step(1885): len = 10693.6, overlap = 3.75
PHY-3002 : Step(1886): len = 10758.5, overlap = 3.75
PHY-3002 : Step(1887): len = 10741.1, overlap = 3
PHY-3002 : Step(1888): len = 10784.9, overlap = 2.75
PHY-3002 : Step(1889): len = 10825.2, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001823s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.924464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.74114e-06
PHY-3002 : Step(1890): len = 11489, overlap = 5.5
PHY-3002 : Step(1891): len = 11463.7, overlap = 5.5
PHY-3002 : Step(1892): len = 11377, overlap = 5.75
PHY-3002 : Step(1893): len = 11355.3, overlap = 5.75
PHY-3002 : Step(1894): len = 11344.3, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.14823e-05
PHY-3002 : Step(1895): len = 11311.6, overlap = 6
PHY-3002 : Step(1896): len = 11311.2, overlap = 6
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.29646e-05
PHY-3002 : Step(1897): len = 11363.1, overlap = 6
PHY-3002 : Step(1898): len = 11385.8, overlap = 6
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.924464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.83849e-05
PHY-3002 : Step(1899): len = 11379.4, overlap = 26.75
PHY-3002 : Step(1900): len = 11402.3, overlap = 26.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.67698e-05
PHY-3002 : Step(1901): len = 11707.3, overlap = 26.5
PHY-3002 : Step(1902): len = 11825.8, overlap = 27.25
PHY-3002 : Step(1903): len = 12643.5, overlap = 25
PHY-3002 : Step(1904): len = 12794.8, overlap = 24.75
PHY-3002 : Step(1905): len = 12715.2, overlap = 24.5
PHY-3002 : Step(1906): len = 12699.8, overlap = 24
PHY-3002 : Step(1907): len = 12397.1, overlap = 24.75
PHY-3002 : Step(1908): len = 12325.5, overlap = 25.25
PHY-3002 : Step(1909): len = 12325.5, overlap = 25.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.35395e-05
PHY-3002 : Step(1910): len = 12704.4, overlap = 24.25
PHY-3002 : Step(1911): len = 12793.6, overlap = 23.5
PHY-3002 : Step(1912): len = 13041.4, overlap = 23.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000147079
PHY-3002 : Step(1913): len = 13979.4, overlap = 23.5
PHY-3002 : Step(1914): len = 14192.4, overlap = 23
PHY-3002 : Step(1915): len = 14210.8, overlap = 23
PHY-3002 : Step(1916): len = 14231.6, overlap = 23.25
PHY-3002 : Step(1917): len = 14295.4, overlap = 24
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000294158
PHY-3002 : Step(1918): len = 14778.8, overlap = 23.5
PHY-3002 : Step(1919): len = 15066.2, overlap = 23
PHY-3002 : Step(1920): len = 15445.2, overlap = 23
PHY-3002 : Step(1921): len = 15596.7, overlap = 21.5
PHY-3002 : Step(1922): len = 15483.9, overlap = 21.75
PHY-3002 : Step(1923): len = 15346.6, overlap = 21.25
PHY-3002 : Step(1924): len = 15304.3, overlap = 21.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000539691
PHY-3002 : Step(1925): len = 15731.2, overlap = 21.25
PHY-3002 : Step(1926): len = 15870.6, overlap = 21.25
PHY-3002 : Step(1927): len = 15969.3, overlap = 20.75
PHY-3002 : Step(1928): len = 15994.2, overlap = 21
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00107938
PHY-3002 : Step(1929): len = 16419.6, overlap = 20.25
PHY-3002 : Step(1930): len = 16686.1, overlap = 19.25
PHY-3002 : Step(1931): len = 16637.4, overlap = 19.5
PHY-3002 : Step(1932): len = 16617.5, overlap = 19
PHY-3002 : Step(1933): len = 16687.2, overlap = 18.75
PHY-3002 : Step(1934): len = 16797.6, overlap = 20.25
PHY-3002 : Step(1935): len = 17049.9, overlap = 20
PHY-3002 : Step(1936): len = 17145.3, overlap = 19.75
PHY-3002 : Step(1937): len = 17173, overlap = 19.5
PHY-3002 : Step(1938): len = 17161.4, overlap = 18.5
PHY-3002 : Step(1939): len = 17161.4, overlap = 18.25
PHY-3002 : Step(1940): len = 17171, overlap = 18.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0017906
PHY-3002 : Step(1941): len = 17308, overlap = 18.75
PHY-3002 : Step(1942): len = 17399.2, overlap = 19
PHY-3002 : Step(1943): len = 17545.4, overlap = 18.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00318212
PHY-3002 : Step(1944): len = 17580.9, overlap = 18.5
PHY-3002 : Step(1945): len = 17807.7, overlap = 18.5
PHY-3002 : Step(1946): len = 18143.7, overlap = 18.75
PHY-3002 : Step(1947): len = 18143.3, overlap = 18
PHY-3002 : Step(1948): len = 18123.3, overlap = 18.25
PHY-3002 : Step(1949): len = 18132.1, overlap = 18.25
PHY-3002 : Step(1950): len = 18151.9, overlap = 18.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00636424
PHY-3002 : Step(1951): len = 18199.2, overlap = 18.25
PHY-3002 : Step(1952): len = 18256.9, overlap = 18
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030031s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (103.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.924464
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0014365
PHY-3002 : Step(1953): len = 18972.3, overlap = 6.25
PHY-3002 : Step(1954): len = 18677.3, overlap = 6.75
PHY-3002 : Step(1955): len = 18697.5, overlap = 7.5
PHY-3002 : Step(1956): len = 18662.7, overlap = 7.25
PHY-3002 : Step(1957): len = 18641.9, overlap = 8.25
PHY-3002 : Step(1958): len = 18608.1, overlap = 8.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00287299
PHY-3002 : Step(1959): len = 18692, overlap = 9
PHY-3002 : Step(1960): len = 18745.7, overlap = 7.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00533567
PHY-3002 : Step(1961): len = 18785.1, overlap = 7.75
PHY-3002 : Step(1962): len = 18817.9, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004131s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 19079.3, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 750 tiles.
PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 2.
PHY-3001 : Final: Len = 19135.3, Over = 0
RUN-1003 : finish command "place" in  1.572940s wall, 2.184014s user + 0.670804s system = 2.854818s CPU (181.5%)

RUN-1004 : used memory is 250 MB, reserved memory is 229 MB, peak memory is 312 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 225 to 200
PHY-1001 : Pin misalignment score is improved from 200 to 193
PHY-1001 : Pin misalignment score is improved from 193 to 192
PHY-1001 : Pin misalignment score is improved from 192 to 192
PHY-1001 : Pin local connectivity score is improved from 13 to 0
PHY-1001 : Pin misalignment score is improved from 198 to 198
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.270176s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (103.9%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 334 instances
RUN-1001 : 153 mslices, 129 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 567 nets
RUN-1001 : 404 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 22896, over cnt = 52(0%), over = 69, worst = 6
PHY-1002 : len = 23024, over cnt = 27(0%), over = 33, worst = 3
PHY-1002 : len = 23120, over cnt = 28(0%), over = 29, worst = 2
PHY-1002 : len = 23560, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 23632, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1934, tnet num: 565, tinst num: 332, tnode num: 2201, tedge num: 3179.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 565 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.185767s wall, 0.187201s user + 0.015600s system = 0.202801s CPU (109.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.135374s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (103.7%)

PHY-1002 : len = 4472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.706441s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (101.6%)

PHY-1002 : len = 19424, over cnt = 55(0%), over = 58, worst = 3
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.478262s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (97.9%)

PHY-1002 : len = 19016, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.123137s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (114.0%)

PHY-1002 : len = 18888, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.082541s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (94.5%)

PHY-1002 : len = 18888, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.076685s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (101.7%)

PHY-1002 : len = 18888, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.055394s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (84.5%)

PHY-1002 : len = 18896, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.059146s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (79.1%)

PHY-1002 : len = 18896, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.053689s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (87.2%)

PHY-1002 : len = 18896, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.044422s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (105.4%)

PHY-1002 : len = 18920, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 9 =====
PHY-1001 :  0.024039s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (129.8%)

PHY-1002 : len = 18912, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 10 =====
PHY-1001 :  0.015247s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (102.3%)

PHY-1002 : len = 18928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 :  0.374098s wall, 0.530403s user + 0.015600s system = 0.546003s CPU (146.0%)

PHY-1002 : len = 41600, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 41600
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.004452s wall, 3.042019s user + 0.062400s system = 3.104420s CPU (103.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.513034s wall, 3.556823s user + 0.093601s system = 3.650423s CPU (103.9%)

RUN-1004 : used memory is 232 MB, reserved memory is 210 MB, peak memory is 312 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Utilization Statistics
#lut                  562   out of   1520   36.97%
#reg                  116   out of   1520    7.63%
#le                   562
  #lut only           446   out of    562   79.36%
  #reg only             0   out of    562    0.00%
  #lut&reg            116   out of    562   20.64%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 334
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 567, pip num: 4026
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 415 valid insts, and 14271 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.220743s wall, 3.338421s user + 0.046800s system = 3.385222s CPU (277.3%)

RUN-1004 : used memory is 235 MB, reserved memory is 213 MB, peak memory is 312 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.894515s wall, 0.234002s user + 0.015600s system = 0.249602s CPU (13.2%)

RUN-1004 : used memory is 258 MB, reserved memory is 236 MB, peak memory is 312 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.059441s wall, 0.764405s user + 0.046800s system = 0.811205s CPU (26.5%)

RUN-1004 : used memory is 248 MB, reserved memory is 227 MB, peak memory is 312 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCD8080Ctrl as IO macro for instance u5
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 594/37 useful/useless nets, 458/33 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 41 distributor mux.
SYN-1016 : Merged 97 instances.
SYN-1015 : Optimize round 1, 219 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 556/13 useful/useless nets, 420/46 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 51 better
SYN-1014 : Optimize round 3
SYN-1032 : 556/0 useful/useless nets, 420/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Gate Statistics
#Basic gates          215
  #and                 37
  #nand                 0
  #or                   1
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 15
  #bufif1               1
  #MX21                42
  #FADD                 0
  #DFF                119
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               9
#MACRO_MUX            168

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |96     |119    |34     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 604/7 useful/useless nets, 466/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 603/0 useful/useless nets, 465/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 735/0 useful/useless nets, 597/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 113 better
SYN-2501 : Optimize round 2
SYN-1032 : 731/0 useful/useless nets, 593/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1154/0 useful/useless nets, 1016/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.08 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 184 (3.14), #lev = 5 (3.30)
SYN-3001 : Mapper mapped 403 instances into 189 LUTs, name keeping = 82%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 935/0 useful/useless nets, 797/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 116 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 324 adder to BLE ...
SYN-4008 : Packed 324 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 189 LUT to BLE ...
SYN-4008 : Packed 189 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1 nodes)...
SYN-4004 : #1: Packed 1 SEQ (0 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 73 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 189/435 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Utilization Statistics
#lut                  579   out of   1520   38.09%
#reg                  116   out of   1520    7.63%
#le                   579
  #lut only           463   out of    579   79.97%
  #reg only             0   out of    579    0.00%
  #lut&reg            116   out of    579   20.03%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |579   |579   |116   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea LCD_8080ToRGB_gate.area" in  1.136613s wall, 0.904806s user + 0.187201s system = 1.092007s CPU (96.1%)

RUN-1004 : used memory is 240 MB, reserved memory is 229 MB, peak memory is 312 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc3 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 342 instances
RUN-1001 : 162 mslices, 128 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 575 nets
RUN-1001 : 412 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 18 nets have [6 - 10] pins
RUN-1001 : 43 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 340 instances, 290 slices, 23 macros(195 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1965, tnet num: 573, tinst num: 340, tnode num: 2232, tedge num: 3225.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.058024s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (107.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 70589.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.922321
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1963): len = 45906.8, overlap = 4.5
PHY-3002 : Step(1964): len = 29123.3, overlap = 0
PHY-3002 : Step(1965): len = 21619.7, overlap = 5
PHY-3002 : Step(1966): len = 16754.8, overlap = 2.25
PHY-3002 : Step(1967): len = 13831.9, overlap = 5.25
PHY-3002 : Step(1968): len = 12326.4, overlap = 6
PHY-3002 : Step(1969): len = 11167.9, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.28316e-05
PHY-3002 : Step(1970): len = 11482.3, overlap = 3.25
PHY-3002 : Step(1971): len = 12023.5, overlap = 5
PHY-3002 : Step(1972): len = 12047.1, overlap = 1.5
PHY-3002 : Step(1973): len = 11877, overlap = 1.5
PHY-3002 : Step(1974): len = 11467.9, overlap = 1.75
PHY-3002 : Step(1975): len = 11180.9, overlap = 1.5
PHY-3002 : Step(1976): len = 10864.7, overlap = 3
PHY-3002 : Step(1977): len = 10862, overlap = 3.5
PHY-3002 : Step(1978): len = 10852.1, overlap = 3.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000105663
PHY-3002 : Step(1979): len = 10742.7, overlap = 4
PHY-3002 : Step(1980): len = 10728.3, overlap = 4
PHY-3002 : Step(1981): len = 10684.1, overlap = 4.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000211326
PHY-3002 : Step(1982): len = 10777.9, overlap = 4.25
PHY-3002 : Step(1983): len = 10848.5, overlap = 4.25
PHY-3002 : Step(1984): len = 10811.6, overlap = 4
PHY-3002 : Step(1985): len = 10820.3, overlap = 4
PHY-3002 : Step(1986): len = 10976.9, overlap = 2
PHY-3002 : Step(1987): len = 10912.1, overlap = 2.5
PHY-3002 : Step(1988): len = 10916.3, overlap = 3
PHY-3002 : Step(1989): len = 10651.8, overlap = 3.25
PHY-3002 : Step(1990): len = 10533.1, overlap = 4.75
PHY-3002 : Step(1991): len = 10452.8, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001870s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (1668.3%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.922321
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.34348e-06
PHY-3002 : Step(1992): len = 10684, overlap = 11
PHY-3002 : Step(1993): len = 10684, overlap = 11
PHY-3002 : Step(1994): len = 10645.7, overlap = 11.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.2687e-05
PHY-3002 : Step(1995): len = 10619.1, overlap = 11.25
PHY-3002 : Step(1996): len = 10619.1, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.53739e-05
PHY-3002 : Step(1997): len = 10627.9, overlap = 11.25
PHY-3002 : Step(1998): len = 10627.9, overlap = 11.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.922321
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.3862e-06
PHY-3002 : Step(1999): len = 10628.5, overlap = 30.75
PHY-3002 : Step(2000): len = 10628.5, overlap = 30.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.67724e-05
PHY-3002 : Step(2001): len = 10745.5, overlap = 30
PHY-3002 : Step(2002): len = 10775.2, overlap = 30.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.35448e-05
PHY-3002 : Step(2003): len = 11002.7, overlap = 29.25
PHY-3002 : Step(2004): len = 11149.1, overlap = 28.5
PHY-3002 : Step(2005): len = 12440.2, overlap = 26.75
PHY-3002 : Step(2006): len = 12466.4, overlap = 26.75
PHY-3002 : Step(2007): len = 12386.3, overlap = 27.5
PHY-3002 : Step(2008): len = 12185.7, overlap = 27.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.70896e-05
PHY-3002 : Step(2009): len = 12420.9, overlap = 27.25
PHY-3002 : Step(2010): len = 12554.2, overlap = 27.25
PHY-3002 : Step(2011): len = 12753.1, overlap = 26.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000134179
PHY-3002 : Step(2012): len = 13160, overlap = 25.5
PHY-3002 : Step(2013): len = 13690, overlap = 24
PHY-3002 : Step(2014): len = 13916.1, overlap = 23.75
PHY-3002 : Step(2015): len = 14056.3, overlap = 22.5
PHY-3002 : Step(2016): len = 14184.4, overlap = 22.75
PHY-3002 : Step(2017): len = 14458.1, overlap = 22.25
PHY-3002 : Step(2018): len = 14520.5, overlap = 21.75
PHY-3002 : Step(2019): len = 14190.4, overlap = 21.5
PHY-3002 : Step(2020): len = 13997.3, overlap = 20.5
PHY-3002 : Step(2021): len = 13951.2, overlap = 21
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000255747
PHY-3002 : Step(2022): len = 14739.3, overlap = 20.75
PHY-3002 : Step(2023): len = 15070.9, overlap = 21.75
PHY-3002 : Step(2024): len = 15195.6, overlap = 22.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000511494
PHY-3002 : Step(2025): len = 15452.2, overlap = 22.5
PHY-3002 : Step(2026): len = 15620.6, overlap = 22.25
PHY-3002 : Step(2027): len = 15818.8, overlap = 22
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025001s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (62.4%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.922321
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000514017
PHY-3002 : Step(2028): len = 17031.8, overlap = 5
PHY-3002 : Step(2029): len = 16810.4, overlap = 7.75
PHY-3002 : Step(2030): len = 16773.9, overlap = 8.75
PHY-3002 : Step(2031): len = 16763.9, overlap = 10.25
PHY-3002 : Step(2032): len = 16730.4, overlap = 9.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000963473
PHY-3002 : Step(2033): len = 16912.1, overlap = 9.5
PHY-3002 : Step(2034): len = 16971.9, overlap = 9.75
PHY-3002 : Step(2035): len = 16971.9, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00192695
PHY-3002 : Step(2036): len = 17085, overlap = 9.75
PHY-3002 : Step(2037): len = 17170.5, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003224s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17556.1, Over = 0
PHY-3001 : Final: Len = 17556.1, Over = 0
RUN-1003 : finish command "place" in  1.077239s wall, 1.341609s user + 0.390002s system = 1.731611s CPU (160.7%)

RUN-1004 : used memory is 241 MB, reserved memory is 229 MB, peak memory is 312 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 219 to 200
PHY-1001 : Pin misalignment score is improved from 200 to 198
PHY-1001 : Pin misalignment score is improved from 198 to 198
PHY-1001 : Pin local connectivity score is improved from 10 to 0
PHY-1001 : Pin misalignment score is improved from 204 to 204
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.230475s wall, 0.218401s user + 0.015600s system = 0.234002s CPU (101.5%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 342 instances
RUN-1001 : 162 mslices, 128 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 575 nets
RUN-1001 : 412 nets have 2 pins
RUN-1001 : 96 nets have [3 - 5] pins
RUN-1001 : 18 nets have [6 - 10] pins
RUN-1001 : 43 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 21120, over cnt = 48(0%), over = 62, worst = 3
PHY-1002 : len = 21416, over cnt = 19(0%), over = 23, worst = 3
PHY-1002 : len = 21520, over cnt = 13(0%), over = 14, worst = 2
PHY-1002 : len = 21680, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 21712, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1965, tnet num: 573, tinst num: 340, tnode num: 2232, tedge num: 3225.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.199351s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (101.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.088030s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (106.3%)

PHY-1002 : len = 4384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.623159s wall, 0.592804s user + 0.000000s system = 0.592804s CPU (95.1%)

PHY-1002 : len = 20192, over cnt = 52(0%), over = 59, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.389383s wall, 0.374402s user + 0.015600s system = 0.390002s CPU (100.2%)

PHY-1002 : len = 19696, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.182994s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (93.8%)

PHY-1002 : len = 19616, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.114881s wall, 0.109201s user + 0.031200s system = 0.140401s CPU (122.2%)

PHY-1002 : len = 19560, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.094502s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (99.0%)

PHY-1002 : len = 19560, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.059047s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (105.7%)

PHY-1002 : len = 19560, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.055732s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (112.0%)

PHY-1002 : len = 19552, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.044236s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (105.8%)

PHY-1002 : len = 19568, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.016047s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (97.2%)

PHY-1002 : len = 19568, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 9 =====
PHY-1001 :  0.025205s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (123.8%)

PHY-1002 : len = 19568, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 10 =====
PHY-1001 :  0.012688s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 19584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.389145s wall, 0.483603s user + 0.015600s system = 0.499203s CPU (128.3%)

PHY-1002 : len = 40792, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 40792
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  3.061090s wall, 2.792418s user + 0.171601s system = 2.964019s CPU (96.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.537765s wall, 3.276021s user + 0.187201s system = 3.463222s CPU (97.9%)

RUN-1004 : used memory is 225 MB, reserved memory is 210 MB, peak memory is 312 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Utilization Statistics
#lut                  579   out of   1520   38.09%
#reg                  116   out of   1520    7.63%
#le                   579
  #lut only           463   out of    579   79.97%
  #reg only             0   out of    579    0.00%
  #lut&reg            116   out of    579   20.03%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 342
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 575, pip num: 4004
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 415 valid insts, and 14370 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.098999s wall, 3.073220s user + 0.031200s system = 3.104420s CPU (282.5%)

RUN-1004 : used memory is 228 MB, reserved memory is 213 MB, peak memory is 312 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.887461s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (5.0%)

RUN-1004 : used memory is 253 MB, reserved memory is 237 MB, peak memory is 312 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.138882s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (22.4%)

RUN-1004 : used memory is 242 MB, reserved memory is 227 MB, peak memory is 312 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCD8080Ctrl as IO macro for instance u5
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 584/37 useful/useless nets, 448/33 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 41 distributor mux.
SYN-1016 : Merged 97 instances.
SYN-1015 : Optimize round 1, 219 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 546/13 useful/useless nets, 410/46 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 51 better
SYN-1014 : Optimize round 3
SYN-1032 : 546/0 useful/useless nets, 410/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Gate Statistics
#Basic gates          213
  #and                 36
  #nand                 0
  #or                   1
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 14
  #bufif1               1
  #MX21                42
  #FADD                 0
  #DFF                119
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               9
#MACRO_MUX            160

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |94     |119    |34     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 594/7 useful/useless nets, 456/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 593/0 useful/useless nets, 455/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 725/0 useful/useless nets, 587/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 113 better
SYN-2501 : Optimize round 2
SYN-1032 : 721/0 useful/useless nets, 583/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1144/0 useful/useless nets, 1006/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 184 (3.04), #lev = 5 (3.30)
SYN-3001 : Mapper mapped 393 instances into 189 LUTs, name keeping = 82%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 935/0 useful/useless nets, 797/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 116 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 324 adder to BLE ...
SYN-4008 : Packed 324 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 189 LUT to BLE ...
SYN-4008 : Packed 189 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1 nodes)...
SYN-4004 : #1: Packed 1 SEQ (0 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 73 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 189/435 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Utilization Statistics
#lut                  579   out of   1520   38.09%
#reg                  116   out of   1520    7.63%
#le                   579
  #lut only           463   out of    579   79.97%
  #reg only             0   out of    579    0.00%
  #lut&reg            116   out of    579   20.03%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |579   |579   |116   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea LCD_8080ToRGB_gate.area" in  1.041553s wall, 0.873606s user + 0.156001s system = 1.029607s CPU (98.9%)

RUN-1004 : used memory is 243 MB, reserved memory is 230 MB, peak memory is 312 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc3 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 342 instances
RUN-1001 : 162 mslices, 128 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 575 nets
RUN-1001 : 412 nets have 2 pins
RUN-1001 : 97 nets have [3 - 5] pins
RUN-1001 : 19 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 340 instances, 290 slices, 23 macros(195 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1947, tnet num: 573, tinst num: 340, tnode num: 2214, tedge num: 3189.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.062394s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (100.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 69827.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.922321
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2038): len = 42848.9, overlap = 4.5
PHY-3002 : Step(2039): len = 26659.4, overlap = 4.5
PHY-3002 : Step(2040): len = 20750.9, overlap = 0
PHY-3002 : Step(2041): len = 16501.8, overlap = 6
PHY-3002 : Step(2042): len = 13902.5, overlap = 6
PHY-3002 : Step(2043): len = 12246.1, overlap = 6.75
PHY-3002 : Step(2044): len = 11519.9, overlap = 7
PHY-3002 : Step(2045): len = 10743.7, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.87527e-05
PHY-3002 : Step(2046): len = 10895, overlap = 5.5
PHY-3002 : Step(2047): len = 11659, overlap = 4.5
PHY-3002 : Step(2048): len = 12407.5, overlap = 7
PHY-3002 : Step(2049): len = 11426, overlap = 3.75
PHY-3002 : Step(2050): len = 11281.4, overlap = 3.25
PHY-3002 : Step(2051): len = 11353.4, overlap = 2.75
PHY-3002 : Step(2052): len = 10883, overlap = 6
PHY-3002 : Step(2053): len = 10732.9, overlap = 4.25
PHY-3002 : Step(2054): len = 10661.4, overlap = 4.5
PHY-3002 : Step(2055): len = 10597.8, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.75055e-05
PHY-3002 : Step(2056): len = 10598.5, overlap = 5
PHY-3002 : Step(2057): len = 10616.6, overlap = 5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000195011
PHY-3002 : Step(2058): len = 10543.6, overlap = 5
PHY-3002 : Step(2059): len = 10545.6, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002141s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (728.6%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.922321
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.40319e-06
PHY-3002 : Step(2060): len = 10827.1, overlap = 9.75
PHY-3002 : Step(2061): len = 10807.5, overlap = 9.5
PHY-3002 : Step(2062): len = 10777.8, overlap = 9.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.80638e-06
PHY-3002 : Step(2063): len = 10727.6, overlap = 9.75
PHY-3002 : Step(2064): len = 10728.7, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.36128e-05
PHY-3002 : Step(2065): len = 10716.7, overlap = 9.5
PHY-3002 : Step(2066): len = 10716.7, overlap = 9.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.922321
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.53394e-06
PHY-3002 : Step(2067): len = 10738.6, overlap = 32
PHY-3002 : Step(2068): len = 10751.2, overlap = 32
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.90679e-05
PHY-3002 : Step(2069): len = 10816.6, overlap = 31.5
PHY-3002 : Step(2070): len = 10847, overlap = 31.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.81357e-05
PHY-3002 : Step(2071): len = 11271, overlap = 29.5
PHY-3002 : Step(2072): len = 11496.3, overlap = 28.75
PHY-3002 : Step(2073): len = 12546.8, overlap = 26.5
PHY-3002 : Step(2074): len = 12458.4, overlap = 27.25
PHY-3002 : Step(2075): len = 12334.4, overlap = 28
PHY-3002 : Step(2076): len = 12201.1, overlap = 27.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.62715e-05
PHY-3002 : Step(2077): len = 12862, overlap = 27
PHY-3002 : Step(2078): len = 13049.3, overlap = 26.25
PHY-3002 : Step(2079): len = 13363.1, overlap = 26
PHY-3002 : Step(2080): len = 13587.7, overlap = 25.5
PHY-3002 : Step(2081): len = 13634.5, overlap = 25.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000152543
PHY-3002 : Step(2082): len = 13919.6, overlap = 25.25
PHY-3002 : Step(2083): len = 14044.3, overlap = 24.75
PHY-3002 : Step(2084): len = 14263.3, overlap = 24.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000305086
PHY-3002 : Step(2085): len = 14612.2, overlap = 23.25
PHY-3002 : Step(2086): len = 14828.4, overlap = 23.5
PHY-3002 : Step(2087): len = 15215.1, overlap = 23.75
PHY-3002 : Step(2088): len = 15356.8, overlap = 24
PHY-3002 : Step(2089): len = 15648.8, overlap = 24.25
PHY-3002 : Step(2090): len = 15642.8, overlap = 24.5
PHY-3002 : Step(2091): len = 15426.6, overlap = 24.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017274s wall, 0.000000s user + 0.031200s system = 0.031200s CPU (180.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.922321
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000468919
PHY-3002 : Step(2092): len = 17071.6, overlap = 7
PHY-3002 : Step(2093): len = 16802.5, overlap = 9.25
PHY-3002 : Step(2094): len = 16749.7, overlap = 9.75
PHY-3002 : Step(2095): len = 16702.8, overlap = 9.75
PHY-3002 : Step(2096): len = 16678.7, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000937838
PHY-3002 : Step(2097): len = 16889.7, overlap = 10.25
PHY-3002 : Step(2098): len = 16972.8, overlap = 10.25
PHY-3002 : Step(2099): len = 16966.8, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00187568
PHY-3002 : Step(2100): len = 17081.1, overlap = 10.5
PHY-3002 : Step(2101): len = 17153.9, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003153s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17354.9, Over = 0
PHY-3001 : Final: Len = 17354.9, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 210 to 194
PHY-1001 : Pin misalignment score is improved from 194 to 192
PHY-1001 : Pin misalignment score is improved from 192 to 192
PHY-1001 : Pin local connectivity score is improved from 10 to 0
PHY-1001 : Pin misalignment score is improved from 196 to 196
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.216930s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (93.5%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 342 instances
RUN-1001 : 162 mslices, 128 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 575 nets
RUN-1001 : 412 nets have 2 pins
RUN-1001 : 97 nets have [3 - 5] pins
RUN-1001 : 19 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20800, over cnt = 59(0%), over = 75, worst = 3
PHY-1002 : len = 21048, over cnt = 20(0%), over = 23, worst = 2
PHY-1002 : len = 21056, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 21264, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 21304, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1947, tnet num: 573, tinst num: 340, tnode num: 2214, tedge num: 3189.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.185504s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (100.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.093905s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (99.7%)

PHY-1002 : len = 4168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.691408s wall, 0.733205s user + 0.015600s system = 0.748805s CPU (108.3%)

PHY-1002 : len = 18432, over cnt = 53(0%), over = 56, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.476695s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (98.2%)

PHY-1002 : len = 18120, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.129387s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (96.5%)

PHY-1002 : len = 18096, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.064496s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (96.8%)

PHY-1002 : len = 18016, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.032188s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (193.9%)

PHY-1002 : len = 18016, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.022595s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (69.0%)

PHY-1002 : len = 18016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.356246s wall, 0.499203s user + 0.000000s system = 0.499203s CPU (140.1%)

PHY-1002 : len = 39024, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 39024
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.618712s wall, 2.698817s user + 0.156001s system = 2.854818s CPU (109.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.068591s wall, 3.135620s user + 0.171601s system = 3.307221s CPU (107.8%)

RUN-1004 : used memory is 229 MB, reserved memory is 215 MB, peak memory is 312 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Utilization Statistics
#lut                  579   out of   1520   38.09%
#reg                  116   out of   1520    7.63%
#le                   579
  #lut only           463   out of    579   79.97%
  #reg only             0   out of    579    0.00%
  #lut&reg            116   out of    579   20.03%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 342
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 575, pip num: 3900
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 400 valid insts, and 14202 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.089131s wall, 3.073220s user + 0.015600s system = 3.088820s CPU (283.6%)

RUN-1004 : used memory is 233 MB, reserved memory is 218 MB, peak memory is 312 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.877670s wall, 0.046800s user + 0.031200s system = 0.078001s CPU (4.2%)

RUN-1004 : used memory is 256 MB, reserved memory is 242 MB, peak memory is 312 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.040926s wall, 0.561604s user + 0.046800s system = 0.608404s CPU (20.0%)

RUN-1004 : used memory is 246 MB, reserved memory is 232 MB, peak memory is 312 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCD8080Ctrl as IO macro for instance u5
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 584/37 useful/useless nets, 448/33 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 41 distributor mux.
SYN-1016 : Merged 97 instances.
SYN-1015 : Optimize round 1, 219 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 546/13 useful/useless nets, 410/46 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 51 better
SYN-1014 : Optimize round 3
SYN-1032 : 546/0 useful/useless nets, 410/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Gate Statistics
#Basic gates          213
  #and                 36
  #nand                 0
  #or                   1
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 14
  #bufif1               1
  #MX21                42
  #FADD                 0
  #DFF                119
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               9
#MACRO_MUX            160

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |94     |119    |34     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 594/7 useful/useless nets, 456/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 593/0 useful/useless nets, 455/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 725/0 useful/useless nets, 587/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 113 better
SYN-2501 : Optimize round 2
SYN-1032 : 721/0 useful/useless nets, 583/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1144/0 useful/useless nets, 1006/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 184 (3.04), #lev = 5 (3.30)
SYN-3001 : Mapper mapped 393 instances into 189 LUTs, name keeping = 82%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 935/0 useful/useless nets, 797/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 116 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 324 adder to BLE ...
SYN-4008 : Packed 324 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 189 LUT to BLE ...
SYN-4008 : Packed 189 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1 nodes)...
SYN-4004 : #1: Packed 1 SEQ (0 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 73 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 189/435 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Utilization Statistics
#lut                  579   out of   1520   38.09%
#reg                  116   out of   1520    7.63%
#le                   579
  #lut only           463   out of    579   79.97%
  #reg only             0   out of    579    0.00%
  #lut&reg            116   out of    579   20.03%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |579   |579   |116   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc3 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 342 instances
RUN-1001 : 162 mslices, 128 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 575 nets
RUN-1001 : 412 nets have 2 pins
RUN-1001 : 97 nets have [3 - 5] pins
RUN-1001 : 19 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 340 instances, 290 slices, 23 macros(195 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1947, tnet num: 573, tinst num: 340, tnode num: 2214, tedge num: 3189.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.065249s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (167.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 69827.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.922321
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2102): len = 42848.9, overlap = 4.5
PHY-3002 : Step(2103): len = 26659.4, overlap = 4.5
PHY-3002 : Step(2104): len = 20750.9, overlap = 0
PHY-3002 : Step(2105): len = 16501.8, overlap = 6
PHY-3002 : Step(2106): len = 13902.5, overlap = 6
PHY-3002 : Step(2107): len = 12246.1, overlap = 6.75
PHY-3002 : Step(2108): len = 11519.9, overlap = 7
PHY-3002 : Step(2109): len = 10743.7, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.87527e-05
PHY-3002 : Step(2110): len = 10895, overlap = 5.5
PHY-3002 : Step(2111): len = 11659, overlap = 4.5
PHY-3002 : Step(2112): len = 12407.5, overlap = 7
PHY-3002 : Step(2113): len = 11426, overlap = 3.75
PHY-3002 : Step(2114): len = 11281.4, overlap = 3.25
PHY-3002 : Step(2115): len = 11353.4, overlap = 2.75
PHY-3002 : Step(2116): len = 10883, overlap = 6
PHY-3002 : Step(2117): len = 10732.9, overlap = 4.25
PHY-3002 : Step(2118): len = 10661.4, overlap = 4.5
PHY-3002 : Step(2119): len = 10597.8, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.75055e-05
PHY-3002 : Step(2120): len = 10598.5, overlap = 5
PHY-3002 : Step(2121): len = 10616.6, overlap = 5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000195011
PHY-3002 : Step(2122): len = 10543.6, overlap = 5
PHY-3002 : Step(2123): len = 10545.6, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002376s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.922321
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.40319e-06
PHY-3002 : Step(2124): len = 10827.1, overlap = 9.75
PHY-3002 : Step(2125): len = 10807.5, overlap = 9.5
PHY-3002 : Step(2126): len = 10777.8, overlap = 9.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.80638e-06
PHY-3002 : Step(2127): len = 10727.6, overlap = 9.75
PHY-3002 : Step(2128): len = 10728.7, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.36128e-05
PHY-3002 : Step(2129): len = 10716.7, overlap = 9.5
PHY-3002 : Step(2130): len = 10716.7, overlap = 9.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.922321
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.53394e-06
PHY-3002 : Step(2131): len = 10738.6, overlap = 32
PHY-3002 : Step(2132): len = 10751.2, overlap = 32
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.90679e-05
PHY-3002 : Step(2133): len = 10816.6, overlap = 31.5
PHY-3002 : Step(2134): len = 10847, overlap = 31.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.81357e-05
PHY-3002 : Step(2135): len = 11271, overlap = 29.5
PHY-3002 : Step(2136): len = 11496.3, overlap = 28.75
PHY-3002 : Step(2137): len = 12546.8, overlap = 26.5
PHY-3002 : Step(2138): len = 12458.4, overlap = 27.25
PHY-3002 : Step(2139): len = 12334.4, overlap = 28
PHY-3002 : Step(2140): len = 12201.1, overlap = 27.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.62715e-05
PHY-3002 : Step(2141): len = 12862, overlap = 27
PHY-3002 : Step(2142): len = 13049.3, overlap = 26.25
PHY-3002 : Step(2143): len = 13363.1, overlap = 26
PHY-3002 : Step(2144): len = 13587.7, overlap = 25.5
PHY-3002 : Step(2145): len = 13634.5, overlap = 25.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000152543
PHY-3002 : Step(2146): len = 13919.6, overlap = 25.25
PHY-3002 : Step(2147): len = 14044.3, overlap = 24.75
PHY-3002 : Step(2148): len = 14263.3, overlap = 24.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000305086
PHY-3002 : Step(2149): len = 14612.2, overlap = 23.25
PHY-3002 : Step(2150): len = 14828.4, overlap = 23.5
PHY-3002 : Step(2151): len = 15215.1, overlap = 23.75
PHY-3002 : Step(2152): len = 15356.8, overlap = 24
PHY-3002 : Step(2153): len = 15648.8, overlap = 24.25
PHY-3002 : Step(2154): len = 15642.8, overlap = 24.5
PHY-3002 : Step(2155): len = 15426.6, overlap = 24.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016493s wall, 0.000000s user + 0.015600s system = 0.015600s CPU (94.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.922321
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000468919
PHY-3002 : Step(2156): len = 17071.6, overlap = 7
PHY-3002 : Step(2157): len = 16802.5, overlap = 9.25
PHY-3002 : Step(2158): len = 16749.7, overlap = 9.75
PHY-3002 : Step(2159): len = 16702.8, overlap = 9.75
PHY-3002 : Step(2160): len = 16678.7, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000937838
PHY-3002 : Step(2161): len = 16889.7, overlap = 10.25
PHY-3002 : Step(2162): len = 16972.8, overlap = 10.25
PHY-3002 : Step(2163): len = 16966.8, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00187568
PHY-3002 : Step(2164): len = 17081.1, overlap = 10.5
PHY-3002 : Step(2165): len = 17153.9, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003288s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17354.9, Over = 0
PHY-3001 : Final: Len = 17354.9, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 210 to 194
PHY-1001 : Pin misalignment score is improved from 194 to 192
PHY-1001 : Pin misalignment score is improved from 192 to 192
PHY-1001 : Pin local connectivity score is improved from 10 to 0
PHY-1001 : Pin misalignment score is improved from 196 to 196
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.210659s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (96.3%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 342 instances
RUN-1001 : 162 mslices, 128 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 575 nets
RUN-1001 : 412 nets have 2 pins
RUN-1001 : 97 nets have [3 - 5] pins
RUN-1001 : 19 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20800, over cnt = 59(0%), over = 75, worst = 3
PHY-1002 : len = 21048, over cnt = 20(0%), over = 23, worst = 2
PHY-1002 : len = 21056, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 21264, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 21304, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1947, tnet num: 573, tinst num: 340, tnode num: 2214, tedge num: 3189.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.163405s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (124.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.089539s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (104.5%)

PHY-1002 : len = 4168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.605736s wall, 0.608404s user + 0.046800s system = 0.655204s CPU (108.2%)

PHY-1002 : len = 18432, over cnt = 53(0%), over = 56, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.393049s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (99.2%)

PHY-1002 : len = 18120, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.121479s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (89.9%)

PHY-1002 : len = 18096, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.073219s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (127.8%)

PHY-1002 : len = 18016, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.033641s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (92.7%)

PHY-1002 : len = 18016, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.023912s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (65.2%)

PHY-1002 : len = 18016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.362333s wall, 0.592804s user + 0.046800s system = 0.639604s CPU (176.5%)

PHY-1002 : len = 39024, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 39024
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.432236s wall, 2.605217s user + 0.249602s system = 2.854818s CPU (117.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.851055s wall, 3.057620s user + 0.265202s system = 3.322821s CPU (116.5%)

RUN-1004 : used memory is 231 MB, reserved memory is 215 MB, peak memory is 312 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Utilization Statistics
#lut                  579   out of   1520   38.09%
#reg                  116   out of   1520    7.63%
#le                   579
  #lut only           463   out of    579   79.97%
  #reg only             0   out of    579    0.00%
  #lut&reg            116   out of    579   20.03%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 342
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 575, pip num: 3900
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 400 valid insts, and 14202 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.099172s wall, 3.166820s user + 0.046800s system = 3.213621s CPU (292.4%)

RUN-1004 : used memory is 235 MB, reserved memory is 219 MB, peak memory is 312 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.888771s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (6.6%)

RUN-1004 : used memory is 259 MB, reserved memory is 243 MB, peak memory is 312 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.038400s wall, 0.670804s user + 0.031200s system = 0.702005s CPU (23.1%)

RUN-1004 : used memory is 248 MB, reserved memory is 233 MB, peak memory is 312 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCD8080Ctrl as IO macro for instance u5
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 584/37 useful/useless nets, 448/33 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 41 distributor mux.
SYN-1016 : Merged 97 instances.
SYN-1015 : Optimize round 1, 219 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 546/13 useful/useless nets, 410/46 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 51 better
SYN-1014 : Optimize round 3
SYN-1032 : 546/0 useful/useless nets, 410/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Gate Statistics
#Basic gates          213
  #and                 36
  #nand                 0
  #or                   1
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 14
  #bufif1               1
  #MX21                42
  #FADD                 0
  #DFF                119
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               9
#MACRO_MUX            160

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |94     |119    |34     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 594/7 useful/useless nets, 456/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 593/0 useful/useless nets, 455/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 725/0 useful/useless nets, 587/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 113 better
SYN-2501 : Optimize round 2
SYN-1032 : 721/0 useful/useless nets, 583/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1144/0 useful/useless nets, 1006/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 184 (3.04), #lev = 5 (3.30)
SYN-3001 : Mapper mapped 393 instances into 189 LUTs, name keeping = 82%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 935/0 useful/useless nets, 797/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 116 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 324 adder to BLE ...
SYN-4008 : Packed 324 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 189 LUT to BLE ...
SYN-4008 : Packed 189 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1 nodes)...
SYN-4004 : #1: Packed 1 SEQ (0 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 73 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 189/435 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Utilization Statistics
#lut                  579   out of   1520   38.09%
#reg                  116   out of   1520    7.63%
#le                   579
  #lut only           463   out of    579   79.97%
  #reg only             0   out of    579    0.00%
  #lut&reg            116   out of    579   20.03%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |579   |579   |116   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc3 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 342 instances
RUN-1001 : 162 mslices, 128 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 575 nets
RUN-1001 : 412 nets have 2 pins
RUN-1001 : 97 nets have [3 - 5] pins
RUN-1001 : 19 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 340 instances, 290 slices, 23 macros(195 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1947, tnet num: 573, tinst num: 340, tnode num: 2214, tedge num: 3189.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.060998s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (102.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 69827.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.922321
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2166): len = 42848.9, overlap = 4.5
PHY-3002 : Step(2167): len = 26659.4, overlap = 4.5
PHY-3002 : Step(2168): len = 20750.9, overlap = 0
PHY-3002 : Step(2169): len = 16501.8, overlap = 6
PHY-3002 : Step(2170): len = 13902.5, overlap = 6
PHY-3002 : Step(2171): len = 12246.1, overlap = 6.75
PHY-3002 : Step(2172): len = 11519.9, overlap = 7
PHY-3002 : Step(2173): len = 10743.7, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.87527e-05
PHY-3002 : Step(2174): len = 10895, overlap = 5.5
PHY-3002 : Step(2175): len = 11659, overlap = 4.5
PHY-3002 : Step(2176): len = 12407.5, overlap = 7
PHY-3002 : Step(2177): len = 11426, overlap = 3.75
PHY-3002 : Step(2178): len = 11281.4, overlap = 3.25
PHY-3002 : Step(2179): len = 11353.4, overlap = 2.75
PHY-3002 : Step(2180): len = 10883, overlap = 6
PHY-3002 : Step(2181): len = 10732.9, overlap = 4.25
PHY-3002 : Step(2182): len = 10661.4, overlap = 4.5
PHY-3002 : Step(2183): len = 10597.8, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.75055e-05
PHY-3002 : Step(2184): len = 10598.5, overlap = 5
PHY-3002 : Step(2185): len = 10616.6, overlap = 5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000195011
PHY-3002 : Step(2186): len = 10543.6, overlap = 5
PHY-3002 : Step(2187): len = 10545.6, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001931s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.922321
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.40319e-06
PHY-3002 : Step(2188): len = 10827.1, overlap = 9.75
PHY-3002 : Step(2189): len = 10807.5, overlap = 9.5
PHY-3002 : Step(2190): len = 10777.8, overlap = 9.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.80638e-06
PHY-3002 : Step(2191): len = 10727.6, overlap = 9.75
PHY-3002 : Step(2192): len = 10728.7, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.36128e-05
PHY-3002 : Step(2193): len = 10716.7, overlap = 9.5
PHY-3002 : Step(2194): len = 10716.7, overlap = 9.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.922321
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.53394e-06
PHY-3002 : Step(2195): len = 10738.6, overlap = 32
PHY-3002 : Step(2196): len = 10751.2, overlap = 32
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.90679e-05
PHY-3002 : Step(2197): len = 10816.6, overlap = 31.5
PHY-3002 : Step(2198): len = 10847, overlap = 31.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.81357e-05
PHY-3002 : Step(2199): len = 11271, overlap = 29.5
PHY-3002 : Step(2200): len = 11496.3, overlap = 28.75
PHY-3002 : Step(2201): len = 12546.8, overlap = 26.5
PHY-3002 : Step(2202): len = 12458.4, overlap = 27.25
PHY-3002 : Step(2203): len = 12334.4, overlap = 28
PHY-3002 : Step(2204): len = 12201.1, overlap = 27.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.62715e-05
PHY-3002 : Step(2205): len = 12862, overlap = 27
PHY-3002 : Step(2206): len = 13049.3, overlap = 26.25
PHY-3002 : Step(2207): len = 13363.1, overlap = 26
PHY-3002 : Step(2208): len = 13587.7, overlap = 25.5
PHY-3002 : Step(2209): len = 13634.5, overlap = 25.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000152543
PHY-3002 : Step(2210): len = 13919.6, overlap = 25.25
PHY-3002 : Step(2211): len = 14044.3, overlap = 24.75
PHY-3002 : Step(2212): len = 14263.3, overlap = 24.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000305086
PHY-3002 : Step(2213): len = 14612.2, overlap = 23.25
PHY-3002 : Step(2214): len = 14828.4, overlap = 23.5
PHY-3002 : Step(2215): len = 15215.1, overlap = 23.75
PHY-3002 : Step(2216): len = 15356.8, overlap = 24
PHY-3002 : Step(2217): len = 15648.8, overlap = 24.25
PHY-3002 : Step(2218): len = 15642.8, overlap = 24.5
PHY-3002 : Step(2219): len = 15426.6, overlap = 24.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017429s wall, 0.000000s user + 0.031200s system = 0.031200s CPU (179.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.922321
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000468919
PHY-3002 : Step(2220): len = 17071.6, overlap = 7
PHY-3002 : Step(2221): len = 16802.5, overlap = 9.25
PHY-3002 : Step(2222): len = 16749.7, overlap = 9.75
PHY-3002 : Step(2223): len = 16702.8, overlap = 9.75
PHY-3002 : Step(2224): len = 16678.7, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000937838
PHY-3002 : Step(2225): len = 16889.7, overlap = 10.25
PHY-3002 : Step(2226): len = 16972.8, overlap = 10.25
PHY-3002 : Step(2227): len = 16966.8, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00187568
PHY-3002 : Step(2228): len = 17081.1, overlap = 10.5
PHY-3002 : Step(2229): len = 17153.9, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003108s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17354.9, Over = 0
PHY-3001 : Final: Len = 17354.9, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 208 to 192
PHY-1001 : Pin misalignment score is improved from 192 to 190
PHY-1001 : Pin misalignment score is improved from 190 to 190
PHY-1001 : Pin local connectivity score is improved from 10 to 0
PHY-1001 : Pin misalignment score is improved from 194 to 194
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.210155s wall, 0.218401s user + 0.000000s system = 0.218401s CPU (103.9%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 342 instances
RUN-1001 : 162 mslices, 128 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 575 nets
RUN-1001 : 412 nets have 2 pins
RUN-1001 : 97 nets have [3 - 5] pins
RUN-1001 : 19 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20800, over cnt = 59(0%), over = 75, worst = 3
PHY-1002 : len = 21048, over cnt = 20(0%), over = 23, worst = 2
PHY-1002 : len = 21056, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 21264, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 21304, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1947, tnet num: 573, tinst num: 340, tnode num: 2214, tedge num: 3189.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.177594s wall, 0.202801s user + 0.015600s system = 0.218401s CPU (123.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.082444s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (132.5%)

PHY-1002 : len = 4168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.591191s wall, 0.592804s user + 0.000000s system = 0.592804s CPU (100.3%)

PHY-1002 : len = 18440, over cnt = 53(0%), over = 57, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.430789s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (101.4%)

PHY-1002 : len = 18144, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.116777s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (93.5%)

PHY-1002 : len = 18104, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.071093s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (109.7%)

PHY-1002 : len = 18024, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.032538s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (95.9%)

PHY-1002 : len = 18024, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.023572s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (132.4%)

PHY-1002 : len = 18024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.384669s wall, 0.405603s user + 0.046800s system = 0.452403s CPU (117.6%)

PHY-1002 : len = 38984, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 38984
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.454197s wall, 2.355615s user + 0.187201s system = 2.542816s CPU (103.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.888255s wall, 2.823618s user + 0.218401s system = 3.042019s CPU (105.3%)

RUN-1004 : used memory is 230 MB, reserved memory is 215 MB, peak memory is 312 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Utilization Statistics
#lut                  579   out of   1520   38.09%
#reg                  116   out of   1520    7.63%
#le                   579
  #lut only           463   out of    579   79.97%
  #reg only             0   out of    579    0.00%
  #lut&reg            116   out of    579   20.03%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 342
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 575, pip num: 3885
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 398 valid insts, and 14170 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.149722s wall, 3.260421s user + 0.031200s system = 3.291621s CPU (286.3%)

RUN-1004 : used memory is 233 MB, reserved memory is 218 MB, peak memory is 312 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.899002s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (4.9%)

RUN-1004 : used memory is 257 MB, reserved memory is 242 MB, peak memory is 312 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.081505s wall, 0.655204s user + 0.031200s system = 0.686404s CPU (22.3%)

RUN-1004 : used memory is 246 MB, reserved memory is 230 MB, peak memory is 312 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCD8080Ctrl as IO macro for instance u5
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 584/37 useful/useless nets, 448/33 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 41 distributor mux.
SYN-1016 : Merged 97 instances.
SYN-1015 : Optimize round 1, 219 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 546/13 useful/useless nets, 410/46 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 51 better
SYN-1014 : Optimize round 3
SYN-1032 : 546/0 useful/useless nets, 410/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Gate Statistics
#Basic gates          213
  #and                 36
  #nand                 0
  #or                   1
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 14
  #bufif1               1
  #MX21                42
  #FADD                 0
  #DFF                119
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               9
#MACRO_MUX            160

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |94     |119    |34     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea LCD_8080ToRGB_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-2001 : Map 44 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2541 : Logic FIFO "FIFO0/logic_fifo"
SYN-2541 : Write 2048x8, read 1024x16.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 594/7 useful/useless nets, 456/0 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-2571 : Optimize after map_dsp, round 1, 1 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 593/0 useful/useless nets, 455/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 725/0 useful/useless nets, 587/0 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 113 better
SYN-2501 : Optimize round 2
SYN-1032 : 721/0 useful/useless nets, 583/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1032 : 1144/0 useful/useless nets, 1006/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2553 : LUT mapping.
SYN-2551 : Post mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-2581 : Mapping with K=5, #lut = 184 (3.04), #lev = 5 (3.30)
SYN-3001 : Mapper mapped 393 instances into 189 LUTs, name keeping = 82%.
SYN-1001 : Packing model "TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 935/0 useful/useless nets, 797/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 116 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 324 adder to BLE ...
SYN-4008 : Packed 324 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 189 LUT to BLE ...
SYN-4008 : Packed 189 LUT and 115 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1 nodes)...
SYN-4004 : #1: Packed 1 SEQ (0 nodes)...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 73 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 189/435 primitive instances ...
RUN-1002 : start command "report_area -file LCD_8080ToRGB_gate.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Utilization Statistics
#lut                  579   out of   1520   38.09%
#reg                  116   out of   1520    7.63%
#le                   579
  #lut only           463   out of    579   79.97%
  #reg only             0   out of    579    0.00%
  #lut&reg            116   out of    579   20.03%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 0   out of     16    0.00%
  #gclk                 1

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |TOP    |579   |579   |116   |
+--------------------------------------+

RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "export_db LCD_8080ToRGB_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net CLK_100M driven by BUFG (8 clock/control pins, 2 other pins).
SYN-4027 : Net LCD_CLK_pad is clkc3 of pll PLL1/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL1/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll PLL1/pll_inst.
SYN-4024 : Net "LCD_CLK_pad" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "CLK_100M" drive clk pins.
SYN-4024 : Net "i8080_WR_pad" drive clk pins.
SYN-4024 : Net "FIFO_CLK_W" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_100M as clock net
SYN-4025 : Tag rtl::Net FIFO_CLK_W as clock net
SYN-4025 : Tag rtl::Net LCD_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net i8080_WR_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net FIFO_CLK_W to drive 2 clock pins.
RUN-1001 : There are total 342 instances
RUN-1001 : 162 mslices, 128 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 575 nets
RUN-1001 : 412 nets have 2 pins
RUN-1001 : 97 nets have [3 - 5] pins
RUN-1001 : 19 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 340 instances, 290 slices, 23 macros(195 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1947, tnet num: 573, tinst num: 340, tnode num: 2214, tedge num: 3189.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.061996s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (125.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 69827.8
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.922321
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2230): len = 42848.9, overlap = 4.5
PHY-3002 : Step(2231): len = 26659.4, overlap = 4.5
PHY-3002 : Step(2232): len = 20750.9, overlap = 0
PHY-3002 : Step(2233): len = 16501.8, overlap = 6
PHY-3002 : Step(2234): len = 13902.5, overlap = 6
PHY-3002 : Step(2235): len = 12246.1, overlap = 6.75
PHY-3002 : Step(2236): len = 11519.9, overlap = 7
PHY-3002 : Step(2237): len = 10743.7, overlap = 9.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.87527e-05
PHY-3002 : Step(2238): len = 10895, overlap = 5.5
PHY-3002 : Step(2239): len = 11659, overlap = 4.5
PHY-3002 : Step(2240): len = 12407.5, overlap = 7
PHY-3002 : Step(2241): len = 11426, overlap = 3.75
PHY-3002 : Step(2242): len = 11281.4, overlap = 3.25
PHY-3002 : Step(2243): len = 11353.4, overlap = 2.75
PHY-3002 : Step(2244): len = 10883, overlap = 6
PHY-3002 : Step(2245): len = 10732.9, overlap = 4.25
PHY-3002 : Step(2246): len = 10661.4, overlap = 4.5
PHY-3002 : Step(2247): len = 10597.8, overlap = 5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.75055e-05
PHY-3002 : Step(2248): len = 10598.5, overlap = 5
PHY-3002 : Step(2249): len = 10616.6, overlap = 5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000195011
PHY-3002 : Step(2250): len = 10543.6, overlap = 5
PHY-3002 : Step(2251): len = 10545.6, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002961s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.922321
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.40319e-06
PHY-3002 : Step(2252): len = 10827.1, overlap = 9.75
PHY-3002 : Step(2253): len = 10807.5, overlap = 9.5
PHY-3002 : Step(2254): len = 10777.8, overlap = 9.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.80638e-06
PHY-3002 : Step(2255): len = 10727.6, overlap = 9.75
PHY-3002 : Step(2256): len = 10728.7, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.36128e-05
PHY-3002 : Step(2257): len = 10716.7, overlap = 9.5
PHY-3002 : Step(2258): len = 10716.7, overlap = 9.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%, beta_incr = 0.922321
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.53394e-06
PHY-3002 : Step(2259): len = 10738.6, overlap = 32
PHY-3002 : Step(2260): len = 10751.2, overlap = 32
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.90679e-05
PHY-3002 : Step(2261): len = 10816.6, overlap = 31.5
PHY-3002 : Step(2262): len = 10847, overlap = 31.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.81357e-05
PHY-3002 : Step(2263): len = 11271, overlap = 29.5
PHY-3002 : Step(2264): len = 11496.3, overlap = 28.75
PHY-3002 : Step(2265): len = 12546.8, overlap = 26.5
PHY-3002 : Step(2266): len = 12458.4, overlap = 27.25
PHY-3002 : Step(2267): len = 12334.4, overlap = 28
PHY-3002 : Step(2268): len = 12201.1, overlap = 27.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.62715e-05
PHY-3002 : Step(2269): len = 12862, overlap = 27
PHY-3002 : Step(2270): len = 13049.3, overlap = 26.25
PHY-3002 : Step(2271): len = 13363.1, overlap = 26
PHY-3002 : Step(2272): len = 13587.7, overlap = 25.5
PHY-3002 : Step(2273): len = 13634.5, overlap = 25.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000152543
PHY-3002 : Step(2274): len = 13919.6, overlap = 25.25
PHY-3002 : Step(2275): len = 14044.3, overlap = 24.75
PHY-3002 : Step(2276): len = 14263.3, overlap = 24.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000305086
PHY-3002 : Step(2277): len = 14612.2, overlap = 23.25
PHY-3002 : Step(2278): len = 14828.4, overlap = 23.5
PHY-3002 : Step(2279): len = 15215.1, overlap = 23.75
PHY-3002 : Step(2280): len = 15356.8, overlap = 24
PHY-3002 : Step(2281): len = 15648.8, overlap = 24.25
PHY-3002 : Step(2282): len = 15642.8, overlap = 24.5
PHY-3002 : Step(2283): len = 15426.6, overlap = 24.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016970s wall, 0.000000s user + 0.031200s system = 0.031200s CPU (183.9%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.922321
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000468919
PHY-3002 : Step(2284): len = 17071.6, overlap = 7
PHY-3002 : Step(2285): len = 16802.5, overlap = 9.25
PHY-3002 : Step(2286): len = 16749.7, overlap = 9.75
PHY-3002 : Step(2287): len = 16702.8, overlap = 9.75
PHY-3002 : Step(2288): len = 16678.7, overlap = 10.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000937838
PHY-3002 : Step(2289): len = 16889.7, overlap = 10.25
PHY-3002 : Step(2290): len = 16972.8, overlap = 10.25
PHY-3002 : Step(2291): len = 16966.8, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00187568
PHY-3002 : Step(2292): len = 17081.1, overlap = 10.5
PHY-3002 : Step(2293): len = 17153.9, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003216s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17354.9, Over = 0
PHY-3001 : Final: Len = 17354.9, Over = 0
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 209 to 193
PHY-1001 : Pin misalignment score is improved from 193 to 191
PHY-1001 : Pin misalignment score is improved from 191 to 191
PHY-1001 : Pin local connectivity score is improved from 10 to 0
PHY-1001 : Pin misalignment score is improved from 195 to 195
PHY-1001 : Pin local connectivity score is improved from 0 to 0
PHY-1001 : End pin swap;  0.225593s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (110.6%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 342 instances
RUN-1001 : 162 mslices, 128 lslices, 44 pads, 2 brams, 0 dsps
RUN-1001 : There are total 575 nets
RUN-1001 : 412 nets have 2 pins
RUN-1001 : 97 nets have [3 - 5] pins
RUN-1001 : 19 nets have [6 - 10] pins
RUN-1001 : 41 nets have [11 - 20] pins
RUN-1001 : 4 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 20800, over cnt = 59(0%), over = 75, worst = 3
PHY-1002 : len = 21048, over cnt = 20(0%), over = 23, worst = 2
PHY-1002 : len = 21056, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 21264, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 21304, over cnt = 0(0%), over = 0, worst = 0
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 1947, tnet num: 573, tinst num: 340, tnode num: 2214, tedge num: 3189.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 30 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 136 clock pins, and constraint 265 relative nodes.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : End global routing;  0.175551s wall, 0.187201s user + 0.015600s system = 0.202801s CPU (115.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.085744s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (91.0%)

PHY-1002 : len = 4168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 15% nets.
PHY-1001 :  0.605112s wall, 0.592804s user + 0.000000s system = 0.592804s CPU (98.0%)

PHY-1002 : len = 18424, over cnt = 53(0%), over = 57, worst = 2
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.407863s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (107.1%)

PHY-1002 : len = 18112, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  0.117597s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (92.9%)

PHY-1002 : len = 18072, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  0.083045s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (112.7%)

PHY-1002 : len = 17992, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  0.054474s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (85.9%)

PHY-1002 : len = 17992, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  0.033506s wall, 0.046800s user + 0.015600s system = 0.062400s CPU (186.2%)

PHY-1002 : len = 17992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 :  0.355222s wall, 0.499203s user + 0.015600s system = 0.514803s CPU (144.9%)

PHY-1002 : len = 38952, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 38952
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CLK_100M will be merged with clock PLL1/clk0_buf
PHY-1001 : net LCD_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : net i8080_WR_pad will be routed on clock mesh
PHY-1001 : net FIFO_CLK_W will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.463203s wall, 2.542816s user + 0.093601s system = 2.636417s CPU (107.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.910514s wall, 3.026419s user + 0.124801s system = 3.151220s CPU (108.3%)

RUN-1004 : used memory is 232 MB, reserved memory is 216 MB, peak memory is 312 MB
RUN-1002 : start command "report_area -io_info -file LCD_8080ToRGB_phy.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Utilization Statistics
#lut                  579   out of   1520   38.09%
#reg                  116   out of   1520    7.63%
#le                   579
  #lut only           463   out of    579   79.97%
  #reg only             0   out of    579    0.00%
  #lut&reg            116   out of    579   20.03%
#dsp                    0   out of      8    0.00%
#bram                   2   out of      6   33.33%
  #bram9k               0
  #fifo9k               2
#bram32k                0   out of      3    0.00%
#pad                   44   out of     75   58.67%
  #ireg                 2
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 5   out of     16   31.25%
  #gclk                 2

RUN-1001 : 

RUN-1002 : start command "export_db LCD_8080ToRGB_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 342
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 575, pip num: 3881
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 398 valid insts, and 14162 bits set as '1'.
BIT-1004 : Generate bits file LCD_8080ToRGB.bit.
RUN-1003 : finish command "bitgen -bit LCD_8080ToRGB.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  1.160002s wall, 3.307221s user + 0.015600s system = 3.322821s CPU (286.4%)

RUN-1004 : used memory is 236 MB, reserved memory is 219 MB, peak memory is 312 MB
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-9525 ERROR: Chip validation failed! Please check the connection or type of chip!
GUI-8702 ERROR: Download failed!
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-9525 ERROR: Chip validation failed! Please check the connection or type of chip!
GUI-8702 ERROR: Download failed!
RUN-1002 : start command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L15B
RUN-1002 : start command "bit_to_vec -chip EF2L15B -m jtag -bit E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/LCD_8080ToRGB.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 793, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  1.903975s wall, 0.234002s user + 0.031200s system = 0.265202s CPU (13.9%)

RUN-1004 : used memory is 262 MB, reserved memory is 248 MB, peak memory is 312 MB
RUN-1003 : finish command "download -bit E:\Fpga_Prj\Anlogic\LCD_8080ToRGB\LCD_8080ToRGB.bit -mode jtag -spd 6 -sec 64 -cable 0" in  3.070696s wall, 0.811205s user + 0.031200s system = 0.842405s CPU (27.4%)

RUN-1004 : used memory is 250 MB, reserved memory is 237 MB, peak memory is 312 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
HDL-1007 : analyze verilog file source/CLK_MOD.v
HDL-1007 : analyze verilog file source/LCD8080Ctrl.v
HDL-1007 : analyze verilog file source/LCDCTRL.v
HDL-1007 : analyze verilog file source/TOP.v
HDL-1007 : analyze verilog file source/VGAMod.v
HDL-1007 : analyze verilog file al_ip/DisFIFO.v
HDL-1007 : analyze verilog file al_ip/LCDPLL.v
HDL-1007 : analyze verilog file al_ip/ROM.v
RUN-1002 : start command "elaborate -top TOP"
HDL-1007 : elaborate module TOP in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/TOP.v(1)
HDL-1007 : elaborate module LCDPLL in al_ip/LCDPLL.v(25)
HDL-1007 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(80)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=6,CLKC0_DIV=10,CLKC1_DIV=30,CLKC2_DIV=40,CLKC3_DIV=111,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=29,CLKC2_CPHASE=39,CLKC3_CPHASE=110,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=5,CLKC1_DUTY_INT=15) in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(2686)
HDL-1007 : elaborate module DisFIFO in al_ip/DisFIFO.v(14)
HDL-1007 : elaborate module EF2_LOGIC_FIFO(DATA_WIDTH_W=8,DATA_WIDTH_R=16,DATA_DEPTH_W=2048,DATA_DEPTH_R=1024,F=2048,ENDIAN="BIG") in C:/Anlogic/TD4.4.433/arch/ef2_macro.v(220)
HDL-1007 : elaborate module LCD8080Ctrl in source/LCD8080Ctrl.v(1)
HDL-1007 : elaborate module VGAMod in E:/Fpga_Prj/Anlogic/LCD_8080ToRGB/source/VGAMod.v(1)
HDL-1007 : elaborate module CLK_MOD in source/CLK_MOD.v(1)
HDL-1200 : Current top model is TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.4.433/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "TOP"
SYN-1012 : SanityCheck: Model "VGAMod"
SYN-1012 : SanityCheck: Model "DisFIFO"
SYN-1012 : SanityCheck: Model "LCDPLL"
SYN-1012 : SanityCheck: Model "CLK_MOD"
SYN-1012 : SanityCheck: Model "LCD8080Ctrl"
SYN-1043 : Mark LCD8080Ctrl as IO macro for instance u5
SYN-1043 : Mark LCDPLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 40 instances.
SYN-1011 : Flatten model TOP
SYN-1011 : Flatten model VGAMod
SYN-1011 : Flatten model DisFIFO
SYN-1011 : Flatten model LCDPLL
SYN-1011 : Flatten model CLK_MOD
SYN-1011 : Flatten model LCD8080Ctrl
SYN-1016 : Merged 14 instances.
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 584/37 useful/useless nets, 448/33 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 41 distributor mux.
SYN-1016 : Merged 97 instances.
SYN-1015 : Optimize round 1, 219 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 546/13 useful/useless nets, 410/46 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 51 better
SYN-1014 : Optimize round 3
SYN-1032 : 546/0 useful/useless nets, 410/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "report_area -file LCD_8080ToRGB_rtl.area"
RUN-1001 : standard
***Report Model: TOP***

IO Statistics
#IO                    44
  #input               12
  #output              31
  #inout                1

Gate Statistics
#Basic gates          213
  #and                 36
  #nand                 0
  #or                   1
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 14
  #bufif1               1
  #MX21                42
  #FADD                 0
  #DFF                119
  #LATCH                0
#MACRO_ADD             23
#MACRO_EQ               9
#MACRO_MUX            160

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |TOP    |94     |119    |34     |
+-----------------------------------------+

RUN-1002 : start command "read_adc IO/io.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment nRST  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment LED[0]  LOCATION = P64;  "
RUN-1002 : start command "set_pin_assignment LED[1]  LOCATION = P63;  "
RUN-1002 : start command "set_pin_assignment LCDBK  LOCATION = P9;  "
RUN-1002 : start command "set_pin_assignment LCD_CLK  LOCATION = P62;  "
RUN-1002 : start command "set_pin_assignment LCD_HYNC  LOCATION = P58;  "
RUN-1002 : start command "set_pin_assignment LCD_SYNC  LOCATION = P59;  "
RUN-1002 : start command "set_pin_assignment LCD_DEN  LOCATION = P60;  "
RUN-1002 : start command "set_pin_assignment LCD_R[0]  LOCATION = P27;  "
RUN-1002 : start command "set_pin_assignment LCD_R[1]  LOCATION = P28;  "
RUN-1002 : start command "set_pin_assignment LCD_R[2]  LOCATION = P29;  "
RUN-1002 : start command "set_pin_assignment LCD_R[3]  LOCATION = P30;  "
RUN-1002 : start command "set_pin_assignment LCD_R[4]  LOCATION = P31;  "
RUN-1002 : start command "set_pin_assignment LCD_R[5]  LOCATION = P32;  "
RUN-1002 : start command "set_pin_assignment LCD_R[6]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment LCD_R[7]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment LCD_G[0]  LOCATION = P36;  "
RUN-1002 : start command "set_pin_assignment LCD_G[1]  LOCATION = P37;  "
RUN-1002 : start command "set_pin_assignment LCD_G[2]  LOCATION = P38;  "
RUN-1002 : start command "set_pin_assignment LCD_G[3]  LOCATION = P39;  "
RUN-1002 : start command "set_pin_assignment LCD_G[4]  LOCATION = P40;  "
RUN-1002 : start command "set_pin_assignment LCD_G[5]  LOCATION = P41;  "
RUN-1002 : start command "set_pin_assignment LCD_G[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment LCD_G[7]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment LCD_B[0]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment LCD_B[1]  LOCATION = P47;  "
RUN-1002 : start command "set_pin_assignment LCD_B[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment LCD_B[3]  LOCATION = P49;  "
RUN-1002 : start command "set_pin_assignment LCD_B[4]  LOCATION = P51;  "
RUN-1002 : start command "set_pin_assignment LCD_B[5]  LOCATION = P52;  "
RUN-1002 : start command "set_pin_assignment LCD_B[6]  LOCATION = P53;  "
RUN-1002 : start command "set_pin_assignment LCD_B[7]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment i8080_CS  LOCATION = P10; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_RS  LOCATION = P13; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_WR  LOCATION = P14; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[7]  LOCATION = P16; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[6]  LOCATION = P17; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[5]  LOCATION = P18; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[4]  LOCATION = P19; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[3]  LOCATION = P20; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[2]  LOCATION = P21; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[1]  LOCATION = P24; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "set_pin_assignment i8080_D[0]  LOCATION = P25; IOSTANDARD = LVCMOS18; "
RUN-1002 : start command "export_db LCD_8080ToRGB_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
