Release 12.4 - xst M.81d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: toplevel2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "toplevel2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "toplevel2"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : toplevel2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\Documents_utilisateurs\Francois\_Hubic\Documents\Formation\S1_AEO\AEO_TP\TP2\ipcore_dir/timer.vhd" into library work
Parsing entity <timer>.
Parsing architecture <xilinx> of entity <timer>.
Parsing VHDL file "\Documents_utilisateurs\Francois\_Hubic\Documents\Formation\S1_AEO\AEO_TP\TP2\X7seg.vhd" into library work
Parsing entity <X7seg>.
Parsing architecture <Behavioral> of entity <x7seg>.
Parsing VHDL file "\Documents_utilisateurs\Francois\_Hubic\Documents\Formation\S1_AEO\AEO_TP\TP2\shiftanodes.vhf" into library work
Parsing entity <shiftanodes>.
Parsing architecture <BEHAVIORAL> of entity <shiftanodes>.
Parsing VHDL file "\Documents_utilisateurs\Francois\_Hubic\Documents\Formation\S1_AEO\AEO_TP\TP2\Mux4x4.vhf" into library work
Parsing entity <M4_1E_HXILINX_Mux4x4>.
Parsing architecture <M4_1E_HXILINX_Mux4x4_V> of entity <m4_1e_hxilinx_mux4x4>.
Parsing entity <Mux4x4>.
Parsing architecture <BEHAVIORAL> of entity <mux4x4>.
Parsing VHDL file "\Documents_utilisateurs\Francois\_Hubic\Documents\Formation\S1_AEO\AEO_TP\TP2\Enable190.vhf" into library work
Parsing entity <CB4CE_HXILINX_Enable190>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_enable190>.
Parsing entity <CB16CE_HXILINX_Enable190>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_enable190>.
Parsing entity <Enable190>.
Parsing architecture <BEHAVIORAL> of entity <enable190>.
Parsing VHDL file "\Documents_utilisateurs\Francois\_Hubic\Documents\Formation\S1_AEO\AEO_TP\TP2\shiftled.vhf" into library work
Parsing entity <shiftled>.
Parsing architecture <BEHAVIORAL> of entity <shiftled>.
Parsing VHDL file "\Documents_utilisateurs\Francois\_Hubic\Documents\Formation\S1_AEO\AEO_TP\TP2\RDM.vhf" into library work
Parsing entity <RDM>.
Parsing architecture <BEHAVIORAL> of entity <rdm>.
Parsing VHDL file "\Documents_utilisateurs\Francois\_Hubic\Documents\Formation\S1_AEO\AEO_TP\TP2\pulse.vhf" into library work
Parsing entity <pulse>.
Parsing architecture <BEHAVIORAL> of entity <pulse>.
Parsing VHDL file "\Documents_utilisateurs\Francois\_Hubic\Documents\Formation\S1_AEO\AEO_TP\TP2\mux2x8.vhf" into library work
Parsing entity <M2_1_HXILINX_mux2x8>.
Parsing architecture <M2_1_HXILINX_mux2x8_V> of entity <m2_1_hxilinx_mux2x8>.
Parsing entity <mux2x8>.
Parsing architecture <BEHAVIORAL> of entity <mux2x8>.
Parsing VHDL file "\Documents_utilisateurs\Francois\_Hubic\Documents\Formation\S1_AEO\AEO_TP\TP2\afficheur.vhf" into library work
Parsing entity <CB4CE_HXILINX_afficheur>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_afficheur>.
Parsing entity <CB16CE_HXILINX_afficheur>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_afficheur>.
Parsing entity <M4_1E_HXILINX_afficheur>.
Parsing architecture <M4_1E_HXILINX_afficheur_V> of entity <m4_1e_hxilinx_afficheur>.
Parsing entity <CB2CE_HXILINX_afficheur>.
Parsing architecture <Behavioral> of entity <cb2ce_hxilinx_afficheur>.
Parsing entity <shiftanodes_MUSER_afficheur>.
Parsing architecture <BEHAVIORAL> of entity <shiftanodes_muser_afficheur>.
Parsing entity <Mux4x4_MUSER_afficheur>.
Parsing architecture <BEHAVIORAL> of entity <mux4x4_muser_afficheur>.
Parsing entity <Enable190_MUSER_afficheur>.
Parsing architecture <BEHAVIORAL> of entity <enable190_muser_afficheur>.
Parsing entity <afficheur>.
Parsing architecture <BEHAVIORAL> of entity <afficheur>.
Parsing VHDL file "\Documents_utilisateurs\Francois\_Hubic\Documents\Formation\S1_AEO\AEO_TP\TP2\toplevel2.vhf" into library work
Parsing entity <CB4CE_HXILINX_toplevel2>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_toplevel2>.
Parsing entity <COMP8_HXILINX_toplevel2>.
Parsing architecture <COMP8_HXILINX_toplevel2_V> of entity <comp8_hxilinx_toplevel2>.
Parsing entity <ACC16_HXILINX_toplevel2>.
Parsing architecture <ACC16_HXILINX_toplevel2_V> of entity <acc16_hxilinx_toplevel2>.
Parsing entity <CB16CE_HXILINX_toplevel2>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_toplevel2>.
Parsing entity <D3_8E_HXILINX_toplevel2>.
Parsing architecture <D3_8E_HXILINX_toplevel2_V> of entity <d3_8e_hxilinx_toplevel2>.
Parsing entity <M4_1E_HXILINX_toplevel2>.
Parsing architecture <M4_1E_HXILINX_toplevel2_V> of entity <m4_1e_hxilinx_toplevel2>.
Parsing entity <FJKC_HXILINX_toplevel2>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_toplevel2>.
Parsing entity <M2_1_HXILINX_toplevel2>.
Parsing architecture <M2_1_HXILINX_toplevel2_V> of entity <m2_1_hxilinx_toplevel2>.
Parsing entity <CB2CE_HXILINX_toplevel2>.
Parsing architecture <Behavioral> of entity <cb2ce_hxilinx_toplevel2>.
Parsing entity <mux2x8_MUSER_toplevel2>.
Parsing architecture <BEHAVIORAL> of entity <mux2x8_muser_toplevel2>.
Parsing entity <pulse_MUSER_toplevel2>.
Parsing architecture <BEHAVIORAL> of entity <pulse_muser_toplevel2>.
Parsing entity <shiftanodes_MUSER_toplevel2>.
Parsing architecture <BEHAVIORAL> of entity <shiftanodes_muser_toplevel2>.
Parsing entity <Mux4x4_MUSER_toplevel2>.
Parsing architecture <BEHAVIORAL> of entity <mux4x4_muser_toplevel2>.
Parsing entity <Enable190_MUSER_toplevel2>.
Parsing architecture <BEHAVIORAL> of entity <enable190_muser_toplevel2>.
Parsing entity <afficheur_MUSER_toplevel2>.
Parsing architecture <BEHAVIORAL> of entity <afficheur_muser_toplevel2>.
Parsing entity <shiftled_MUSER_toplevel2>.
Parsing architecture <BEHAVIORAL> of entity <shiftled_muser_toplevel2>.
Parsing entity <RDM_MUSER_toplevel2>.
Parsing architecture <BEHAVIORAL> of entity <rdm_muser_toplevel2>.
Parsing entity <toplevel2>.
Parsing architecture <BEHAVIORAL> of entity <toplevel2>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <toplevel2> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <timer> (architecture <xilinx>) from library <work>.

Elaborating entity <Enable190_MUSER_toplevel2> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <CB4CE_HXILINX_toplevel2> (architecture <Behavioral>) from library <work>.

Elaborating entity <CB16CE_HXILINX_toplevel2> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "\Documents_utilisateurs\Francois\_Hubic\Documents\Formation\S1_AEO\AEO_TP\TP2\toplevel2.vhf" Line 770: Net <XLXI_1_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "\Documents_utilisateurs\Francois\_Hubic\Documents\Formation\S1_AEO\AEO_TP\TP2\toplevel2.vhf" Line 771: Net <XLXI_2_CLR_openSignal> does not have a driver.

Elaborating entity <pulse_MUSER_toplevel2> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <RDM_MUSER_toplevel2> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <afficheur_MUSER_toplevel2> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Mux4x4_MUSER_toplevel2> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M4_1E_HXILINX_toplevel2> (architecture <M4_1E_HXILINX_toplevel2_V>) from library <work>.
INFO:HDLCompiler:679 - "\Documents_utilisateurs\Francois\_Hubic\Documents\Formation\S1_AEO\AEO_TP\TP2\toplevel2.vhf" Line 286. Case statement is complete. others clause is never selected

Elaborating entity <X7seg> (architecture <Behavioral>) from library <work>.

Elaborating entity <CB2CE_HXILINX_toplevel2> (architecture <Behavioral>) from library <work>.

Elaborating entity <shiftanodes_MUSER_toplevel2> (architecture <BEHAVIORAL>) from library <work>.
WARNING:HDLCompiler:634 - "\Documents_utilisateurs\Francois\_Hubic\Documents\Formation\S1_AEO\AEO_TP\TP2\toplevel2.vhf" Line 885: Net <XLXI_8_CLR_openSignal> does not have a driver.

Elaborating entity <D3_8E_HXILINX_toplevel2> (architecture <D3_8E_HXILINX_toplevel2_V>) from library <work>.
INFO:HDLCompiler:679 - "\Documents_utilisateurs\Francois\_Hubic\Documents\Formation\S1_AEO\AEO_TP\TP2\toplevel2.vhf" Line 237. Case statement is complete. others clause is never selected

Elaborating entity <COMP8_HXILINX_toplevel2> (architecture <COMP8_HXILINX_toplevel2_V>) from library <work>.

Elaborating entity <FJKC_HXILINX_toplevel2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <shiftled_MUSER_toplevel2> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <mux2x8_MUSER_toplevel2> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M2_1_HXILINX_toplevel2> (architecture <M2_1_HXILINX_toplevel2_V>) from library <work>.
INFO:HDLCompiler:679 - "\Documents_utilisateurs\Francois\_Hubic\Documents\Formation\S1_AEO\AEO_TP\TP2\toplevel2.vhf" Line 362. Case statement is complete. others clause is never selected

Elaborating entity <ACC16_HXILINX_toplevel2> (architecture <ACC16_HXILINX_toplevel2_V>) from library <work>.
WARNING:HDLCompiler:92 - "\Documents_utilisateurs\Francois\_Hubic\Documents\Formation\S1_AEO\AEO_TP\TP2\toplevel2.vhf" Line 140: add should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\Documents_utilisateurs\Francois\_Hubic\Documents\Formation\S1_AEO\AEO_TP\TP2\toplevel2.vhf" Line 142: b should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "\Documents_utilisateurs\Francois\_Hubic\Documents\Formation\S1_AEO\AEO_TP\TP2\toplevel2.vhf" Line 145: b should be on the sensitivity list of the process
WARNING:HDLCompiler:634 - "\Documents_utilisateurs\Francois\_Hubic\Documents\Formation\S1_AEO\AEO_TP\TP2\toplevel2.vhf" Line 1126: Net <E190> does not have a driver.
WARNING:HDLCompiler:634 - "\Documents_utilisateurs\Francois\_Hubic\Documents\Formation\S1_AEO\AEO_TP\TP2\toplevel2.vhf" Line 1129: Net <state> does not have a driver.
WARNING:HDLCompiler:634 - "\Documents_utilisateurs\Francois\_Hubic\Documents\Formation\S1_AEO\AEO_TP\TP2\toplevel2.vhf" Line 1130: Net <value[15]> does not have a driver.
WARNING:HDLCompiler:634 - "\Documents_utilisateurs\Francois\_Hubic\Documents\Formation\S1_AEO\AEO_TP\TP2\toplevel2.vhf" Line 1147: Net <XLXI_15_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "\Documents_utilisateurs\Francois\_Hubic\Documents\Formation\S1_AEO\AEO_TP\TP2\toplevel2.vhf" Line 1148: Net <XLXI_39_R_openSignal> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <toplevel2>.
    Related source file is "/documents_utilisateurs/francois/_hubic/documents/formation/s1_aeo/aeo_tp/tp2/toplevel2.vhf".
    Set property "HU_SET = XLXI_6_17" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_8_15" for instance <XLXI_8>.
    Set property "HU_SET = XLXI_15_16" for instance <XLXI_15>.
    Set property "HU_SET = XLXI_39_18" for instance <XLXI_39>.
INFO:Xst:3010 - "/documents_utilisateurs/francois/_hubic/documents/formation/s1_aeo/aeo_tp/tp2/toplevel2.vhf" line 1346: Output port <OFL> of the instance <XLXI_39> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <value<15:8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <E190> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <state> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_15_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_39_R_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <toplevel2> synthesized.

Synthesizing Unit <timer>.
    Related source file is "/documents_utilisateurs/francois/_hubic/documents/formation/s1_aeo/aeo_tp/tp2/ipcore_dir/timer.vhd".
    Summary:
	no macro.
Unit <timer> synthesized.

Synthesizing Unit <Enable190_MUSER_toplevel2>.
    Related source file is "/documents_utilisateurs/francois/_hubic/documents/formation/s1_aeo/aeo_tp/tp2/toplevel2.vhf".
    Set property "HU_SET = XLXI_1_12" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_13" for instance <XLXI_2>.
INFO:Xst:3010 - "/documents_utilisateurs/francois/_hubic/documents/formation/s1_aeo/aeo_tp/tp2/toplevel2.vhf" line 822: Output port <CEO> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/documents_utilisateurs/francois/_hubic/documents/formation/s1_aeo/aeo_tp/tp2/toplevel2.vhf" line 822: Output port <Q0> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/documents_utilisateurs/francois/_hubic/documents/formation/s1_aeo/aeo_tp/tp2/toplevel2.vhf" line 822: Output port <Q1> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/documents_utilisateurs/francois/_hubic/documents/formation/s1_aeo/aeo_tp/tp2/toplevel2.vhf" line 822: Output port <Q3> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/documents_utilisateurs/francois/_hubic/documents/formation/s1_aeo/aeo_tp/tp2/toplevel2.vhf" line 822: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/documents_utilisateurs/francois/_hubic/documents/formation/s1_aeo/aeo_tp/tp2/toplevel2.vhf" line 833: Output port <Q> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/documents_utilisateurs/francois/_hubic/documents/formation/s1_aeo/aeo_tp/tp2/toplevel2.vhf" line 833: Output port <TC> of the instance <XLXI_2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXI_1_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_2_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Enable190_MUSER_toplevel2> synthesized.

Synthesizing Unit <CB4CE_HXILINX_toplevel2>.
    Related source file is "/documents_utilisateurs/francois/_hubic/documents/formation/s1_aeo/aeo_tp/tp2/toplevel2.vhf".
    Found 4-bit register for signal <COUNT>.
    Found 4-bit adder for signal <COUNT[3]_GND_15_o_add_0_OUT> created at line 57.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <CB4CE_HXILINX_toplevel2> synthesized.

Synthesizing Unit <CB16CE_HXILINX_toplevel2>.
    Related source file is "/documents_utilisateurs/francois/_hubic/documents/formation/s1_aeo/aeo_tp/tp2/toplevel2.vhf".
    Found 16-bit register for signal <COUNT>.
    Found 16-bit adder for signal <COUNT[15]_GND_16_o_add_0_OUT> created at line 182.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <CB16CE_HXILINX_toplevel2> synthesized.

Synthesizing Unit <pulse_MUSER_toplevel2>.
    Related source file is "/documents_utilisateurs/francois/_hubic/documents/formation/s1_aeo/aeo_tp/tp2/toplevel2.vhf".
    Summary:
	no macro.
Unit <pulse_MUSER_toplevel2> synthesized.

Synthesizing Unit <RDM_MUSER_toplevel2>.
    Related source file is "/documents_utilisateurs/francois/_hubic/documents/formation/s1_aeo/aeo_tp/tp2/toplevel2.vhf".
    Summary:
	no macro.
Unit <RDM_MUSER_toplevel2> synthesized.

Synthesizing Unit <afficheur_MUSER_toplevel2>.
    Related source file is "/documents_utilisateurs/francois/_hubic/documents/formation/s1_aeo/aeo_tp/tp2/toplevel2.vhf".
    Set property "HU_SET = XLXI_8_14" for instance <XLXI_8>.
INFO:Xst:3010 - "/documents_utilisateurs/francois/_hubic/documents/formation/s1_aeo/aeo_tp/tp2/toplevel2.vhf" line 935: Output port <CEO> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/documents_utilisateurs/francois/_hubic/documents/formation/s1_aeo/aeo_tp/tp2/toplevel2.vhf" line 935: Output port <TC> of the instance <XLXI_8> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXI_8_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <afficheur_MUSER_toplevel2> synthesized.

Synthesizing Unit <Mux4x4_MUSER_toplevel2>.
    Related source file is "/documents_utilisateurs/francois/_hubic/documents/formation/s1_aeo/aeo_tp/tp2/toplevel2.vhf".
    Set property "HU_SET = XLXI_1_8" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_9" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_10" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_5_11" for instance <XLXI_5>.
    Summary:
	no macro.
Unit <Mux4x4_MUSER_toplevel2> synthesized.

Synthesizing Unit <M4_1E_HXILINX_toplevel2>.
    Related source file is "/documents_utilisateurs/francois/_hubic/documents/formation/s1_aeo/aeo_tp/tp2/toplevel2.vhf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 281.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_toplevel2> synthesized.

Synthesizing Unit <X7seg>.
    Related source file is "/documents_utilisateurs/francois/_hubic/documents/formation/s1_aeo/aeo_tp/tp2/x7seg.vhd".
    Found 16x7-bit Read Only RAM for signal <sevenseg>
    Summary:
	inferred   1 RAM(s).
Unit <X7seg> synthesized.

Synthesizing Unit <CB2CE_HXILINX_toplevel2>.
    Related source file is "/documents_utilisateurs/francois/_hubic/documents/formation/s1_aeo/aeo_tp/tp2/toplevel2.vhf".
    Found 2-bit register for signal <COUNT>.
    Found 2-bit adder for signal <COUNT[1]_GND_23_o_add_0_OUT> created at line 400.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <CB2CE_HXILINX_toplevel2> synthesized.

Synthesizing Unit <shiftanodes_MUSER_toplevel2>.
    Related source file is "/documents_utilisateurs/francois/_hubic/documents/formation/s1_aeo/aeo_tp/tp2/toplevel2.vhf".
    Summary:
	no macro.
Unit <shiftanodes_MUSER_toplevel2> synthesized.

Synthesizing Unit <D3_8E_HXILINX_toplevel2>.
    Related source file is "/documents_utilisateurs/francois/_hubic/documents/formation/s1_aeo/aeo_tp/tp2/toplevel2.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <D3_8E_HXILINX_toplevel2> synthesized.

Synthesizing Unit <COMP8_HXILINX_toplevel2>.
    Related source file is "/documents_utilisateurs/francois/_hubic/documents/formation/s1_aeo/aeo_tp/tp2/toplevel2.vhf".
    Found 8-bit comparator equal for signal <EQ> created at line 89
    Summary:
	inferred   1 Comparator(s).
Unit <COMP8_HXILINX_toplevel2> synthesized.

Synthesizing Unit <FJKC_HXILINX_toplevel2>.
    Related source file is "/documents_utilisateurs/francois/_hubic/documents/formation/s1_aeo/aeo_tp/tp2/toplevel2.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_toplevel2> synthesized.

Synthesizing Unit <shiftled_MUSER_toplevel2>.
    Related source file is "/documents_utilisateurs/francois/_hubic/documents/formation/s1_aeo/aeo_tp/tp2/toplevel2.vhf".
    Summary:
	no macro.
Unit <shiftled_MUSER_toplevel2> synthesized.

Synthesizing Unit <mux2x8_MUSER_toplevel2>.
    Related source file is "/documents_utilisateurs/francois/_hubic/documents/formation/s1_aeo/aeo_tp/tp2/toplevel2.vhf".
    Set property "HU_SET = XLXI_1_0" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_1" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_2" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_3" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_4" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_6_5" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_7_6" for instance <XLXI_7>.
    Set property "HU_SET = XLXI_8_7" for instance <XLXI_8>.
    Summary:
	no macro.
Unit <mux2x8_MUSER_toplevel2> synthesized.

Synthesizing Unit <M2_1_HXILINX_toplevel2>.
    Related source file is "/documents_utilisateurs/francois/_hubic/documents/formation/s1_aeo/aeo_tp/tp2/toplevel2.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_toplevel2> synthesized.

Synthesizing Unit <ACC16_HXILINX_toplevel2>.
    Related source file is "/documents_utilisateurs/francois/_hubic/documents/formation/s1_aeo/aeo_tp/tp2/toplevel2.vhf".
    Found 1-bit register for signal <q_tmp>.
    Found 17-bit register for signal <adsu_tmp>.
    Found 17-bit subtractor for signal <GND_31_o_GND_31_o_sub_3_OUT> created at line 133.
    Found 17-bit adder for signal <n0052> created at line 131.
    Found 17-bit adder for signal <BUS_0001_GND_31_o_add_1_OUT> created at line 131.
    Found 17-bit subtractor for signal <GND_31_o_GND_31_o_sub_4_OUT<16:0>> created at line 133.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <ACC16_HXILINX_toplevel2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 9
 16-bit adder                                          : 3
 17-bit addsub                                         : 2
 2-bit adder                                           : 1
 4-bit adder                                           : 3
# Registers                                            : 10
 1-bit register                                        : 2
 16-bit register                                       : 3
 17-bit register                                       : 1
 2-bit register                                        : 1
 4-bit register                                        : 3
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 38
 1-bit 2-to-1 multiplexer                              : 30
 1-bit 4-to-1 multiplexer                              : 4
 17-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CB16CE_HXILINX_toplevel2>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB16CE_HXILINX_toplevel2> synthesized (advanced).

Synthesizing (advanced) Unit <CB2CE_HXILINX_toplevel2>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB2CE_HXILINX_toplevel2> synthesized (advanced).

Synthesizing (advanced) Unit <CB4CE_HXILINX_toplevel2>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB4CE_HXILINX_toplevel2> synthesized (advanced).

Synthesizing (advanced) Unit <X7seg>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_sevenseg> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Sw>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sevenseg>      |          |
    -----------------------------------------------------------------------
Unit <X7seg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 2
 17-bit addsub                                         : 2
# Counters                                             : 7
 16-bit up counter                                     : 3
 2-bit up counter                                      : 1
 4-bit up counter                                      : 3
# Registers                                            : 60
 Flip-Flops                                            : 60
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 31
 1-bit 2-to-1 multiplexer                              : 24
 1-bit 4-to-1 multiplexer                              : 4
 17-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

ERROR:Xst:528 - Multi-source in Unit <toplevel2> on signal <clk100>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <XLXI_39/adsu_tmp_16>
   Output signal of BUFG instance <XLXI_1/clkout1_buf>


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.79 secs
 
--> 

Total memory usage is 267284 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :   12 (   0 filtered)

