# do custom_instr_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/e2/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/e2/gv319-repo/system_template_de1_soc/software {/home/e2/gv319-repo/system_template_de1_soc/software/lpm_mult1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:50 on Mar 05,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/e2/gv319-repo/system_template_de1_soc/software" /home/e2/gv319-repo/system_template_de1_soc/software/lpm_mult1.v 
# -- Compiling module lpm_mult1
# 
# Top level modules:
# 	lpm_mult1
# End time: 18:02:50 on Mar 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/e2/gv319-repo/system_template_de1_soc/software/db {/home/e2/gv319-repo/system_template_de1_soc/software/db/mult_b8n.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:50 on Mar 05,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/e2/gv319-repo/system_template_de1_soc/software/db" /home/e2/gv319-repo/system_template_de1_soc/software/db/mult_b8n.v 
# -- Compiling module mult_b8n
# 
# Top level modules:
# 	mult_b8n
# End time: 18:02:50 on Mar 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/e2/gv319-repo/system_template_de1_soc/software/.. {/home/e2/gv319-repo/system_template_de1_soc/software/../testbench_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:02:50 on Mar 05,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/e2/gv319-repo/system_template_de1_soc/software/.." /home/e2/gv319-repo/system_template_de1_soc/software/../testbench_1.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:02:50 on Mar 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 18:02:50 on Mar 05,2022
# Loading work.tb
# ** Error: (vsim-3033) Instantiation of 'fp_add_sub' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: /home/e2/gv319-repo/system_template_de1_soc/software/../testbench_1.v Line: 13
#         Searched libraries:
#             /home/e2/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera
#             /home/e2/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/220model
#             /home/e2/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/sgate
#             /home/e2/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf
#             /home/e2/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/e2/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev
#             /home/e2/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             /home/e2/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             /home/e2/gv319-repo/system_template_de1_soc/software/simulation/modelsim/rtl_work
#             /home/e2/gv319-repo/system_template_de1_soc/software/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./custom_instr_run_msim_rtl_verilog.do PAUSED at line 13
# End time: 18:08:52 on Mar 05,2022, Elapsed time: 0:06:02
# Errors: 1, Warnings: 0
