{
  "module_name": "pfc-r8a779g0.c",
  "hash_id": "dbe64270ba26514cdc7af5ca4a6d89bc9dde77256bfff6a15def1899f6dd0aff",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/renesas/pfc-r8a779g0.c",
  "human_readable_source": "\n \n\n#include <linux/errno.h>\n#include <linux/io.h>\n#include <linux/kernel.h>\n\n#include \"sh_pfc.h\"\n\n#define CFG_FLAGS (SH_PFC_PIN_CFG_DRIVE_STRENGTH | SH_PFC_PIN_CFG_PULL_UP_DOWN)\n\n#define CPU_ALL_GP(fn, sfx)\t\t\t\t\t\t\t\t\\\n\tPORT_GP_CFG_19(0,\tfn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_23(1,\tfn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(1, 23,\tfn, sfx, CFG_FLAGS),\t\t\t\t\t\\\n\tPORT_GP_CFG_1(1, 24,\tfn, sfx, CFG_FLAGS),\t\t\t\t\t\\\n\tPORT_GP_CFG_1(1, 25,\tfn, sfx, CFG_FLAGS),\t\t\t\t\t\\\n\tPORT_GP_CFG_1(1, 26,\tfn, sfx, CFG_FLAGS),\t\t\t\t\t\\\n\tPORT_GP_CFG_1(1, 27,\tfn, sfx, CFG_FLAGS),\t\t\t\t\t\\\n\tPORT_GP_CFG_1(1, 28,\tfn, sfx, CFG_FLAGS),\t\t\t\t\t\\\n\tPORT_GP_CFG_20(2,\tfn, sfx, CFG_FLAGS),\t\t\t\t\t\\\n\tPORT_GP_CFG_13(3,\tfn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(3, 13,\tfn, sfx, CFG_FLAGS),\t\t\t\t\t\\\n\tPORT_GP_CFG_1(3, 14,\tfn, sfx, CFG_FLAGS),\t\t\t\t\t\\\n\tPORT_GP_CFG_1(3, 15,\tfn, sfx, CFG_FLAGS),\t\t\t\t\t\\\n\tPORT_GP_CFG_1(3, 16,\tfn, sfx, CFG_FLAGS),\t\t\t\t\t\\\n\tPORT_GP_CFG_1(3, 17,\tfn, sfx, CFG_FLAGS),\t\t\t\t\t\\\n\tPORT_GP_CFG_1(3, 18,\tfn, sfx, CFG_FLAGS),\t\t\t\t\t\\\n\tPORT_GP_CFG_1(3, 19,\tfn, sfx, CFG_FLAGS),\t\t\t\t\t\\\n\tPORT_GP_CFG_1(3, 20,\tfn, sfx, CFG_FLAGS),\t\t\t\t\t\\\n\tPORT_GP_CFG_1(3, 21,\tfn, sfx, CFG_FLAGS),\t\t\t\t\t\\\n\tPORT_GP_CFG_1(3, 22,\tfn, sfx, CFG_FLAGS),\t\t\t\t\t\\\n\tPORT_GP_CFG_1(3, 23,\tfn, sfx, CFG_FLAGS),\t\t\t\t\t\\\n\tPORT_GP_CFG_1(3, 24,\tfn, sfx, CFG_FLAGS),\t\t\t\t\t\\\n\tPORT_GP_CFG_1(3, 25,\tfn, sfx, CFG_FLAGS),\t\t\t\t\t\\\n\tPORT_GP_CFG_1(3, 26,\tfn, sfx, CFG_FLAGS),\t\t\t\t\t\\\n\tPORT_GP_CFG_1(3, 27,\tfn, sfx, CFG_FLAGS),\t\t\t\t\t\\\n\tPORT_GP_CFG_1(3, 28,\tfn, sfx, CFG_FLAGS),\t\t\t\t\t\\\n\tPORT_GP_CFG_1(3, 29,\tfn, sfx, CFG_FLAGS),\t\t\t\t\t\\\n\tPORT_GP_CFG_25(4,\tfn, sfx, CFG_FLAGS),\t\t\t\t\t\\\n\tPORT_GP_CFG_21(5,\tfn, sfx, CFG_FLAGS),\t\t\t\t\t\\\n\tPORT_GP_CFG_21(6,\tfn, sfx, CFG_FLAGS),\t\t\t\t\t\\\n\tPORT_GP_CFG_21(7,\tfn, sfx, CFG_FLAGS),\t\t\t\t\t\\\n\tPORT_GP_CFG_14(8,\tfn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33)\n\n#define CPU_ALL_NOGP(fn)\t\t\t\t\t\t\t\t\\\n\tPIN_NOGP_CFG(VDDQ_AVB0, \"VDDQ_AVB0\", fn, SH_PFC_PIN_CFG_IO_VOLTAGE_18_25),\t\\\n\tPIN_NOGP_CFG(VDDQ_AVB1, \"VDDQ_AVB1\", fn, SH_PFC_PIN_CFG_IO_VOLTAGE_18_25),\t\\\n\tPIN_NOGP_CFG(VDDQ_AVB2, \"VDDQ_AVB2\", fn, SH_PFC_PIN_CFG_IO_VOLTAGE_18_25),\t\\\n\tPIN_NOGP_CFG(VDDQ_TSN0, \"VDDQ_TSN0\", fn, SH_PFC_PIN_CFG_IO_VOLTAGE_18_25)\n\n \n#define GPSR0_18\tF_(MSIOF2_RXD,\t\tIP2SR0_11_8)\n#define GPSR0_17\tF_(MSIOF2_SCK,\t\tIP2SR0_7_4)\n#define GPSR0_16\tF_(MSIOF2_TXD,\t\tIP2SR0_3_0)\n#define GPSR0_15\tF_(MSIOF2_SYNC,\t\tIP1SR0_31_28)\n#define GPSR0_14\tF_(MSIOF2_SS1,\t\tIP1SR0_27_24)\n#define GPSR0_13\tF_(MSIOF2_SS2,\t\tIP1SR0_23_20)\n#define GPSR0_12\tF_(MSIOF5_RXD,\t\tIP1SR0_19_16)\n#define GPSR0_11\tF_(MSIOF5_SCK,\t\tIP1SR0_15_12)\n#define GPSR0_10\tF_(MSIOF5_TXD,\t\tIP1SR0_11_8)\n#define GPSR0_9\t\tF_(MSIOF5_SYNC,\t\tIP1SR0_7_4)\n#define GPSR0_8\t\tF_(MSIOF5_SS1,\t\tIP1SR0_3_0)\n#define GPSR0_7\t\tF_(MSIOF5_SS2,\t\tIP0SR0_31_28)\n#define GPSR0_6\t\tF_(IRQ0,\t\tIP0SR0_27_24)\n#define GPSR0_5\t\tF_(IRQ1,\t\tIP0SR0_23_20)\n#define GPSR0_4\t\tF_(IRQ2,\t\tIP0SR0_19_16)\n#define GPSR0_3\t\tF_(IRQ3,\t\tIP0SR0_15_12)\n#define GPSR0_2\t\tF_(GP0_02,\t\tIP0SR0_11_8)\n#define GPSR0_1\t\tF_(GP0_01,\t\tIP0SR0_7_4)\n#define GPSR0_0\t\tF_(GP0_00,\t\tIP0SR0_3_0)\n\n \n#define GPSR1_28\tF_(HTX3,\t\tIP3SR1_19_16)\n#define GPSR1_27\tF_(HCTS3_N,\t\tIP3SR1_15_12)\n#define GPSR1_26\tF_(HRTS3_N,\t\tIP3SR1_11_8)\n#define GPSR1_25\tF_(HSCK3,\t\tIP3SR1_7_4)\n#define GPSR1_24\tF_(HRX3,\t\tIP3SR1_3_0)\n#define GPSR1_23\tF_(GP1_23,\t\tIP2SR1_31_28)\n#define GPSR1_22\tF_(AUDIO_CLKIN,\t\tIP2SR1_27_24)\n#define GPSR1_21\tF_(AUDIO_CLKOUT,\tIP2SR1_23_20)\n#define GPSR1_20\tF_(SSI_SD,\t\tIP2SR1_19_16)\n#define GPSR1_19\tF_(SSI_WS,\t\tIP2SR1_15_12)\n#define GPSR1_18\tF_(SSI_SCK,\t\tIP2SR1_11_8)\n#define GPSR1_17\tF_(SCIF_CLK,\t\tIP2SR1_7_4)\n#define GPSR1_16\tF_(HRX0,\t\tIP2SR1_3_0)\n#define GPSR1_15\tF_(HSCK0,\t\tIP1SR1_31_28)\n#define GPSR1_14\tF_(HRTS0_N,\t\tIP1SR1_27_24)\n#define GPSR1_13\tF_(HCTS0_N,\t\tIP1SR1_23_20)\n#define GPSR1_12\tF_(HTX0,\t\tIP1SR1_19_16)\n#define GPSR1_11\tF_(MSIOF0_RXD,\t\tIP1SR1_15_12)\n#define GPSR1_10\tF_(MSIOF0_SCK,\t\tIP1SR1_11_8)\n#define GPSR1_9\t\tF_(MSIOF0_TXD,\t\tIP1SR1_7_4)\n#define GPSR1_8\t\tF_(MSIOF0_SYNC,\t\tIP1SR1_3_0)\n#define GPSR1_7\t\tF_(MSIOF0_SS1,\t\tIP0SR1_31_28)\n#define GPSR1_6\t\tF_(MSIOF0_SS2,\t\tIP0SR1_27_24)\n#define GPSR1_5\t\tF_(MSIOF1_RXD,\t\tIP0SR1_23_20)\n#define GPSR1_4\t\tF_(MSIOF1_TXD,\t\tIP0SR1_19_16)\n#define GPSR1_3\t\tF_(MSIOF1_SCK,\t\tIP0SR1_15_12)\n#define GPSR1_2\t\tF_(MSIOF1_SYNC,\t\tIP0SR1_11_8)\n#define GPSR1_1\t\tF_(MSIOF1_SS1,\t\tIP0SR1_7_4)\n#define GPSR1_0\t\tF_(MSIOF1_SS2,\t\tIP0SR1_3_0)\n\n \n#define GPSR2_19\tF_(CANFD7_RX,\t\tIP2SR2_15_12)\n#define GPSR2_18\tF_(CANFD7_TX,\t\tIP2SR2_11_8)\n#define GPSR2_17\tF_(CANFD4_RX,\t\tIP2SR2_7_4)\n#define GPSR2_16\tF_(CANFD4_TX,\t\tIP2SR2_3_0)\n#define GPSR2_15\tF_(CANFD3_RX,\t\tIP1SR2_31_28)\n#define GPSR2_14\tF_(CANFD3_TX,\t\tIP1SR2_27_24)\n#define GPSR2_13\tF_(CANFD2_RX,\t\tIP1SR2_23_20)\n#define GPSR2_12\tF_(CANFD2_TX,\t\tIP1SR2_19_16)\n#define GPSR2_11\tF_(CANFD0_RX,\t\tIP1SR2_15_12)\n#define GPSR2_10\tF_(CANFD0_TX,\t\tIP1SR2_11_8)\n#define GPSR2_9\t\tF_(CAN_CLK,\t\tIP1SR2_7_4)\n#define GPSR2_8\t\tF_(TPU0TO0,\t\tIP1SR2_3_0)\n#define GPSR2_7\t\tF_(TPU0TO1,\t\tIP0SR2_31_28)\n#define GPSR2_6\t\tF_(FXR_TXDB,\t\tIP0SR2_27_24)\n#define GPSR2_5\t\tF_(FXR_TXENB_N,\t\tIP0SR2_23_20)\n#define GPSR2_4\t\tF_(RXDB_EXTFXR,\t\tIP0SR2_19_16)\n#define GPSR2_3\t\tF_(CLK_EXTFXR,\t\tIP0SR2_15_12)\n#define GPSR2_2\t\tF_(RXDA_EXTFXR,\t\tIP0SR2_11_8)\n#define GPSR2_1\t\tF_(FXR_TXENA_N,\t\tIP0SR2_7_4)\n#define GPSR2_0\t\tF_(FXR_TXDA,\t\tIP0SR2_3_0)\n\n \n#define GPSR3_29\tF_(RPC_INT_N,\t\tIP3SR3_23_20)\n#define GPSR3_28\tF_(RPC_WP_N,\t\tIP3SR3_19_16)\n#define GPSR3_27\tF_(RPC_RESET_N,\t\tIP3SR3_15_12)\n#define GPSR3_26\tF_(QSPI1_IO3,\t\tIP3SR3_11_8)\n#define GPSR3_25\tF_(QSPI1_SSL,\t\tIP3SR3_7_4)\n#define GPSR3_24\tF_(QSPI1_IO2,\t\tIP3SR3_3_0)\n#define GPSR3_23\tF_(QSPI1_MISO_IO1,\tIP2SR3_31_28)\n#define GPSR3_22\tF_(QSPI1_SPCLK,\t\tIP2SR3_27_24)\n#define GPSR3_21\tF_(QSPI1_MOSI_IO0,\tIP2SR3_23_20)\n#define GPSR3_20\tF_(QSPI0_SPCLK,\t\tIP2SR3_19_16)\n#define GPSR3_19\tF_(QSPI0_MOSI_IO0,\tIP2SR3_15_12)\n#define GPSR3_18\tF_(QSPI0_MISO_IO1,\tIP2SR3_11_8)\n#define GPSR3_17\tF_(QSPI0_IO2,\t\tIP2SR3_7_4)\n#define GPSR3_16\tF_(QSPI0_IO3,\t\tIP2SR3_3_0)\n#define GPSR3_15\tF_(QSPI0_SSL,\t\tIP1SR3_31_28)\n#define GPSR3_14\tF_(IPC_CLKOUT,\t\tIP1SR3_27_24)\n#define GPSR3_13\tF_(IPC_CLKIN,\t\tIP1SR3_23_20)\n#define GPSR3_12\tF_(SD_WP,\t\tIP1SR3_19_16)\n#define GPSR3_11\tF_(SD_CD,\t\tIP1SR3_15_12)\n#define GPSR3_10\tF_(MMC_SD_CMD,\t\tIP1SR3_11_8)\n#define GPSR3_9\t\tF_(MMC_D6,\t\tIP1SR3_7_4)\n#define GPSR3_8\t\tF_(MMC_D7,\t\tIP1SR3_3_0)\n#define GPSR3_7\t\tF_(MMC_D4,\t\tIP0SR3_31_28)\n#define GPSR3_6\t\tF_(MMC_D5,\t\tIP0SR3_27_24)\n#define GPSR3_5\t\tF_(MMC_SD_D3,\t\tIP0SR3_23_20)\n#define GPSR3_4\t\tF_(MMC_DS,\t\tIP0SR3_19_16)\n#define GPSR3_3\t\tF_(MMC_SD_CLK,\t\tIP0SR3_15_12)\n#define GPSR3_2\t\tF_(MMC_SD_D2,\t\tIP0SR3_11_8)\n#define GPSR3_1\t\tF_(MMC_SD_D0,\t\tIP0SR3_7_4)\n#define GPSR3_0\t\tF_(MMC_SD_D1,\t\tIP0SR3_3_0)\n\n \n#define GPSR4_24\tF_(AVS1,\t\tIP3SR4_3_0)\n#define GPSR4_23\tF_(AVS0,\t\tIP2SR4_31_28)\n#define GPSR4_22\tF_(PCIE1_CLKREQ_N,\tIP2SR4_27_24)\n#define GPSR4_21\tF_(PCIE0_CLKREQ_N,\tIP2SR4_23_20)\n#define GPSR4_20\tF_(TSN0_TXCREFCLK,\tIP2SR4_19_16)\n#define GPSR4_19\tF_(TSN0_TD2,\t\tIP2SR4_15_12)\n#define GPSR4_18\tF_(TSN0_TD3,\t\tIP2SR4_11_8)\n#define GPSR4_17\tF_(TSN0_RD2,\t\tIP2SR4_7_4)\n#define GPSR4_16\tF_(TSN0_RD3,\t\tIP2SR4_3_0)\n#define GPSR4_15\tF_(TSN0_TD0,\t\tIP1SR4_31_28)\n#define GPSR4_14\tF_(TSN0_TD1,\t\tIP1SR4_27_24)\n#define GPSR4_13\tF_(TSN0_RD1,\t\tIP1SR4_23_20)\n#define GPSR4_12\tF_(TSN0_TXC,\t\tIP1SR4_19_16)\n#define GPSR4_11\tF_(TSN0_RXC,\t\tIP1SR4_15_12)\n#define GPSR4_10\tF_(TSN0_RD0,\t\tIP1SR4_11_8)\n#define GPSR4_9\t\tF_(TSN0_TX_CTL,\t\tIP1SR4_7_4)\n#define GPSR4_8\t\tF_(TSN0_AVTP_PPS0,\tIP1SR4_3_0)\n#define GPSR4_7\t\tF_(TSN0_RX_CTL,\t\tIP0SR4_31_28)\n#define GPSR4_6\t\tF_(TSN0_AVTP_CAPTURE,\tIP0SR4_27_24)\n#define GPSR4_5\t\tF_(TSN0_AVTP_MATCH,\tIP0SR4_23_20)\n#define GPSR4_4\t\tF_(TSN0_LINK,\t\tIP0SR4_19_16)\n#define GPSR4_3\t\tF_(TSN0_PHY_INT,\tIP0SR4_15_12)\n#define GPSR4_2\t\tF_(TSN0_AVTP_PPS1,\tIP0SR4_11_8)\n#define GPSR4_1\t\tF_(TSN0_MDC,\t\tIP0SR4_7_4)\n#define GPSR4_0\t\tF_(TSN0_MDIO,\t\tIP0SR4_3_0)\n\n \n#define GPSR5_20\tF_(AVB2_RX_CTL,\t\tIP2SR5_19_16)\n#define GPSR5_19\tF_(AVB2_TX_CTL,\t\tIP2SR5_15_12)\n#define GPSR5_18\tF_(AVB2_RXC,\t\tIP2SR5_11_8)\n#define GPSR5_17\tF_(AVB2_RD0,\t\tIP2SR5_7_4)\n#define GPSR5_16\tF_(AVB2_TXC,\t\tIP2SR5_3_0)\n#define GPSR5_15\tF_(AVB2_TD0,\t\tIP1SR5_31_28)\n#define GPSR5_14\tF_(AVB2_RD1,\t\tIP1SR5_27_24)\n#define GPSR5_13\tF_(AVB2_RD2,\t\tIP1SR5_23_20)\n#define GPSR5_12\tF_(AVB2_TD1,\t\tIP1SR5_19_16)\n#define GPSR5_11\tF_(AVB2_TD2,\t\tIP1SR5_15_12)\n#define GPSR5_10\tF_(AVB2_MDIO,\t\tIP1SR5_11_8)\n#define GPSR5_9\t\tF_(AVB2_RD3,\t\tIP1SR5_7_4)\n#define GPSR5_8\t\tF_(AVB2_TD3,\t\tIP1SR5_3_0)\n#define GPSR5_7\t\tF_(AVB2_TXCREFCLK,\tIP0SR5_31_28)\n#define GPSR5_6\t\tF_(AVB2_MDC,\t\tIP0SR5_27_24)\n#define GPSR5_5\t\tF_(AVB2_MAGIC,\t\tIP0SR5_23_20)\n#define GPSR5_4\t\tF_(AVB2_PHY_INT,\tIP0SR5_19_16)\n#define GPSR5_3\t\tF_(AVB2_LINK,\t\tIP0SR5_15_12)\n#define GPSR5_2\t\tF_(AVB2_AVTP_MATCH,\tIP0SR5_11_8)\n#define GPSR5_1\t\tF_(AVB2_AVTP_CAPTURE,\tIP0SR5_7_4)\n#define GPSR5_0\t\tF_(AVB2_AVTP_PPS,\tIP0SR5_3_0)\n\n \n#define GPSR6_20\tF_(AVB1_TXCREFCLK,\tIP2SR6_19_16)\n#define GPSR6_19\tF_(AVB1_RD3,\t\tIP2SR6_15_12)\n#define GPSR6_18\tF_(AVB1_TD3,\t\tIP2SR6_11_8)\n#define GPSR6_17\tF_(AVB1_RD2,\t\tIP2SR6_7_4)\n#define GPSR6_16\tF_(AVB1_TD2,\t\tIP2SR6_3_0)\n#define GPSR6_15\tF_(AVB1_RD0,\t\tIP1SR6_31_28)\n#define GPSR6_14\tF_(AVB1_RD1,\t\tIP1SR6_27_24)\n#define GPSR6_13\tF_(AVB1_TD0,\t\tIP1SR6_23_20)\n#define GPSR6_12\tF_(AVB1_TD1,\t\tIP1SR6_19_16)\n#define GPSR6_11\tF_(AVB1_AVTP_CAPTURE,\tIP1SR6_15_12)\n#define GPSR6_10\tF_(AVB1_AVTP_PPS,\tIP1SR6_11_8)\n#define GPSR6_9\t\tF_(AVB1_RX_CTL,\t\tIP1SR6_7_4)\n#define GPSR6_8\t\tF_(AVB1_RXC,\t\tIP1SR6_3_0)\n#define GPSR6_7\t\tF_(AVB1_TX_CTL,\t\tIP0SR6_31_28)\n#define GPSR6_6\t\tF_(AVB1_TXC,\t\tIP0SR6_27_24)\n#define GPSR6_5\t\tF_(AVB1_AVTP_MATCH,\tIP0SR6_23_20)\n#define GPSR6_4\t\tF_(AVB1_LINK,\t\tIP0SR6_19_16)\n#define GPSR6_3\t\tF_(AVB1_PHY_INT,\tIP0SR6_15_12)\n#define GPSR6_2\t\tF_(AVB1_MDC,\t\tIP0SR6_11_8)\n#define GPSR6_1\t\tF_(AVB1_MAGIC,\t\tIP0SR6_7_4)\n#define GPSR6_0\t\tF_(AVB1_MDIO,\t\tIP0SR6_3_0)\n\n \n#define GPSR7_20\tF_(AVB0_RX_CTL,\t\tIP2SR7_19_16)\n#define GPSR7_19\tF_(AVB0_RXC,\t\tIP2SR7_15_12)\n#define GPSR7_18\tF_(AVB0_RD0,\t\tIP2SR7_11_8)\n#define GPSR7_17\tF_(AVB0_RD1,\t\tIP2SR7_7_4)\n#define GPSR7_16\tF_(AVB0_TX_CTL,\t\tIP2SR7_3_0)\n#define GPSR7_15\tF_(AVB0_TXC,\t\tIP1SR7_31_28)\n#define GPSR7_14\tF_(AVB0_MDIO,\t\tIP1SR7_27_24)\n#define GPSR7_13\tF_(AVB0_MDC,\t\tIP1SR7_23_20)\n#define GPSR7_12\tF_(AVB0_RD2,\t\tIP1SR7_19_16)\n#define GPSR7_11\tF_(AVB0_TD0,\t\tIP1SR7_15_12)\n#define GPSR7_10\tF_(AVB0_MAGIC,\t\tIP1SR7_11_8)\n#define GPSR7_9\t\tF_(AVB0_TXCREFCLK,\tIP1SR7_7_4)\n#define GPSR7_8\t\tF_(AVB0_RD3,\t\tIP1SR7_3_0)\n#define GPSR7_7\t\tF_(AVB0_TD1,\t\tIP0SR7_31_28)\n#define GPSR7_6\t\tF_(AVB0_TD2,\t\tIP0SR7_27_24)\n#define GPSR7_5\t\tF_(AVB0_PHY_INT,\tIP0SR7_23_20)\n#define GPSR7_4\t\tF_(AVB0_LINK,\t\tIP0SR7_19_16)\n#define GPSR7_3\t\tF_(AVB0_TD3,\t\tIP0SR7_15_12)\n#define GPSR7_2\t\tF_(AVB0_AVTP_MATCH,\tIP0SR7_11_8)\n#define GPSR7_1\t\tF_(AVB0_AVTP_CAPTURE,\tIP0SR7_7_4)\n#define GPSR7_0\t\tF_(AVB0_AVTP_PPS,\tIP0SR7_3_0)\n\n \n#define GPSR8_13\tF_(GP8_13,\t\tIP1SR8_23_20)\n#define GPSR8_12\tF_(GP8_12,\t\tIP1SR8_19_16)\n#define GPSR8_11\tF_(SDA5,\t\tIP1SR8_15_12)\n#define GPSR8_10\tF_(SCL5,\t\tIP1SR8_11_8)\n#define GPSR8_9\t\tF_(SDA4,\t\tIP1SR8_7_4)\n#define GPSR8_8\t\tF_(SCL4,\t\tIP1SR8_3_0)\n#define GPSR8_7\t\tF_(SDA3,\t\tIP0SR8_31_28)\n#define GPSR8_6\t\tF_(SCL3,\t\tIP0SR8_27_24)\n#define GPSR8_5\t\tF_(SDA2,\t\tIP0SR8_23_20)\n#define GPSR8_4\t\tF_(SCL2,\t\tIP0SR8_19_16)\n#define GPSR8_3\t\tF_(SDA1,\t\tIP0SR8_15_12)\n#define GPSR8_2\t\tF_(SCL1,\t\tIP0SR8_11_8)\n#define GPSR8_1\t\tF_(SDA0,\t\tIP0SR8_7_4)\n#define GPSR8_0\t\tF_(SCL0,\t\tIP0SR8_3_0)\n\n \n \t\t \t\t\t \t\t\t \t\t\t \n#define IP0SR0_3_0\tF_(0, 0)\t\tFM(ERROROUTC_N_B)\tFM(TCLK2_A)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR0_7_4\tF_(0, 0)\t\tFM(MSIOF3_SS1)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR0_11_8\tF_(0, 0)\t\tFM(MSIOF3_SS2)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR0_15_12\tFM(IRQ3)\t\tFM(MSIOF3_SCK)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR0_19_16\tFM(IRQ2)\t\tFM(MSIOF3_TXD)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR0_23_20\tFM(IRQ1)\t\tFM(MSIOF3_RXD)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR0_27_24\tFM(IRQ0)\t\tFM(MSIOF3_SYNC)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR0_31_28\tFM(MSIOF5_SS2)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t\t \t\t\t \n#define IP1SR0_3_0\tFM(MSIOF5_SS1)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR0_7_4\tFM(MSIOF5_SYNC)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR0_11_8\tFM(MSIOF5_TXD)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR0_15_12\tFM(MSIOF5_SCK)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR0_19_16\tFM(MSIOF5_RXD)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR0_23_20\tFM(MSIOF2_SS2)\t\tFM(TCLK1)\t\tFM(IRQ2_A)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR0_27_24\tFM(MSIOF2_SS1)\t\tFM(HTX1)\t\tFM(TX1)\t\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR0_31_28\tFM(MSIOF2_SYNC)\t\tFM(HRX1)\t\tFM(RX1)\t\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t\t \t\t\t \n#define IP2SR0_3_0\tFM(MSIOF2_TXD)\t\tFM(HCTS1_N)\t\tFM(CTS1_N)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR0_7_4\tFM(MSIOF2_SCK)\t\tFM(HRTS1_N)\t\tFM(RTS1_N)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR0_11_8\tFM(MSIOF2_RXD)\t\tFM(HSCK1)\t\tFM(SCK1)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \n \t\t \t\t\t \t\t\t \t\t\t \n#define IP0SR1_3_0\tFM(MSIOF1_SS2)\t\tFM(HTX3_A)\t\tFM(TX3)\t\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR1_7_4\tFM(MSIOF1_SS1)\t\tFM(HCTS3_N_A)\t\tFM(RX3)\t\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR1_11_8\tFM(MSIOF1_SYNC)\t\tFM(HRTS3_N_A)\t\tFM(RTS3_N)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR1_15_12\tFM(MSIOF1_SCK)\t\tFM(HSCK3_A)\t\tFM(CTS3_N)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR1_19_16\tFM(MSIOF1_TXD)\t\tFM(HRX3_A)\t\tFM(SCK3)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR1_23_20\tFM(MSIOF1_RXD)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR1_27_24\tFM(MSIOF0_SS2)\t\tFM(HTX1_X)\t\tFM(TX1_X)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR1_31_28\tFM(MSIOF0_SS1)\t\tFM(HRX1_X)\t\tFM(RX1_X)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t\t \t\t\t \n#define IP1SR1_3_0\tFM(MSIOF0_SYNC)\t\tFM(HCTS1_N_X)\t\tFM(CTS1_N_X)\t\tFM(CANFD5_TX_B)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR1_7_4\tFM(MSIOF0_TXD)\t\tFM(HRTS1_N_X)\t\tFM(RTS1_N_X)\t\tFM(CANFD5_RX_B)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR1_11_8\tFM(MSIOF0_SCK)\t\tFM(HSCK1_X)\t\tFM(SCK1_X)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR1_15_12\tFM(MSIOF0_RXD)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR1_19_16\tFM(HTX0)\t\tFM(TX0)\t\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR1_23_20\tFM(HCTS0_N)\t\tFM(CTS0_N)\t\tFM(PWM8_A)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR1_27_24\tFM(HRTS0_N)\t\tFM(RTS0_N)\t\tFM(PWM9_A)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR1_31_28\tFM(HSCK0)\t\tFM(SCK0)\t\tFM(PWM0_A)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t\t \t\t\t \n#define IP2SR1_3_0\tFM(HRX0)\t\tFM(RX0)\t\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR1_7_4\tFM(SCIF_CLK)\t\tFM(IRQ4_A)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR1_11_8\tFM(SSI_SCK)\t\tFM(TCLK3)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR1_15_12\tFM(SSI_WS)\t\tFM(TCLK4)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR1_19_16\tFM(SSI_SD)\t\tFM(IRQ0_A)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR1_23_20\tFM(AUDIO_CLKOUT)\tFM(IRQ1_A)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR1_27_24\tFM(AUDIO_CLKIN)\t\tFM(PWM3_A)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR1_31_28\tF_(0, 0)\t\tFM(TCLK2)\t\tFM(MSIOF4_SS1)\t\tFM(IRQ3_B)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t\t \t\t\t \n#define IP3SR1_3_0\tFM(HRX3)\t\tFM(SCK3_A)\t\tFM(MSIOF4_SS2)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3SR1_7_4\tFM(HSCK3)\t\tFM(CTS3_N_A)\t\tFM(MSIOF4_SCK)\t\tFM(TPU0TO0_A)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3SR1_11_8\tFM(HRTS3_N)\t\tFM(RTS3_N_A)\t\tFM(MSIOF4_TXD)\t\tFM(TPU0TO1_A)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3SR1_15_12\tFM(HCTS3_N)\t\tFM(RX3_A)\t\tFM(MSIOF4_RXD)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3SR1_19_16\tFM(HTX3)\t\tFM(TX3_A)\t\tFM(MSIOF4_SYNC)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \n \t\t \t\t\t \t\t\t \t\t\t \n#define IP0SR2_3_0\tFM(FXR_TXDA)\t\tFM(CANFD1_TX)\t\tFM(TPU0TO2_A)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR2_7_4\tFM(FXR_TXENA_N)\t\tFM(CANFD1_RX)\t\tFM(TPU0TO3_A)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR2_11_8\tFM(RXDA_EXTFXR)\t\tFM(CANFD5_TX)\t\tFM(IRQ5)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR2_15_12\tFM(CLK_EXTFXR)\t\tFM(CANFD5_RX)\t\tFM(IRQ4_B)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR2_19_16\tFM(RXDB_EXTFXR)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR2_23_20\tFM(FXR_TXENB_N)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR2_27_24\tFM(FXR_TXDB)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR2_31_28\tFM(TPU0TO1)\t\tFM(CANFD6_TX)\t\tF_(0, 0)\t\tFM(TCLK2_B)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t\t \t\t\t \n#define IP1SR2_3_0\tFM(TPU0TO0)\t\tFM(CANFD6_RX)\t\tF_(0, 0)\t\tFM(TCLK1_A)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR2_7_4\tFM(CAN_CLK)\t\tFM(FXR_TXENA_N_X)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR2_11_8\tFM(CANFD0_TX)\t\tFM(FXR_TXENB_N_X)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR2_15_12\tFM(CANFD0_RX)\t\tFM(STPWT_EXTFXR)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR2_19_16\tFM(CANFD2_TX)\t\tFM(TPU0TO2)\t\tF_(0, 0)\t\tFM(TCLK3_A)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR2_23_20\tFM(CANFD2_RX)\t\tFM(TPU0TO3)\t\tFM(PWM1_B)\t\tFM(TCLK4_A)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR2_27_24\tFM(CANFD3_TX)\t\tF_(0, 0)\t\tFM(PWM2_B)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR2_31_28\tFM(CANFD3_RX)\t\tF_(0, 0)\t\tFM(PWM3_B)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t\t \t\t\t \n#define IP2SR2_3_0\tFM(CANFD4_TX)\t\tF_(0, 0)\t\tFM(PWM4)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR2_7_4\tFM(CANFD4_RX)\t\tF_(0, 0)\t\tFM(PWM5)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR2_11_8\tFM(CANFD7_TX)\t\tF_(0, 0)\t\tFM(PWM6)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR2_15_12\tFM(CANFD7_RX)\t\tF_(0, 0)\t\tFM(PWM7)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \n \t\t \t\t\t \t\t\t \t\t\t \n#define IP0SR3_3_0\tFM(MMC_SD_D1)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR3_7_4\tFM(MMC_SD_D0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR3_11_8\tFM(MMC_SD_D2)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR3_15_12\tFM(MMC_SD_CLK)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR3_19_16\tFM(MMC_DS)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR3_23_20\tFM(MMC_SD_D3)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR3_27_24\tFM(MMC_D5)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR3_31_28\tFM(MMC_D4)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t\t \t\t\t \n#define IP1SR3_3_0\tFM(MMC_D7)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR3_7_4\tFM(MMC_D6)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR3_11_8\tFM(MMC_SD_CMD)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR3_15_12\tFM(SD_CD)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR3_19_16\tFM(SD_WP)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR3_23_20\tFM(IPC_CLKIN)\t\tFM(IPC_CLKEN_IN)\tFM(PWM1_A)\t\tFM(TCLK3_X)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR3_27_24\tFM(IPC_CLKOUT)\t\tFM(IPC_CLKEN_OUT)\tFM(ERROROUTC_N_A)\tFM(TCLK4_X)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR3_31_28\tFM(QSPI0_SSL)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t\t \t\t\t \n#define IP2SR3_3_0\tFM(QSPI0_IO3)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR3_7_4\tFM(QSPI0_IO2)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR3_11_8\tFM(QSPI0_MISO_IO1)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR3_15_12\tFM(QSPI0_MOSI_IO0)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR3_19_16\tFM(QSPI0_SPCLK)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR3_23_20\tFM(QSPI1_MOSI_IO0)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR3_27_24\tFM(QSPI1_SPCLK)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR3_31_28\tFM(QSPI1_MISO_IO1)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t\t \t\t\t \n#define IP3SR3_3_0\tFM(QSPI1_IO2)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3SR3_7_4\tFM(QSPI1_SSL)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3SR3_11_8\tFM(QSPI1_IO3)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3SR3_15_12\tFM(RPC_RESET_N)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3SR3_19_16\tFM(RPC_WP_N)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3SR3_23_20\tFM(RPC_INT_N)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \n \t\t \t\t\t \t\t\t \t\t\t \n#define IP0SR4_3_0\tFM(TSN0_MDIO)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR4_7_4\tFM(TSN0_MDC)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR4_11_8\tFM(TSN0_AVTP_PPS1)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR4_15_12\tFM(TSN0_PHY_INT)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR4_19_16\tFM(TSN0_LINK)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR4_23_20\tFM(TSN0_AVTP_MATCH)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR4_27_24\tFM(TSN0_AVTP_CAPTURE)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR4_31_28\tFM(TSN0_RX_CTL)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t\t \t\t\t \n#define IP1SR4_3_0\tFM(TSN0_AVTP_PPS0)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR4_7_4\tFM(TSN0_TX_CTL)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR4_11_8\tFM(TSN0_RD0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR4_15_12\tFM(TSN0_RXC)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR4_19_16\tFM(TSN0_TXC)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR4_23_20\tFM(TSN0_RD1)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR4_27_24\tFM(TSN0_TD1)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR4_31_28\tFM(TSN0_TD0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t\t \t\t\t \n#define IP2SR4_3_0\tFM(TSN0_RD3)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR4_7_4\tFM(TSN0_RD2)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR4_11_8\tFM(TSN0_TD3)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR4_15_12\tFM(TSN0_TD2)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR4_19_16\tFM(TSN0_TXCREFCLK)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR4_23_20\tFM(PCIE0_CLKREQ_N)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR4_27_24\tFM(PCIE1_CLKREQ_N)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR4_31_28\tFM(AVS0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t\t \t\t\t \n#define IP3SR4_3_0\tFM(AVS1)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \n \t\t \t\t\t \t\t\t \t\t\t \n#define IP0SR5_3_0\tFM(AVB2_AVTP_PPS)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR5_7_4\tFM(AVB2_AVTP_CAPTURE)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR5_11_8\tFM(AVB2_AVTP_MATCH)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR5_15_12\tFM(AVB2_LINK)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR5_19_16\tFM(AVB2_PHY_INT)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR5_23_20\tFM(AVB2_MAGIC)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR5_27_24\tFM(AVB2_MDC)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR5_31_28\tFM(AVB2_TXCREFCLK)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t\t \t\t\t \n#define IP1SR5_3_0\tFM(AVB2_TD3)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR5_7_4\tFM(AVB2_RD3)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR5_11_8\tFM(AVB2_MDIO)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR5_15_12\tFM(AVB2_TD2)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR5_19_16\tFM(AVB2_TD1)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR5_23_20\tFM(AVB2_RD2)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR5_27_24\tFM(AVB2_RD1)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR5_31_28\tFM(AVB2_TD0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t\t \t\t\t \n#define IP2SR5_3_0\tFM(AVB2_TXC)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR5_7_4\tFM(AVB2_RD0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR5_11_8\tFM(AVB2_RXC)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR5_15_12\tFM(AVB2_TX_CTL)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR5_19_16\tFM(AVB2_RX_CTL)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \n \t\t \t\t\t \t\t\t \t\t\t \n#define IP0SR6_3_0\tFM(AVB1_MDIO)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR6_7_4\tFM(AVB1_MAGIC)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR6_11_8\tFM(AVB1_MDC)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR6_15_12\tFM(AVB1_PHY_INT)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR6_19_16\tFM(AVB1_LINK)\t\tFM(AVB1_MII_TX_ER)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR6_23_20\tFM(AVB1_AVTP_MATCH)\tFM(AVB1_MII_RX_ER)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR6_27_24\tFM(AVB1_TXC)\t\tFM(AVB1_MII_TXC)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR6_31_28\tFM(AVB1_TX_CTL)\t\tFM(AVB1_MII_TX_EN)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t\t \t\t\t \n#define IP1SR6_3_0\tFM(AVB1_RXC)\t\tFM(AVB1_MII_RXC)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR6_7_4\tFM(AVB1_RX_CTL)\t\tFM(AVB1_MII_RX_DV)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR6_11_8\tFM(AVB1_AVTP_PPS)\tFM(AVB1_MII_COL)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR6_15_12\tFM(AVB1_AVTP_CAPTURE)\tFM(AVB1_MII_CRS)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR6_19_16\tFM(AVB1_TD1)\t\tFM(AVB1_MII_TD1)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR6_23_20\tFM(AVB1_TD0)\t\tFM(AVB1_MII_TD0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR6_27_24\tFM(AVB1_RD1)\t\tFM(AVB1_MII_RD1)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR6_31_28\tFM(AVB1_RD0)\t\tFM(AVB1_MII_RD0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t\t \t\t\t \n#define IP2SR6_3_0\tFM(AVB1_TD2)\t\tFM(AVB1_MII_TD2)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR6_7_4\tFM(AVB1_RD2)\t\tFM(AVB1_MII_RD2)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR6_11_8\tFM(AVB1_TD3)\t\tFM(AVB1_MII_TD3)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR6_15_12\tFM(AVB1_RD3)\t\tFM(AVB1_MII_RD3)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR6_19_16\tFM(AVB1_TXCREFCLK)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \n \t\t \t\t\t \t\t\t \t\t\t \n#define IP0SR7_3_0\tFM(AVB0_AVTP_PPS)\tFM(AVB0_MII_COL)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR7_7_4\tFM(AVB0_AVTP_CAPTURE)\tFM(AVB0_MII_CRS)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR7_11_8\tFM(AVB0_AVTP_MATCH)\tFM(AVB0_MII_RX_ER)\tFM(CC5_OSCOUT)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR7_15_12\tFM(AVB0_TD3)\t\tFM(AVB0_MII_TD3)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR7_19_16\tFM(AVB0_LINK)\t\tFM(AVB0_MII_TX_ER)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR7_23_20\tFM(AVB0_PHY_INT)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR7_27_24\tFM(AVB0_TD2)\t\tFM(AVB0_MII_TD2)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR7_31_28\tFM(AVB0_TD1)\t\tFM(AVB0_MII_TD1)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t\t \t\t\t \n#define IP1SR7_3_0\tFM(AVB0_RD3)\t\tFM(AVB0_MII_RD3)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR7_7_4\tFM(AVB0_TXCREFCLK)\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR7_11_8\tFM(AVB0_MAGIC)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR7_15_12\tFM(AVB0_TD0)\t\tFM(AVB0_MII_TD0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR7_19_16\tFM(AVB0_RD2)\t\tFM(AVB0_MII_RD2)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR7_23_20\tFM(AVB0_MDC)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR7_27_24\tFM(AVB0_MDIO)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR7_31_28\tFM(AVB0_TXC)\t\tFM(AVB0_MII_TXC)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t\t \t\t\t \n#define IP2SR7_3_0\tFM(AVB0_TX_CTL)\t\tFM(AVB0_MII_TX_EN)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR7_7_4\tFM(AVB0_RD1)\t\tFM(AVB0_MII_RD1)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR7_11_8\tFM(AVB0_RD0)\t\tFM(AVB0_MII_RD0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR7_15_12\tFM(AVB0_RXC)\t\tFM(AVB0_MII_RXC)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR7_19_16\tFM(AVB0_RX_CTL)\t\tFM(AVB0_MII_RX_DV)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \n \t\t \t\t\t \t\t\t \t\t\t \n#define IP0SR8_3_0\tFM(SCL0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR8_7_4\tFM(SDA0)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR8_11_8\tFM(SCL1)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR8_15_12\tFM(SDA1)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR8_19_16\tFM(SCL2)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR8_23_20\tFM(SDA2)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR8_27_24\tFM(SCL3)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR8_31_28\tFM(SDA3)\t\tF_(0, 0)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t\t \t\t\t \n#define IP1SR8_3_0\tFM(SCL4)\t\tFM(HRX2)\t\tFM(SCK4)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR8_7_4\tFM(SDA4)\t\tFM(HTX2)\t\tFM(CTS4_N)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR8_11_8\tFM(SCL5)\t\tFM(HRTS2_N)\t\tFM(RTS4_N)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR8_15_12\tFM(SDA5)\t\tFM(SCIF_CLK2)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR8_19_16\tF_(0, 0)\t\tFM(HCTS2_N)\t\tFM(TX4)\t\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR8_23_20\tF_(0, 0)\t\tFM(HSCK2)\t\tFM(RX4)\t\t\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n#define PINMUX_GPSR\t\\\n\t\t\t\t\t\tGPSR3_29\t\t\t\t\t\t\t\t\t\t\t\\\n\t\tGPSR1_28\t\t\tGPSR3_28\t\t\t\t\t\t\t\t\t\t\t\\\n\t\tGPSR1_27\t\t\tGPSR3_27\t\t\t\t\t\t\t\t\t\t\t\\\n\t\tGPSR1_26\t\t\tGPSR3_26\t\t\t\t\t\t\t\t\t\t\t\\\n\t\tGPSR1_25\t\t\tGPSR3_25\t\t\t\t\t\t\t\t\t\t\t\\\n\t\tGPSR1_24\t\t\tGPSR3_24\tGPSR4_24\t\t\t\t\t\t\t\t\t\\\n\t\tGPSR1_23\t\t\tGPSR3_23\tGPSR4_23\t\t\t\t\t\t\t\t\t\\\n\t\tGPSR1_22\t\t\tGPSR3_22\tGPSR4_22\t\t\t\t\t\t\t\t\t\\\n\t\tGPSR1_21\t\t\tGPSR3_21\tGPSR4_21\t\t\t\t\t\t\t\t\t\\\n\t\tGPSR1_20\t\t\tGPSR3_20\tGPSR4_20\tGPSR5_20\tGPSR6_20\tGPSR7_20\t\t\t\\\n\t\tGPSR1_19\tGPSR2_19\tGPSR3_19\tGPSR4_19\tGPSR5_19\tGPSR6_19\tGPSR7_19\t\t\t\\\nGPSR0_18\tGPSR1_18\tGPSR2_18\tGPSR3_18\tGPSR4_18\tGPSR5_18\tGPSR6_18\tGPSR7_18\t\t\t\\\nGPSR0_17\tGPSR1_17\tGPSR2_17\tGPSR3_17\tGPSR4_17\tGPSR5_17\tGPSR6_17\tGPSR7_17\t\t\t\\\nGPSR0_16\tGPSR1_16\tGPSR2_16\tGPSR3_16\tGPSR4_16\tGPSR5_16\tGPSR6_16\tGPSR7_16\t\t\t\\\nGPSR0_15\tGPSR1_15\tGPSR2_15\tGPSR3_15\tGPSR4_15\tGPSR5_15\tGPSR6_15\tGPSR7_15\t\t\t\\\nGPSR0_14\tGPSR1_14\tGPSR2_14\tGPSR3_14\tGPSR4_14\tGPSR5_14\tGPSR6_14\tGPSR7_14\t\t\t\\\nGPSR0_13\tGPSR1_13\tGPSR2_13\tGPSR3_13\tGPSR4_13\tGPSR5_13\tGPSR6_13\tGPSR7_13\tGPSR8_13\t\\\nGPSR0_12\tGPSR1_12\tGPSR2_12\tGPSR3_12\tGPSR4_12\tGPSR5_12\tGPSR6_12\tGPSR7_12\tGPSR8_12\t\\\nGPSR0_11\tGPSR1_11\tGPSR2_11\tGPSR3_11\tGPSR4_11\tGPSR5_11\tGPSR6_11\tGPSR7_11\tGPSR8_11\t\\\nGPSR0_10\tGPSR1_10\tGPSR2_10\tGPSR3_10\tGPSR4_10\tGPSR5_10\tGPSR6_10\tGPSR7_10\tGPSR8_10\t\\\nGPSR0_9\t\tGPSR1_9\t\tGPSR2_9\t\tGPSR3_9\t\tGPSR4_9\t\tGPSR5_9\t\tGPSR6_9\t\tGPSR7_9\t\tGPSR8_9\t\t\\\nGPSR0_8\t\tGPSR1_8\t\tGPSR2_8\t\tGPSR3_8\t\tGPSR4_8\t\tGPSR5_8\t\tGPSR6_8\t\tGPSR7_8\t\tGPSR8_8\t\t\\\nGPSR0_7\t\tGPSR1_7\t\tGPSR2_7\t\tGPSR3_7\t\tGPSR4_7\t\tGPSR5_7\t\tGPSR6_7\t\tGPSR7_7\t\tGPSR8_7\t\t\\\nGPSR0_6\t\tGPSR1_6\t\tGPSR2_6\t\tGPSR3_6\t\tGPSR4_6\t\tGPSR5_6\t\tGPSR6_6\t\tGPSR7_6\t\tGPSR8_6\t\t\\\nGPSR0_5\t\tGPSR1_5\t\tGPSR2_5\t\tGPSR3_5\t\tGPSR4_5\t\tGPSR5_5\t\tGPSR6_5\t\tGPSR7_5\t\tGPSR8_5\t\t\\\nGPSR0_4\t\tGPSR1_4\t\tGPSR2_4\t\tGPSR3_4\t\tGPSR4_4\t\tGPSR5_4\t\tGPSR6_4\t\tGPSR7_4\t\tGPSR8_4\t\t\\\nGPSR0_3\t\tGPSR1_3\t\tGPSR2_3\t\tGPSR3_3\t\tGPSR4_3\t\tGPSR5_3\t\tGPSR6_3\t\tGPSR7_3\t\tGPSR8_3\t\t\\\nGPSR0_2\t\tGPSR1_2\t\tGPSR2_2\t\tGPSR3_2\t\tGPSR4_2\t\tGPSR5_2\t\tGPSR6_2\t\tGPSR7_2\t\tGPSR8_2\t\t\\\nGPSR0_1\t\tGPSR1_1\t\tGPSR2_1\t\tGPSR3_1\t\tGPSR4_1\t\tGPSR5_1\t\tGPSR6_1\t\tGPSR7_1\t\tGPSR8_1\t\t\\\nGPSR0_0\t\tGPSR1_0\t\tGPSR2_0\t\tGPSR3_0\t\tGPSR4_0\t\tGPSR5_0\t\tGPSR6_0\t\tGPSR7_0\t\tGPSR8_0\n\n#define PINMUX_IPSR\t\\\n\\\nFM(IP0SR0_3_0)\t\tIP0SR0_3_0\tFM(IP1SR0_3_0)\t\tIP1SR0_3_0\tFM(IP2SR0_3_0)\t\tIP2SR0_3_0\t\\\nFM(IP0SR0_7_4)\t\tIP0SR0_7_4\tFM(IP1SR0_7_4)\t\tIP1SR0_7_4\tFM(IP2SR0_7_4)\t\tIP2SR0_7_4\t\\\nFM(IP0SR0_11_8)\t\tIP0SR0_11_8\tFM(IP1SR0_11_8)\t\tIP1SR0_11_8\tFM(IP2SR0_11_8)\t\tIP2SR0_11_8\t\\\nFM(IP0SR0_15_12)\tIP0SR0_15_12\tFM(IP1SR0_15_12)\tIP1SR0_15_12\t\\\nFM(IP0SR0_19_16)\tIP0SR0_19_16\tFM(IP1SR0_19_16)\tIP1SR0_19_16\t\\\nFM(IP0SR0_23_20)\tIP0SR0_23_20\tFM(IP1SR0_23_20)\tIP1SR0_23_20\t\\\nFM(IP0SR0_27_24)\tIP0SR0_27_24\tFM(IP1SR0_27_24)\tIP1SR0_27_24\t\\\nFM(IP0SR0_31_28)\tIP0SR0_31_28\tFM(IP1SR0_31_28)\tIP1SR0_31_28\t\\\n\\\nFM(IP0SR1_3_0)\t\tIP0SR1_3_0\tFM(IP1SR1_3_0)\t\tIP1SR1_3_0\tFM(IP2SR1_3_0)\t\tIP2SR1_3_0\tFM(IP3SR1_3_0)\t\tIP3SR1_3_0\t\\\nFM(IP0SR1_7_4)\t\tIP0SR1_7_4\tFM(IP1SR1_7_4)\t\tIP1SR1_7_4\tFM(IP2SR1_7_4)\t\tIP2SR1_7_4\tFM(IP3SR1_7_4)\t\tIP3SR1_7_4\t\\\nFM(IP0SR1_11_8)\t\tIP0SR1_11_8\tFM(IP1SR1_11_8)\t\tIP1SR1_11_8\tFM(IP2SR1_11_8)\t\tIP2SR1_11_8\tFM(IP3SR1_11_8)\t\tIP3SR1_11_8\t\\\nFM(IP0SR1_15_12)\tIP0SR1_15_12\tFM(IP1SR1_15_12)\tIP1SR1_15_12\tFM(IP2SR1_15_12)\tIP2SR1_15_12\tFM(IP3SR1_15_12)\tIP3SR1_15_12\t\\\nFM(IP0SR1_19_16)\tIP0SR1_19_16\tFM(IP1SR1_19_16)\tIP1SR1_19_16\tFM(IP2SR1_19_16)\tIP2SR1_19_16\tFM(IP3SR1_19_16)\tIP3SR1_19_16\t\\\nFM(IP0SR1_23_20)\tIP0SR1_23_20\tFM(IP1SR1_23_20)\tIP1SR1_23_20\tFM(IP2SR1_23_20)\tIP2SR1_23_20\t\\\nFM(IP0SR1_27_24)\tIP0SR1_27_24\tFM(IP1SR1_27_24)\tIP1SR1_27_24\tFM(IP2SR1_27_24)\tIP2SR1_27_24\t\\\nFM(IP0SR1_31_28)\tIP0SR1_31_28\tFM(IP1SR1_31_28)\tIP1SR1_31_28\tFM(IP2SR1_31_28)\tIP2SR1_31_28\t\\\n\\\nFM(IP0SR2_3_0)\t\tIP0SR2_3_0\tFM(IP1SR2_3_0)\t\tIP1SR2_3_0\tFM(IP2SR2_3_0)\t\tIP2SR2_3_0\t\\\nFM(IP0SR2_7_4)\t\tIP0SR2_7_4\tFM(IP1SR2_7_4)\t\tIP1SR2_7_4\tFM(IP2SR2_7_4)\t\tIP2SR2_7_4\t\\\nFM(IP0SR2_11_8)\t\tIP0SR2_11_8\tFM(IP1SR2_11_8)\t\tIP1SR2_11_8\tFM(IP2SR2_11_8)\t\tIP2SR2_11_8\t\\\nFM(IP0SR2_15_12)\tIP0SR2_15_12\tFM(IP1SR2_15_12)\tIP1SR2_15_12\tFM(IP2SR2_15_12)\tIP2SR2_15_12\t\\\nFM(IP0SR2_19_16)\tIP0SR2_19_16\tFM(IP1SR2_19_16)\tIP1SR2_19_16\t\\\nFM(IP0SR2_23_20)\tIP0SR2_23_20\tFM(IP1SR2_23_20)\tIP1SR2_23_20\t\\\nFM(IP0SR2_27_24)\tIP0SR2_27_24\tFM(IP1SR2_27_24)\tIP1SR2_27_24\t\\\nFM(IP0SR2_31_28)\tIP0SR2_31_28\tFM(IP1SR2_31_28)\tIP1SR2_31_28\t\\\n\\\nFM(IP0SR3_3_0)\t\tIP0SR3_3_0\tFM(IP1SR3_3_0)\t\tIP1SR3_3_0\tFM(IP2SR3_3_0)\t\tIP2SR3_3_0\tFM(IP3SR3_3_0)\t\tIP3SR3_3_0\t\\\nFM(IP0SR3_7_4)\t\tIP0SR3_7_4\tFM(IP1SR3_7_4)\t\tIP1SR3_7_4\tFM(IP2SR3_7_4)\t\tIP2SR3_7_4\tFM(IP3SR3_7_4)\t\tIP3SR3_7_4\t\\\nFM(IP0SR3_11_8)\t\tIP0SR3_11_8\tFM(IP1SR3_11_8)\t\tIP1SR3_11_8\tFM(IP2SR3_11_8)\t\tIP2SR3_11_8\tFM(IP3SR3_11_8)\t\tIP3SR3_11_8\t\\\nFM(IP0SR3_15_12)\tIP0SR3_15_12\tFM(IP1SR3_15_12)\tIP1SR3_15_12\tFM(IP2SR3_15_12)\tIP2SR3_15_12\tFM(IP3SR3_15_12)\tIP3SR3_15_12\t\\\nFM(IP0SR3_19_16)\tIP0SR3_19_16\tFM(IP1SR3_19_16)\tIP1SR3_19_16\tFM(IP2SR3_19_16)\tIP2SR3_19_16\tFM(IP3SR3_19_16)\tIP3SR3_19_16\t\\\nFM(IP0SR3_23_20)\tIP0SR3_23_20\tFM(IP1SR3_23_20)\tIP1SR3_23_20\tFM(IP2SR3_23_20)\tIP2SR3_23_20\tFM(IP3SR3_23_20)\tIP3SR3_23_20\t\\\nFM(IP0SR3_27_24)\tIP0SR3_27_24\tFM(IP1SR3_27_24)\tIP1SR3_27_24\tFM(IP2SR3_27_24)\tIP2SR3_27_24\t\t\t\t\t\t\\\nFM(IP0SR3_31_28)\tIP0SR3_31_28\tFM(IP1SR3_31_28)\tIP1SR3_31_28\tFM(IP2SR3_31_28)\tIP2SR3_31_28\t\t\t\t\t\t\\\n\\\nFM(IP0SR4_3_0)\t\tIP0SR4_3_0\tFM(IP1SR4_3_0)\t\tIP1SR4_3_0\tFM(IP2SR4_3_0)\t\tIP2SR4_3_0\tFM(IP3SR4_3_0)\t\tIP3SR4_3_0\t\\\nFM(IP0SR4_7_4)\t\tIP0SR4_7_4\tFM(IP1SR4_7_4)\t\tIP1SR4_7_4\tFM(IP2SR4_7_4)\t\tIP2SR4_7_4\t\\\nFM(IP0SR4_11_8)\t\tIP0SR4_11_8\tFM(IP1SR4_11_8)\t\tIP1SR4_11_8\tFM(IP2SR4_11_8)\t\tIP2SR4_11_8\t\\\nFM(IP0SR4_15_12)\tIP0SR4_15_12\tFM(IP1SR4_15_12)\tIP1SR4_15_12\tFM(IP2SR4_15_12)\tIP2SR4_15_12\t\\\nFM(IP0SR4_19_16)\tIP0SR4_19_16\tFM(IP1SR4_19_16)\tIP1SR4_19_16\tFM(IP2SR4_19_16)\tIP2SR4_19_16\t\\\nFM(IP0SR4_23_20)\tIP0SR4_23_20\tFM(IP1SR4_23_20)\tIP1SR4_23_20\tFM(IP2SR4_23_20)\tIP2SR4_23_20\t\\\nFM(IP0SR4_27_24)\tIP0SR4_27_24\tFM(IP1SR4_27_24)\tIP1SR4_27_24\tFM(IP2SR4_27_24)\tIP2SR4_27_24\t\\\nFM(IP0SR4_31_28)\tIP0SR4_31_28\tFM(IP1SR4_31_28)\tIP1SR4_31_28\tFM(IP2SR4_31_28)\tIP2SR4_31_28\t\\\n\\\nFM(IP0SR5_3_0)\t\tIP0SR5_3_0\tFM(IP1SR5_3_0)\t\tIP1SR5_3_0\tFM(IP2SR5_3_0)\t\tIP2SR5_3_0\t\\\nFM(IP0SR5_7_4)\t\tIP0SR5_7_4\tFM(IP1SR5_7_4)\t\tIP1SR5_7_4\tFM(IP2SR5_7_4)\t\tIP2SR5_7_4\t\\\nFM(IP0SR5_11_8)\t\tIP0SR5_11_8\tFM(IP1SR5_11_8)\t\tIP1SR5_11_8\tFM(IP2SR5_11_8)\t\tIP2SR5_11_8\t\\\nFM(IP0SR5_15_12)\tIP0SR5_15_12\tFM(IP1SR5_15_12)\tIP1SR5_15_12\tFM(IP2SR5_15_12)\tIP2SR5_15_12\t\\\nFM(IP0SR5_19_16)\tIP0SR5_19_16\tFM(IP1SR5_19_16)\tIP1SR5_19_16\tFM(IP2SR5_19_16)\tIP2SR5_19_16\t\\\nFM(IP0SR5_23_20)\tIP0SR5_23_20\tFM(IP1SR5_23_20)\tIP1SR5_23_20\t\\\nFM(IP0SR5_27_24)\tIP0SR5_27_24\tFM(IP1SR5_27_24)\tIP1SR5_27_24\t\\\nFM(IP0SR5_31_28)\tIP0SR5_31_28\tFM(IP1SR5_31_28)\tIP1SR5_31_28\t\\\n\\\nFM(IP0SR6_3_0)\t\tIP0SR6_3_0\tFM(IP1SR6_3_0)\t\tIP1SR6_3_0\tFM(IP2SR6_3_0)\t\tIP2SR6_3_0\t\\\nFM(IP0SR6_7_4)\t\tIP0SR6_7_4\tFM(IP1SR6_7_4)\t\tIP1SR6_7_4\tFM(IP2SR6_7_4)\t\tIP2SR6_7_4\t\\\nFM(IP0SR6_11_8)\t\tIP0SR6_11_8\tFM(IP1SR6_11_8)\t\tIP1SR6_11_8\tFM(IP2SR6_11_8)\t\tIP2SR6_11_8\t\\\nFM(IP0SR6_15_12)\tIP0SR6_15_12\tFM(IP1SR6_15_12)\tIP1SR6_15_12\tFM(IP2SR6_15_12)\tIP2SR6_15_12\t\\\nFM(IP0SR6_19_16)\tIP0SR6_19_16\tFM(IP1SR6_19_16)\tIP1SR6_19_16\tFM(IP2SR6_19_16)\tIP2SR6_19_16\t\\\nFM(IP0SR6_23_20)\tIP0SR6_23_20\tFM(IP1SR6_23_20)\tIP1SR6_23_20\t\\\nFM(IP0SR6_27_24)\tIP0SR6_27_24\tFM(IP1SR6_27_24)\tIP1SR6_27_24\t\\\nFM(IP0SR6_31_28)\tIP0SR6_31_28\tFM(IP1SR6_31_28)\tIP1SR6_31_28\t\\\n\\\nFM(IP0SR7_3_0)\t\tIP0SR7_3_0\tFM(IP1SR7_3_0)\t\tIP1SR7_3_0\tFM(IP2SR7_3_0)\t\tIP2SR7_3_0\t\\\nFM(IP0SR7_7_4)\t\tIP0SR7_7_4\tFM(IP1SR7_7_4)\t\tIP1SR7_7_4\tFM(IP2SR7_7_4)\t\tIP2SR7_7_4\t\\\nFM(IP0SR7_11_8)\t\tIP0SR7_11_8\tFM(IP1SR7_11_8)\t\tIP1SR7_11_8\tFM(IP2SR7_11_8)\t\tIP2SR7_11_8\t\\\nFM(IP0SR7_15_12)\tIP0SR7_15_12\tFM(IP1SR7_15_12)\tIP1SR7_15_12\tFM(IP2SR7_15_12)\tIP2SR7_15_12\t\\\nFM(IP0SR7_19_16)\tIP0SR7_19_16\tFM(IP1SR7_19_16)\tIP1SR7_19_16\tFM(IP2SR7_19_16)\tIP2SR7_19_16\t\\\nFM(IP0SR7_23_20)\tIP0SR7_23_20\tFM(IP1SR7_23_20)\tIP1SR7_23_20\t\\\nFM(IP0SR7_27_24)\tIP0SR7_27_24\tFM(IP1SR7_27_24)\tIP1SR7_27_24\t\\\nFM(IP0SR7_31_28)\tIP0SR7_31_28\tFM(IP1SR7_31_28)\tIP1SR7_31_28\t\\\n\\\nFM(IP0SR8_3_0)\t\tIP0SR8_3_0\tFM(IP1SR8_3_0)\t\tIP1SR8_3_0\t\\\nFM(IP0SR8_7_4)\t\tIP0SR8_7_4\tFM(IP1SR8_7_4)\t\tIP1SR8_7_4\t\\\nFM(IP0SR8_11_8)\t\tIP0SR8_11_8\tFM(IP1SR8_11_8)\t\tIP1SR8_11_8\t\\\nFM(IP0SR8_15_12)\tIP0SR8_15_12\tFM(IP1SR8_15_12)\tIP1SR8_15_12\t\\\nFM(IP0SR8_19_16)\tIP0SR8_19_16\tFM(IP1SR8_19_16)\tIP1SR8_19_16\t\\\nFM(IP0SR8_23_20)\tIP0SR8_23_20\tFM(IP1SR8_23_20)\tIP1SR8_23_20\t\\\nFM(IP0SR8_27_24)\tIP0SR8_27_24\t\\\nFM(IP0SR8_31_28)\tIP0SR8_31_28\n\n \t\t\t \t\t\t\t \n#define MOD_SEL8_11\t\tFM(SEL_SDA5_0)\t\t\tFM(SEL_SDA5_1)\n#define MOD_SEL8_10\t\tFM(SEL_SCL5_0)\t\t\tFM(SEL_SCL5_1)\n#define MOD_SEL8_9\t\tFM(SEL_SDA4_0)\t\t\tFM(SEL_SDA4_1)\n#define MOD_SEL8_8\t\tFM(SEL_SCL4_0)\t\t\tFM(SEL_SCL4_1)\n#define MOD_SEL8_7\t\tFM(SEL_SDA3_0)\t\t\tFM(SEL_SDA3_1)\n#define MOD_SEL8_6\t\tFM(SEL_SCL3_0)\t\t\tFM(SEL_SCL3_1)\n#define MOD_SEL8_5\t\tFM(SEL_SDA2_0)\t\t\tFM(SEL_SDA2_1)\n#define MOD_SEL8_4\t\tFM(SEL_SCL2_0)\t\t\tFM(SEL_SCL2_1)\n#define MOD_SEL8_3\t\tFM(SEL_SDA1_0)\t\t\tFM(SEL_SDA1_1)\n#define MOD_SEL8_2\t\tFM(SEL_SCL1_0)\t\t\tFM(SEL_SCL1_1)\n#define MOD_SEL8_1\t\tFM(SEL_SDA0_0)\t\t\tFM(SEL_SDA0_1)\n#define MOD_SEL8_0\t\tFM(SEL_SCL0_0)\t\t\tFM(SEL_SCL0_1)\n\n#define PINMUX_MOD_SELS \\\n\\\nMOD_SEL8_11\t\\\nMOD_SEL8_10\t\\\nMOD_SEL8_9\t\\\nMOD_SEL8_8\t\\\nMOD_SEL8_7\t\\\nMOD_SEL8_6\t\\\nMOD_SEL8_5\t\\\nMOD_SEL8_4\t\\\nMOD_SEL8_3\t\\\nMOD_SEL8_2\t\\\nMOD_SEL8_1\t\\\nMOD_SEL8_0\n\nenum {\n\tPINMUX_RESERVED = 0,\n\n\tPINMUX_DATA_BEGIN,\n\tGP_ALL(DATA),\n\tPINMUX_DATA_END,\n\n#define F_(x, y)\n#define FM(x)   FN_##x,\n\tPINMUX_FUNCTION_BEGIN,\n\tGP_ALL(FN),\n\tPINMUX_GPSR\n\tPINMUX_IPSR\n\tPINMUX_MOD_SELS\n\tPINMUX_FUNCTION_END,\n#undef F_\n#undef FM\n\n#define F_(x, y)\n#define FM(x)\tx##_MARK,\n\tPINMUX_MARK_BEGIN,\n\tPINMUX_GPSR\n\tPINMUX_IPSR\n\tPINMUX_MOD_SELS\n\tPINMUX_MARK_END,\n#undef F_\n#undef FM\n};\n\nstatic const u16 pinmux_data[] = {\n\tPINMUX_DATA_GP_ALL(),\n\n\t \n\tPINMUX_IPSR_GPSR(IP0SR0_3_0,\tERROROUTC_N_B),\n\tPINMUX_IPSR_GPSR(IP0SR0_3_0,\tTCLK2_A),\n\n\tPINMUX_IPSR_GPSR(IP0SR0_7_4,\tMSIOF3_SS1),\n\n\tPINMUX_IPSR_GPSR(IP0SR0_11_8,\tMSIOF3_SS2),\n\n\tPINMUX_IPSR_GPSR(IP0SR0_15_12,\tIRQ3),\n\tPINMUX_IPSR_GPSR(IP0SR0_15_12,\tMSIOF3_SCK),\n\n\tPINMUX_IPSR_GPSR(IP0SR0_19_16,\tIRQ2),\n\tPINMUX_IPSR_GPSR(IP0SR0_19_16,\tMSIOF3_TXD),\n\n\tPINMUX_IPSR_GPSR(IP0SR0_23_20,\tIRQ1),\n\tPINMUX_IPSR_GPSR(IP0SR0_23_20,\tMSIOF3_RXD),\n\n\tPINMUX_IPSR_GPSR(IP0SR0_27_24,\tIRQ0),\n\tPINMUX_IPSR_GPSR(IP0SR0_27_24,\tMSIOF3_SYNC),\n\n\tPINMUX_IPSR_GPSR(IP0SR0_31_28,\tMSIOF5_SS2),\n\n\t \n\tPINMUX_IPSR_GPSR(IP1SR0_3_0,\tMSIOF5_SS1),\n\n\tPINMUX_IPSR_GPSR(IP1SR0_7_4,\tMSIOF5_SYNC),\n\n\tPINMUX_IPSR_GPSR(IP1SR0_11_8,\tMSIOF5_TXD),\n\n\tPINMUX_IPSR_GPSR(IP1SR0_15_12,\tMSIOF5_SCK),\n\n\tPINMUX_IPSR_GPSR(IP1SR0_19_16,\tMSIOF5_RXD),\n\n\tPINMUX_IPSR_GPSR(IP1SR0_23_20,\tMSIOF2_SS2),\n\tPINMUX_IPSR_GPSR(IP1SR0_23_20,\tTCLK1),\n\tPINMUX_IPSR_GPSR(IP1SR0_23_20,\tIRQ2_A),\n\n\tPINMUX_IPSR_GPSR(IP1SR0_27_24,\tMSIOF2_SS1),\n\tPINMUX_IPSR_GPSR(IP1SR0_27_24,\tHTX1),\n\tPINMUX_IPSR_GPSR(IP1SR0_27_24,\tTX1),\n\n\tPINMUX_IPSR_GPSR(IP1SR0_31_28,\tMSIOF2_SYNC),\n\tPINMUX_IPSR_GPSR(IP1SR0_31_28,\tHRX1),\n\tPINMUX_IPSR_GPSR(IP1SR0_31_28,\tRX1),\n\n\t \n\tPINMUX_IPSR_GPSR(IP2SR0_3_0,\tMSIOF2_TXD),\n\tPINMUX_IPSR_GPSR(IP2SR0_3_0,\tHCTS1_N),\n\tPINMUX_IPSR_GPSR(IP2SR0_3_0,\tCTS1_N),\n\n\tPINMUX_IPSR_GPSR(IP2SR0_7_4,\tMSIOF2_SCK),\n\tPINMUX_IPSR_GPSR(IP2SR0_7_4,\tHRTS1_N),\n\tPINMUX_IPSR_GPSR(IP2SR0_7_4,\tRTS1_N),\n\n\tPINMUX_IPSR_GPSR(IP2SR0_11_8,\tMSIOF2_RXD),\n\tPINMUX_IPSR_GPSR(IP2SR0_11_8,\tHSCK1),\n\tPINMUX_IPSR_GPSR(IP2SR0_11_8,\tSCK1),\n\n\t \n\tPINMUX_IPSR_GPSR(IP0SR1_3_0,\tMSIOF1_SS2),\n\tPINMUX_IPSR_GPSR(IP0SR1_3_0,\tHTX3_A),\n\tPINMUX_IPSR_GPSR(IP0SR1_3_0,\tTX3),\n\n\tPINMUX_IPSR_GPSR(IP0SR1_7_4,\tMSIOF1_SS1),\n\tPINMUX_IPSR_GPSR(IP0SR1_7_4,\tHCTS3_N_A),\n\tPINMUX_IPSR_GPSR(IP0SR1_7_4,\tRX3),\n\n\tPINMUX_IPSR_GPSR(IP0SR1_11_8,\tMSIOF1_SYNC),\n\tPINMUX_IPSR_GPSR(IP0SR1_11_8,\tHRTS3_N_A),\n\tPINMUX_IPSR_GPSR(IP0SR1_11_8,\tRTS3_N),\n\n\tPINMUX_IPSR_GPSR(IP0SR1_15_12,\tMSIOF1_SCK),\n\tPINMUX_IPSR_GPSR(IP0SR1_15_12,\tHSCK3_A),\n\tPINMUX_IPSR_GPSR(IP0SR1_15_12,\tCTS3_N),\n\n\tPINMUX_IPSR_GPSR(IP0SR1_19_16,\tMSIOF1_TXD),\n\tPINMUX_IPSR_GPSR(IP0SR1_19_16,\tHRX3_A),\n\tPINMUX_IPSR_GPSR(IP0SR1_19_16,\tSCK3),\n\n\tPINMUX_IPSR_GPSR(IP0SR1_23_20,\tMSIOF1_RXD),\n\n\tPINMUX_IPSR_GPSR(IP0SR1_27_24,\tMSIOF0_SS2),\n\tPINMUX_IPSR_GPSR(IP0SR1_27_24,\tHTX1_X),\n\tPINMUX_IPSR_GPSR(IP0SR1_27_24,\tTX1_X),\n\n\tPINMUX_IPSR_GPSR(IP0SR1_31_28,\tMSIOF0_SS1),\n\tPINMUX_IPSR_GPSR(IP0SR1_31_28,\tHRX1_X),\n\tPINMUX_IPSR_GPSR(IP0SR1_31_28,\tRX1_X),\n\n\t \n\tPINMUX_IPSR_GPSR(IP1SR1_3_0,\tMSIOF0_SYNC),\n\tPINMUX_IPSR_GPSR(IP1SR1_3_0,\tHCTS1_N_X),\n\tPINMUX_IPSR_GPSR(IP1SR1_3_0,\tCTS1_N_X),\n\tPINMUX_IPSR_GPSR(IP1SR1_3_0,\tCANFD5_TX_B),\n\n\tPINMUX_IPSR_GPSR(IP1SR1_7_4,\tMSIOF0_TXD),\n\tPINMUX_IPSR_GPSR(IP1SR1_7_4,\tHRTS1_N_X),\n\tPINMUX_IPSR_GPSR(IP1SR1_7_4,\tRTS1_N_X),\n\tPINMUX_IPSR_GPSR(IP1SR1_7_4,\tCANFD5_RX_B),\n\n\tPINMUX_IPSR_GPSR(IP1SR1_11_8,\tMSIOF0_SCK),\n\tPINMUX_IPSR_GPSR(IP1SR1_11_8,\tHSCK1_X),\n\tPINMUX_IPSR_GPSR(IP1SR1_11_8,\tSCK1_X),\n\n\tPINMUX_IPSR_GPSR(IP1SR1_15_12,\tMSIOF0_RXD),\n\n\tPINMUX_IPSR_GPSR(IP1SR1_19_16,\tHTX0),\n\tPINMUX_IPSR_GPSR(IP1SR1_19_16,\tTX0),\n\n\tPINMUX_IPSR_GPSR(IP1SR1_23_20,\tHCTS0_N),\n\tPINMUX_IPSR_GPSR(IP1SR1_23_20,\tCTS0_N),\n\tPINMUX_IPSR_GPSR(IP1SR1_23_20,\tPWM8_A),\n\n\tPINMUX_IPSR_GPSR(IP1SR1_27_24,\tHRTS0_N),\n\tPINMUX_IPSR_GPSR(IP1SR1_27_24,\tRTS0_N),\n\tPINMUX_IPSR_GPSR(IP1SR1_27_24,\tPWM9_A),\n\n\tPINMUX_IPSR_GPSR(IP1SR1_31_28,\tHSCK0),\n\tPINMUX_IPSR_GPSR(IP1SR1_31_28,\tSCK0),\n\tPINMUX_IPSR_GPSR(IP1SR1_31_28,\tPWM0_A),\n\n\t \n\tPINMUX_IPSR_GPSR(IP2SR1_3_0,\tHRX0),\n\tPINMUX_IPSR_GPSR(IP2SR1_3_0,\tRX0),\n\n\tPINMUX_IPSR_GPSR(IP2SR1_7_4,\tSCIF_CLK),\n\tPINMUX_IPSR_GPSR(IP2SR1_7_4,\tIRQ4_A),\n\n\tPINMUX_IPSR_GPSR(IP2SR1_11_8,\tSSI_SCK),\n\tPINMUX_IPSR_GPSR(IP2SR1_11_8,\tTCLK3),\n\n\tPINMUX_IPSR_GPSR(IP2SR1_15_12,\tSSI_WS),\n\tPINMUX_IPSR_GPSR(IP2SR1_15_12,\tTCLK4),\n\n\tPINMUX_IPSR_GPSR(IP2SR1_19_16,\tSSI_SD),\n\tPINMUX_IPSR_GPSR(IP2SR1_19_16,\tIRQ0_A),\n\n\tPINMUX_IPSR_GPSR(IP2SR1_23_20,\tAUDIO_CLKOUT),\n\tPINMUX_IPSR_GPSR(IP2SR1_23_20,\tIRQ1_A),\n\n\tPINMUX_IPSR_GPSR(IP2SR1_27_24,\tAUDIO_CLKIN),\n\tPINMUX_IPSR_GPSR(IP2SR1_27_24,\tPWM3_A),\n\n\tPINMUX_IPSR_GPSR(IP2SR1_31_28,\tTCLK2),\n\tPINMUX_IPSR_GPSR(IP2SR1_31_28,\tMSIOF4_SS1),\n\tPINMUX_IPSR_GPSR(IP2SR1_31_28,\tIRQ3_B),\n\n\t \n\tPINMUX_IPSR_GPSR(IP3SR1_3_0,\tHRX3),\n\tPINMUX_IPSR_GPSR(IP3SR1_3_0,\tSCK3_A),\n\tPINMUX_IPSR_GPSR(IP3SR1_3_0,\tMSIOF4_SS2),\n\n\tPINMUX_IPSR_GPSR(IP3SR1_7_4,\tHSCK3),\n\tPINMUX_IPSR_GPSR(IP3SR1_7_4,\tCTS3_N_A),\n\tPINMUX_IPSR_GPSR(IP3SR1_7_4,\tMSIOF4_SCK),\n\tPINMUX_IPSR_GPSR(IP3SR1_7_4,\tTPU0TO0_A),\n\n\tPINMUX_IPSR_GPSR(IP3SR1_11_8,\tHRTS3_N),\n\tPINMUX_IPSR_GPSR(IP3SR1_11_8,\tRTS3_N_A),\n\tPINMUX_IPSR_GPSR(IP3SR1_11_8,\tMSIOF4_TXD),\n\tPINMUX_IPSR_GPSR(IP3SR1_11_8,\tTPU0TO1_A),\n\n\tPINMUX_IPSR_GPSR(IP3SR1_15_12,\tHCTS3_N),\n\tPINMUX_IPSR_GPSR(IP3SR1_15_12,\tRX3_A),\n\tPINMUX_IPSR_GPSR(IP3SR1_15_12,\tMSIOF4_RXD),\n\n\tPINMUX_IPSR_GPSR(IP3SR1_19_16,\tHTX3),\n\tPINMUX_IPSR_GPSR(IP3SR1_19_16,\tTX3_A),\n\tPINMUX_IPSR_GPSR(IP3SR1_19_16,\tMSIOF4_SYNC),\n\n\t \n\tPINMUX_IPSR_GPSR(IP0SR2_3_0,\tFXR_TXDA),\n\tPINMUX_IPSR_GPSR(IP0SR2_3_0,\tCANFD1_TX),\n\tPINMUX_IPSR_GPSR(IP0SR2_3_0,\tTPU0TO2_A),\n\n\tPINMUX_IPSR_GPSR(IP0SR2_7_4,\tFXR_TXENA_N),\n\tPINMUX_IPSR_GPSR(IP0SR2_7_4,\tCANFD1_RX),\n\tPINMUX_IPSR_GPSR(IP0SR2_7_4,\tTPU0TO3_A),\n\n\tPINMUX_IPSR_GPSR(IP0SR2_11_8,\tRXDA_EXTFXR),\n\tPINMUX_IPSR_GPSR(IP0SR2_11_8,\tCANFD5_TX),\n\tPINMUX_IPSR_GPSR(IP0SR2_11_8,\tIRQ5),\n\n\tPINMUX_IPSR_GPSR(IP0SR2_15_12,\tCLK_EXTFXR),\n\tPINMUX_IPSR_GPSR(IP0SR2_15_12,\tCANFD5_RX),\n\tPINMUX_IPSR_GPSR(IP0SR2_15_12,\tIRQ4_B),\n\n\tPINMUX_IPSR_GPSR(IP0SR2_19_16,\tRXDB_EXTFXR),\n\n\tPINMUX_IPSR_GPSR(IP0SR2_23_20,\tFXR_TXENB_N),\n\n\tPINMUX_IPSR_GPSR(IP0SR2_27_24,\tFXR_TXDB),\n\n\tPINMUX_IPSR_GPSR(IP0SR2_31_28,\tTPU0TO1),\n\tPINMUX_IPSR_GPSR(IP0SR2_31_28,\tCANFD6_TX),\n\tPINMUX_IPSR_GPSR(IP0SR2_31_28,\tTCLK2_B),\n\n\t \n\tPINMUX_IPSR_GPSR(IP1SR2_3_0,\tTPU0TO0),\n\tPINMUX_IPSR_GPSR(IP1SR2_3_0,\tCANFD6_RX),\n\tPINMUX_IPSR_GPSR(IP1SR2_3_0,\tTCLK1_A),\n\n\tPINMUX_IPSR_GPSR(IP1SR2_7_4,\tCAN_CLK),\n\tPINMUX_IPSR_GPSR(IP1SR2_7_4,\tFXR_TXENA_N_X),\n\n\tPINMUX_IPSR_GPSR(IP1SR2_11_8,\tCANFD0_TX),\n\tPINMUX_IPSR_GPSR(IP1SR2_11_8,\tFXR_TXENB_N_X),\n\n\tPINMUX_IPSR_GPSR(IP1SR2_15_12,\tCANFD0_RX),\n\tPINMUX_IPSR_GPSR(IP1SR2_15_12,\tSTPWT_EXTFXR),\n\n\tPINMUX_IPSR_GPSR(IP1SR2_19_16,\tCANFD2_TX),\n\tPINMUX_IPSR_GPSR(IP1SR2_19_16,\tTPU0TO2),\n\tPINMUX_IPSR_GPSR(IP1SR2_19_16,\tTCLK3_A),\n\n\tPINMUX_IPSR_GPSR(IP1SR2_23_20,\tCANFD2_RX),\n\tPINMUX_IPSR_GPSR(IP1SR2_23_20,\tTPU0TO3),\n\tPINMUX_IPSR_GPSR(IP1SR2_23_20,\tPWM1_B),\n\tPINMUX_IPSR_GPSR(IP1SR2_23_20,\tTCLK4_A),\n\n\tPINMUX_IPSR_GPSR(IP1SR2_27_24,\tCANFD3_TX),\n\tPINMUX_IPSR_GPSR(IP1SR2_27_24,\tPWM2_B),\n\n\tPINMUX_IPSR_GPSR(IP1SR2_31_28,\tCANFD3_RX),\n\tPINMUX_IPSR_GPSR(IP1SR2_31_28,\tPWM3_B),\n\n\t \n\tPINMUX_IPSR_GPSR(IP2SR2_3_0,\tCANFD4_TX),\n\tPINMUX_IPSR_GPSR(IP2SR2_3_0,\tPWM4),\n\n\tPINMUX_IPSR_GPSR(IP2SR2_7_4,\tCANFD4_RX),\n\tPINMUX_IPSR_GPSR(IP2SR2_7_4,\tPWM5),\n\n\tPINMUX_IPSR_GPSR(IP2SR2_11_8,\tCANFD7_TX),\n\tPINMUX_IPSR_GPSR(IP2SR2_11_8,\tPWM6),\n\n\tPINMUX_IPSR_GPSR(IP2SR2_15_12,\tCANFD7_RX),\n\tPINMUX_IPSR_GPSR(IP2SR2_15_12,\tPWM7),\n\n\t \n\tPINMUX_IPSR_GPSR(IP0SR3_3_0,\tMMC_SD_D1),\n\tPINMUX_IPSR_GPSR(IP0SR3_7_4,\tMMC_SD_D0),\n\tPINMUX_IPSR_GPSR(IP0SR3_11_8,\tMMC_SD_D2),\n\tPINMUX_IPSR_GPSR(IP0SR3_15_12,\tMMC_SD_CLK),\n\tPINMUX_IPSR_GPSR(IP0SR3_19_16,\tMMC_DS),\n\tPINMUX_IPSR_GPSR(IP0SR3_23_20,\tMMC_SD_D3),\n\tPINMUX_IPSR_GPSR(IP0SR3_27_24,\tMMC_D5),\n\tPINMUX_IPSR_GPSR(IP0SR3_31_28,\tMMC_D4),\n\n\t \n\tPINMUX_IPSR_GPSR(IP1SR3_3_0,\tMMC_D7),\n\n\tPINMUX_IPSR_GPSR(IP1SR3_7_4,\tMMC_D6),\n\n\tPINMUX_IPSR_GPSR(IP1SR3_11_8,\tMMC_SD_CMD),\n\n\tPINMUX_IPSR_GPSR(IP1SR3_15_12,\tSD_CD),\n\n\tPINMUX_IPSR_GPSR(IP1SR3_19_16,\tSD_WP),\n\n\tPINMUX_IPSR_GPSR(IP1SR3_23_20,\tIPC_CLKIN),\n\tPINMUX_IPSR_GPSR(IP1SR3_23_20,\tIPC_CLKEN_IN),\n\tPINMUX_IPSR_GPSR(IP1SR3_23_20,\tPWM1_A),\n\tPINMUX_IPSR_GPSR(IP1SR3_23_20,\tTCLK3_X),\n\n\tPINMUX_IPSR_GPSR(IP1SR3_27_24,\tIPC_CLKOUT),\n\tPINMUX_IPSR_GPSR(IP1SR3_27_24,\tIPC_CLKEN_OUT),\n\tPINMUX_IPSR_GPSR(IP1SR3_27_24,\tERROROUTC_N_A),\n\tPINMUX_IPSR_GPSR(IP1SR3_27_24,\tTCLK4_X),\n\n\tPINMUX_IPSR_GPSR(IP1SR3_31_28,\tQSPI0_SSL),\n\n\t \n\tPINMUX_IPSR_GPSR(IP2SR3_3_0,\tQSPI0_IO3),\n\tPINMUX_IPSR_GPSR(IP2SR3_7_4,\tQSPI0_IO2),\n\tPINMUX_IPSR_GPSR(IP2SR3_11_8,\tQSPI0_MISO_IO1),\n\tPINMUX_IPSR_GPSR(IP2SR3_15_12,\tQSPI0_MOSI_IO0),\n\tPINMUX_IPSR_GPSR(IP2SR3_19_16,\tQSPI0_SPCLK),\n\tPINMUX_IPSR_GPSR(IP2SR3_23_20,\tQSPI1_MOSI_IO0),\n\tPINMUX_IPSR_GPSR(IP2SR3_27_24,\tQSPI1_SPCLK),\n\tPINMUX_IPSR_GPSR(IP2SR3_31_28,\tQSPI1_MISO_IO1),\n\n\t \n\tPINMUX_IPSR_GPSR(IP3SR3_3_0,\tQSPI1_IO2),\n\tPINMUX_IPSR_GPSR(IP3SR3_7_4,\tQSPI1_SSL),\n\tPINMUX_IPSR_GPSR(IP3SR3_11_8,\tQSPI1_IO3),\n\tPINMUX_IPSR_GPSR(IP3SR3_15_12,\tRPC_RESET_N),\n\tPINMUX_IPSR_GPSR(IP3SR3_19_16,\tRPC_WP_N),\n\tPINMUX_IPSR_GPSR(IP3SR3_23_20,\tRPC_INT_N),\n\n\t \n\tPINMUX_IPSR_GPSR(IP0SR4_3_0,\tTSN0_MDIO),\n\tPINMUX_IPSR_GPSR(IP0SR4_7_4,\tTSN0_MDC),\n\tPINMUX_IPSR_GPSR(IP0SR4_11_8,\tTSN0_AVTP_PPS1),\n\tPINMUX_IPSR_GPSR(IP0SR4_15_12,\tTSN0_PHY_INT),\n\tPINMUX_IPSR_GPSR(IP0SR4_19_16,\tTSN0_LINK),\n\tPINMUX_IPSR_GPSR(IP0SR4_23_20,\tTSN0_AVTP_MATCH),\n\tPINMUX_IPSR_GPSR(IP0SR4_27_24,\tTSN0_AVTP_CAPTURE),\n\tPINMUX_IPSR_GPSR(IP0SR4_31_28,\tTSN0_RX_CTL),\n\n\t \n\tPINMUX_IPSR_GPSR(IP1SR4_3_0,\tTSN0_AVTP_PPS0),\n\tPINMUX_IPSR_GPSR(IP1SR4_7_4,\tTSN0_TX_CTL),\n\tPINMUX_IPSR_GPSR(IP1SR4_11_8,\tTSN0_RD0),\n\tPINMUX_IPSR_GPSR(IP1SR4_15_12,\tTSN0_RXC),\n\tPINMUX_IPSR_GPSR(IP1SR4_19_16,\tTSN0_TXC),\n\tPINMUX_IPSR_GPSR(IP1SR4_23_20,\tTSN0_RD1),\n\tPINMUX_IPSR_GPSR(IP1SR4_27_24,\tTSN0_TD1),\n\tPINMUX_IPSR_GPSR(IP1SR4_31_28,\tTSN0_TD0),\n\n\t \n\tPINMUX_IPSR_GPSR(IP2SR4_3_0,\tTSN0_RD3),\n\tPINMUX_IPSR_GPSR(IP2SR4_7_4,\tTSN0_RD2),\n\tPINMUX_IPSR_GPSR(IP2SR4_11_8,\tTSN0_TD3),\n\tPINMUX_IPSR_GPSR(IP2SR4_15_12,\tTSN0_TD2),\n\tPINMUX_IPSR_GPSR(IP2SR4_19_16,\tTSN0_TXCREFCLK),\n\tPINMUX_IPSR_GPSR(IP2SR4_23_20,\tPCIE0_CLKREQ_N),\n\tPINMUX_IPSR_GPSR(IP2SR4_27_24,\tPCIE1_CLKREQ_N),\n\tPINMUX_IPSR_GPSR(IP2SR4_31_28,\tAVS0),\n\n\t \n\tPINMUX_IPSR_GPSR(IP3SR4_3_0,\tAVS1),\n\n\t \n\tPINMUX_IPSR_GPSR(IP0SR5_3_0,\tAVB2_AVTP_PPS),\n\tPINMUX_IPSR_GPSR(IP0SR5_7_4,\tAVB2_AVTP_CAPTURE),\n\tPINMUX_IPSR_GPSR(IP0SR5_11_8,\tAVB2_AVTP_MATCH),\n\tPINMUX_IPSR_GPSR(IP0SR5_15_12,\tAVB2_LINK),\n\tPINMUX_IPSR_GPSR(IP0SR5_19_16,\tAVB2_PHY_INT),\n\tPINMUX_IPSR_GPSR(IP0SR5_23_20,\tAVB2_MAGIC),\n\tPINMUX_IPSR_GPSR(IP0SR5_27_24,\tAVB2_MDC),\n\tPINMUX_IPSR_GPSR(IP0SR5_31_28,\tAVB2_TXCREFCLK),\n\n\t \n\tPINMUX_IPSR_GPSR(IP1SR5_3_0,\tAVB2_TD3),\n\tPINMUX_IPSR_GPSR(IP1SR5_7_4,\tAVB2_RD3),\n\tPINMUX_IPSR_GPSR(IP1SR5_11_8,\tAVB2_MDIO),\n\tPINMUX_IPSR_GPSR(IP1SR5_15_12,\tAVB2_TD2),\n\tPINMUX_IPSR_GPSR(IP1SR5_19_16,\tAVB2_TD1),\n\tPINMUX_IPSR_GPSR(IP1SR5_23_20,\tAVB2_RD2),\n\tPINMUX_IPSR_GPSR(IP1SR5_27_24,\tAVB2_RD1),\n\tPINMUX_IPSR_GPSR(IP1SR5_31_28,\tAVB2_TD0),\n\n\t \n\tPINMUX_IPSR_GPSR(IP2SR5_3_0,\tAVB2_TXC),\n\tPINMUX_IPSR_GPSR(IP2SR5_7_4,\tAVB2_RD0),\n\tPINMUX_IPSR_GPSR(IP2SR5_11_8,\tAVB2_RXC),\n\tPINMUX_IPSR_GPSR(IP2SR5_15_12,\tAVB2_TX_CTL),\n\tPINMUX_IPSR_GPSR(IP2SR5_19_16,\tAVB2_RX_CTL),\n\n\t \n\tPINMUX_IPSR_GPSR(IP0SR6_3_0,\tAVB1_MDIO),\n\n\tPINMUX_IPSR_GPSR(IP0SR6_7_4,\tAVB1_MAGIC),\n\n\tPINMUX_IPSR_GPSR(IP0SR6_11_8,\tAVB1_MDC),\n\n\tPINMUX_IPSR_GPSR(IP0SR6_15_12,\tAVB1_PHY_INT),\n\n\tPINMUX_IPSR_GPSR(IP0SR6_19_16,\tAVB1_LINK),\n\tPINMUX_IPSR_GPSR(IP0SR6_19_16,\tAVB1_MII_TX_ER),\n\n\tPINMUX_IPSR_GPSR(IP0SR6_23_20,\tAVB1_AVTP_MATCH),\n\tPINMUX_IPSR_GPSR(IP0SR6_23_20,\tAVB1_MII_RX_ER),\n\n\tPINMUX_IPSR_GPSR(IP0SR6_27_24,\tAVB1_TXC),\n\tPINMUX_IPSR_GPSR(IP0SR6_27_24,\tAVB1_MII_TXC),\n\n\tPINMUX_IPSR_GPSR(IP0SR6_31_28,\tAVB1_TX_CTL),\n\tPINMUX_IPSR_GPSR(IP0SR6_31_28,\tAVB1_MII_TX_EN),\n\n\t \n\tPINMUX_IPSR_GPSR(IP1SR6_3_0,\tAVB1_RXC),\n\tPINMUX_IPSR_GPSR(IP1SR6_3_0,\tAVB1_MII_RXC),\n\n\tPINMUX_IPSR_GPSR(IP1SR6_7_4,\tAVB1_RX_CTL),\n\tPINMUX_IPSR_GPSR(IP1SR6_7_4,\tAVB1_MII_RX_DV),\n\n\tPINMUX_IPSR_GPSR(IP1SR6_11_8,\tAVB1_AVTP_PPS),\n\tPINMUX_IPSR_GPSR(IP1SR6_11_8,\tAVB1_MII_COL),\n\n\tPINMUX_IPSR_GPSR(IP1SR6_15_12,\tAVB1_AVTP_CAPTURE),\n\tPINMUX_IPSR_GPSR(IP1SR6_15_12,\tAVB1_MII_CRS),\n\n\tPINMUX_IPSR_GPSR(IP1SR6_19_16,\tAVB1_TD1),\n\tPINMUX_IPSR_GPSR(IP1SR6_19_16,\tAVB1_MII_TD1),\n\n\tPINMUX_IPSR_GPSR(IP1SR6_23_20,\tAVB1_TD0),\n\tPINMUX_IPSR_GPSR(IP1SR6_23_20,\tAVB1_MII_TD0),\n\n\tPINMUX_IPSR_GPSR(IP1SR6_27_24,\tAVB1_RD1),\n\tPINMUX_IPSR_GPSR(IP1SR6_27_24,\tAVB1_MII_RD1),\n\n\tPINMUX_IPSR_GPSR(IP1SR6_31_28,\tAVB1_RD0),\n\tPINMUX_IPSR_GPSR(IP1SR6_31_28,\tAVB1_MII_RD0),\n\n\t \n\tPINMUX_IPSR_GPSR(IP2SR6_3_0,\tAVB1_TD2),\n\tPINMUX_IPSR_GPSR(IP2SR6_3_0,\tAVB1_MII_TD2),\n\n\tPINMUX_IPSR_GPSR(IP2SR6_7_4,\tAVB1_RD2),\n\tPINMUX_IPSR_GPSR(IP2SR6_7_4,\tAVB1_MII_RD2),\n\n\tPINMUX_IPSR_GPSR(IP2SR6_11_8,\tAVB1_TD3),\n\tPINMUX_IPSR_GPSR(IP2SR6_11_8,\tAVB1_MII_TD3),\n\n\tPINMUX_IPSR_GPSR(IP2SR6_15_12,\tAVB1_RD3),\n\tPINMUX_IPSR_GPSR(IP2SR6_15_12,\tAVB1_MII_RD3),\n\n\tPINMUX_IPSR_GPSR(IP2SR6_19_16,\tAVB1_TXCREFCLK),\n\n\t \n\tPINMUX_IPSR_GPSR(IP0SR7_3_0,\tAVB0_AVTP_PPS),\n\tPINMUX_IPSR_GPSR(IP0SR7_3_0,\tAVB0_MII_COL),\n\n\tPINMUX_IPSR_GPSR(IP0SR7_7_4,\tAVB0_AVTP_CAPTURE),\n\tPINMUX_IPSR_GPSR(IP0SR7_7_4,\tAVB0_MII_CRS),\n\n\tPINMUX_IPSR_GPSR(IP0SR7_11_8,\tAVB0_AVTP_MATCH),\n\tPINMUX_IPSR_GPSR(IP0SR7_11_8,\tAVB0_MII_RX_ER),\n\tPINMUX_IPSR_GPSR(IP0SR7_11_8,\tCC5_OSCOUT),\n\n\tPINMUX_IPSR_GPSR(IP0SR7_15_12,\tAVB0_TD3),\n\tPINMUX_IPSR_GPSR(IP0SR7_15_12,\tAVB0_MII_TD3),\n\n\tPINMUX_IPSR_GPSR(IP0SR7_19_16,\tAVB0_LINK),\n\tPINMUX_IPSR_GPSR(IP0SR7_19_16,\tAVB0_MII_TX_ER),\n\n\tPINMUX_IPSR_GPSR(IP0SR7_23_20,\tAVB0_PHY_INT),\n\n\tPINMUX_IPSR_GPSR(IP0SR7_27_24,\tAVB0_TD2),\n\tPINMUX_IPSR_GPSR(IP0SR7_27_24,\tAVB0_MII_TD2),\n\n\tPINMUX_IPSR_GPSR(IP0SR7_31_28,\tAVB0_TD1),\n\tPINMUX_IPSR_GPSR(IP0SR7_31_28,\tAVB0_MII_TD1),\n\n\t \n\tPINMUX_IPSR_GPSR(IP1SR7_3_0,\tAVB0_RD3),\n\tPINMUX_IPSR_GPSR(IP1SR7_3_0,\tAVB0_MII_RD3),\n\n\tPINMUX_IPSR_GPSR(IP1SR7_7_4,\tAVB0_TXCREFCLK),\n\n\tPINMUX_IPSR_GPSR(IP1SR7_11_8,\tAVB0_MAGIC),\n\n\tPINMUX_IPSR_GPSR(IP1SR7_15_12,\tAVB0_TD0),\n\tPINMUX_IPSR_GPSR(IP1SR7_15_12,\tAVB0_MII_TD0),\n\n\tPINMUX_IPSR_GPSR(IP1SR7_19_16,\tAVB0_RD2),\n\tPINMUX_IPSR_GPSR(IP1SR7_19_16,\tAVB0_MII_RD2),\n\n\tPINMUX_IPSR_GPSR(IP1SR7_23_20,\tAVB0_MDC),\n\n\tPINMUX_IPSR_GPSR(IP1SR7_27_24,\tAVB0_MDIO),\n\n\tPINMUX_IPSR_GPSR(IP1SR7_31_28,\tAVB0_TXC),\n\tPINMUX_IPSR_GPSR(IP1SR7_31_28,\tAVB0_MII_TXC),\n\n\t \n\tPINMUX_IPSR_GPSR(IP2SR7_3_0,\tAVB0_TX_CTL),\n\tPINMUX_IPSR_GPSR(IP2SR7_3_0,\tAVB0_MII_TX_EN),\n\n\tPINMUX_IPSR_GPSR(IP2SR7_7_4,\tAVB0_RD1),\n\tPINMUX_IPSR_GPSR(IP2SR7_7_4,\tAVB0_MII_RD1),\n\n\tPINMUX_IPSR_GPSR(IP2SR7_11_8,\tAVB0_RD0),\n\tPINMUX_IPSR_GPSR(IP2SR7_11_8,\tAVB0_MII_RD0),\n\n\tPINMUX_IPSR_GPSR(IP2SR7_15_12,\tAVB0_RXC),\n\tPINMUX_IPSR_GPSR(IP2SR7_15_12,\tAVB0_MII_RXC),\n\n\tPINMUX_IPSR_GPSR(IP2SR7_19_16,\tAVB0_RX_CTL),\n\tPINMUX_IPSR_GPSR(IP2SR7_19_16,\tAVB0_MII_RX_DV),\n\n\t \n\tPINMUX_IPSR_MSEL(IP0SR8_3_0,\tSCL0,\t\t\tSEL_SCL0_0),\n\tPINMUX_IPSR_MSEL(IP0SR8_7_4,\tSDA0,\t\t\tSEL_SDA0_0),\n\tPINMUX_IPSR_MSEL(IP0SR8_11_8,\tSCL1,\t\t\tSEL_SCL1_0),\n\tPINMUX_IPSR_MSEL(IP0SR8_15_12,\tSDA1,\t\t\tSEL_SDA1_0),\n\tPINMUX_IPSR_MSEL(IP0SR8_19_16,\tSCL2,\t\t\tSEL_SCL2_0),\n\tPINMUX_IPSR_MSEL(IP0SR8_23_20,\tSDA2,\t\t\tSEL_SDA2_0),\n\tPINMUX_IPSR_MSEL(IP0SR8_27_24,\tSCL3,\t\t\tSEL_SCL3_0),\n\tPINMUX_IPSR_MSEL(IP0SR8_31_28,\tSDA3,\t\t\tSEL_SDA3_0),\n\n\t \n\tPINMUX_IPSR_MSEL(IP1SR8_3_0,\tSCL4,\t\t\tSEL_SCL4_0),\n\tPINMUX_IPSR_MSEL(IP1SR8_3_0,\tHRX2,\t\t\tSEL_SCL4_0),\n\tPINMUX_IPSR_MSEL(IP1SR8_3_0,\tSCK4,\t\t\tSEL_SCL4_0),\n\n\tPINMUX_IPSR_MSEL(IP1SR8_7_4,\tSDA4,\t\t\tSEL_SDA4_0),\n\tPINMUX_IPSR_MSEL(IP1SR8_7_4,\tHTX2,\t\t\tSEL_SDA4_0),\n\tPINMUX_IPSR_MSEL(IP1SR8_7_4,\tCTS4_N,\t\t\tSEL_SDA4_0),\n\n\tPINMUX_IPSR_MSEL(IP1SR8_11_8,\tSCL5,\t\t\tSEL_SCL5_0),\n\tPINMUX_IPSR_MSEL(IP1SR8_11_8,\tHRTS2_N,\t\tSEL_SCL5_0),\n\tPINMUX_IPSR_MSEL(IP1SR8_11_8,\tRTS4_N,\t\t\tSEL_SCL5_0),\n\n\tPINMUX_IPSR_MSEL(IP1SR8_15_12,\tSDA5,\t\t\tSEL_SDA5_0),\n\tPINMUX_IPSR_MSEL(IP1SR8_15_12,\tSCIF_CLK2,\t\tSEL_SDA5_0),\n\n\tPINMUX_IPSR_GPSR(IP1SR8_19_16,\tHCTS2_N),\n\tPINMUX_IPSR_GPSR(IP1SR8_19_16,\tTX4),\n\n\tPINMUX_IPSR_GPSR(IP1SR8_23_20,\tHSCK2),\n\tPINMUX_IPSR_GPSR(IP1SR8_23_20,\tRX4),\n};\n\n \nenum {\n\tGP_ASSIGN_LAST(),\n\tNOGP_ALL(),\n};\n\nstatic const struct sh_pfc_pin pinmux_pins[] = {\n\tPINMUX_GPIO_GP_ALL(),\n\tPINMUX_NOGP_ALL(),\n};\n\n \nstatic const unsigned int audio_clkin_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 22),\n};\nstatic const unsigned int audio_clkin_mux[] = {\n\tAUDIO_CLKIN_MARK,\n};\nstatic const unsigned int audio_clkout_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 21),\n};\nstatic const unsigned int audio_clkout_mux[] = {\n\tAUDIO_CLKOUT_MARK,\n};\n\n \nstatic const unsigned int avb0_link_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 4),\n};\nstatic const unsigned int avb0_link_mux[] = {\n\tAVB0_LINK_MARK,\n};\nstatic const unsigned int avb0_magic_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 10),\n};\nstatic const unsigned int avb0_magic_mux[] = {\n\tAVB0_MAGIC_MARK,\n};\nstatic const unsigned int avb0_phy_int_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 5),\n};\nstatic const unsigned int avb0_phy_int_mux[] = {\n\tAVB0_PHY_INT_MARK,\n};\nstatic const unsigned int avb0_mdio_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 13), RCAR_GP_PIN(7, 14),\n};\nstatic const unsigned int avb0_mdio_mux[] = {\n\tAVB0_MDC_MARK, AVB0_MDIO_MARK,\n};\nstatic const unsigned int avb0_rgmii_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 16), RCAR_GP_PIN(7, 15),\n\tRCAR_GP_PIN(7, 11), RCAR_GP_PIN(7,  7),\n\tRCAR_GP_PIN(7,  6), RCAR_GP_PIN(7,  3),\n\tRCAR_GP_PIN(7, 20), RCAR_GP_PIN(7, 19),\n\tRCAR_GP_PIN(7, 18), RCAR_GP_PIN(7, 17),\n\tRCAR_GP_PIN(7, 12), RCAR_GP_PIN(7,  8),\n};\nstatic const unsigned int avb0_rgmii_mux[] = {\n\tAVB0_TX_CTL_MARK,\tAVB0_TXC_MARK,\n\tAVB0_TD0_MARK,\t\tAVB0_TD1_MARK,\n\tAVB0_TD2_MARK,\t\tAVB0_TD3_MARK,\n\tAVB0_RX_CTL_MARK,\tAVB0_RXC_MARK,\n\tAVB0_RD0_MARK,\t\tAVB0_RD1_MARK,\n\tAVB0_RD2_MARK,\t\tAVB0_RD3_MARK,\n};\nstatic const unsigned int avb0_txcrefclk_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 9),\n};\nstatic const unsigned int avb0_txcrefclk_mux[] = {\n\tAVB0_TXCREFCLK_MARK,\n};\nstatic const unsigned int avb0_avtp_pps_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 0),\n};\nstatic const unsigned int avb0_avtp_pps_mux[] = {\n\tAVB0_AVTP_PPS_MARK,\n};\nstatic const unsigned int avb0_avtp_capture_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 1),\n};\nstatic const unsigned int avb0_avtp_capture_mux[] = {\n\tAVB0_AVTP_CAPTURE_MARK,\n};\nstatic const unsigned int avb0_avtp_match_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 2),\n};\nstatic const unsigned int avb0_avtp_match_mux[] = {\n\tAVB0_AVTP_MATCH_MARK,\n};\n\n \nstatic const unsigned int avb1_link_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 4),\n};\nstatic const unsigned int avb1_link_mux[] = {\n\tAVB1_LINK_MARK,\n};\nstatic const unsigned int avb1_magic_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 1),\n};\nstatic const unsigned int avb1_magic_mux[] = {\n\tAVB1_MAGIC_MARK,\n};\nstatic const unsigned int avb1_phy_int_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 3),\n};\nstatic const unsigned int avb1_phy_int_mux[] = {\n\tAVB1_PHY_INT_MARK,\n};\nstatic const unsigned int avb1_mdio_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 2), RCAR_GP_PIN(6, 0),\n};\nstatic const unsigned int avb1_mdio_mux[] = {\n\tAVB1_MDC_MARK, AVB1_MDIO_MARK,\n};\nstatic const unsigned int avb1_rgmii_pins[] = {\n\t \n\tRCAR_GP_PIN(6,  7), RCAR_GP_PIN(6,  6),\n\tRCAR_GP_PIN(6, 13), RCAR_GP_PIN(6, 12),\n\tRCAR_GP_PIN(6, 16), RCAR_GP_PIN(6, 18),\n\tRCAR_GP_PIN(6,  9), RCAR_GP_PIN(6,  8),\n\tRCAR_GP_PIN(6, 15), RCAR_GP_PIN(6, 14),\n\tRCAR_GP_PIN(6, 17), RCAR_GP_PIN(6, 19),\n};\nstatic const unsigned int avb1_rgmii_mux[] = {\n\tAVB1_TX_CTL_MARK,\tAVB1_TXC_MARK,\n\tAVB1_TD0_MARK,\t\tAVB1_TD1_MARK,\n\tAVB1_TD2_MARK,\t\tAVB1_TD3_MARK,\n\tAVB1_RX_CTL_MARK,\tAVB1_RXC_MARK,\n\tAVB1_RD0_MARK,\t\tAVB1_RD1_MARK,\n\tAVB1_RD2_MARK,\t\tAVB1_RD3_MARK,\n};\nstatic const unsigned int avb1_txcrefclk_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 20),\n};\nstatic const unsigned int avb1_txcrefclk_mux[] = {\n\tAVB1_TXCREFCLK_MARK,\n};\nstatic const unsigned int avb1_avtp_pps_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 10),\n};\nstatic const unsigned int avb1_avtp_pps_mux[] = {\n\tAVB1_AVTP_PPS_MARK,\n};\nstatic const unsigned int avb1_avtp_capture_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 11),\n};\nstatic const unsigned int avb1_avtp_capture_mux[] = {\n\tAVB1_AVTP_CAPTURE_MARK,\n};\nstatic const unsigned int avb1_avtp_match_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 5),\n};\nstatic const unsigned int avb1_avtp_match_mux[] = {\n\tAVB1_AVTP_MATCH_MARK,\n};\n\n \nstatic const unsigned int avb2_link_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 3),\n};\nstatic const unsigned int avb2_link_mux[] = {\n\tAVB2_LINK_MARK,\n};\nstatic const unsigned int avb2_magic_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 5),\n};\nstatic const unsigned int avb2_magic_mux[] = {\n\tAVB2_MAGIC_MARK,\n};\nstatic const unsigned int avb2_phy_int_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 4),\n};\nstatic const unsigned int avb2_phy_int_mux[] = {\n\tAVB2_PHY_INT_MARK,\n};\nstatic const unsigned int avb2_mdio_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 6), RCAR_GP_PIN(5, 10),\n};\nstatic const unsigned int avb2_mdio_mux[] = {\n\tAVB2_MDC_MARK, AVB2_MDIO_MARK,\n};\nstatic const unsigned int avb2_rgmii_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 19), RCAR_GP_PIN(5, 16),\n\tRCAR_GP_PIN(5, 15), RCAR_GP_PIN(5, 12),\n\tRCAR_GP_PIN(5, 11), RCAR_GP_PIN(5,  8),\n\tRCAR_GP_PIN(5, 20), RCAR_GP_PIN(5, 18),\n\tRCAR_GP_PIN(5, 17), RCAR_GP_PIN(5, 14),\n\tRCAR_GP_PIN(5, 13), RCAR_GP_PIN(5,  9),\n};\nstatic const unsigned int avb2_rgmii_mux[] = {\n\tAVB2_TX_CTL_MARK,\tAVB2_TXC_MARK,\n\tAVB2_TD0_MARK,\t\tAVB2_TD1_MARK,\n\tAVB2_TD2_MARK,\t\tAVB2_TD3_MARK,\n\tAVB2_RX_CTL_MARK,\tAVB2_RXC_MARK,\n\tAVB2_RD0_MARK,\t\tAVB2_RD1_MARK,\n\tAVB2_RD2_MARK,\t\tAVB2_RD3_MARK,\n};\nstatic const unsigned int avb2_txcrefclk_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 7),\n};\nstatic const unsigned int avb2_txcrefclk_mux[] = {\n\tAVB2_TXCREFCLK_MARK,\n};\nstatic const unsigned int avb2_avtp_pps_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 0),\n};\nstatic const unsigned int avb2_avtp_pps_mux[] = {\n\tAVB2_AVTP_PPS_MARK,\n};\nstatic const unsigned int avb2_avtp_capture_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 1),\n};\nstatic const unsigned int avb2_avtp_capture_mux[] = {\n\tAVB2_AVTP_CAPTURE_MARK,\n};\nstatic const unsigned int avb2_avtp_match_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 2),\n};\nstatic const unsigned int avb2_avtp_match_mux[] = {\n\tAVB2_AVTP_MATCH_MARK,\n};\n\n \nstatic const unsigned int canfd0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 10), RCAR_GP_PIN(2, 11),\n};\nstatic const unsigned int canfd0_data_mux[] = {\n\tCANFD0_TX_MARK, CANFD0_RX_MARK,\n};\n\n \nstatic const unsigned int canfd1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 0), RCAR_GP_PIN(2, 1),\n};\nstatic const unsigned int canfd1_data_mux[] = {\n\tCANFD1_TX_MARK, CANFD1_RX_MARK,\n};\n\n \nstatic const unsigned int canfd2_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 12), RCAR_GP_PIN(2, 13),\n};\nstatic const unsigned int canfd2_data_mux[] = {\n\tCANFD2_TX_MARK, CANFD2_RX_MARK,\n};\n\n \nstatic const unsigned int canfd3_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 14), RCAR_GP_PIN(2, 15),\n};\nstatic const unsigned int canfd3_data_mux[] = {\n\tCANFD3_TX_MARK, CANFD3_RX_MARK,\n};\n\n \nstatic const unsigned int canfd4_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 16), RCAR_GP_PIN(2, 17),\n};\nstatic const unsigned int canfd4_data_mux[] = {\n\tCANFD4_TX_MARK, CANFD4_RX_MARK,\n};\n\n \nstatic const unsigned int canfd5_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 2), RCAR_GP_PIN(2, 3),\n};\nstatic const unsigned int canfd5_data_mux[] = {\n\tCANFD5_TX_MARK, CANFD5_RX_MARK,\n};\n\n \nstatic const unsigned int canfd5_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 8), RCAR_GP_PIN(1, 9),\n};\nstatic const unsigned int canfd5_data_b_mux[] = {\n\tCANFD5_TX_B_MARK, CANFD5_RX_B_MARK,\n};\n\n \nstatic const unsigned int canfd6_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 7), RCAR_GP_PIN(2, 8),\n};\nstatic const unsigned int canfd6_data_mux[] = {\n\tCANFD6_TX_MARK, CANFD6_RX_MARK,\n};\n\n \nstatic const unsigned int canfd7_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 18), RCAR_GP_PIN(2, 19),\n};\nstatic const unsigned int canfd7_data_mux[] = {\n\tCANFD7_TX_MARK, CANFD7_RX_MARK,\n};\n\n \nstatic const unsigned int can_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 9),\n};\nstatic const unsigned int can_clk_mux[] = {\n\tCAN_CLK_MARK,\n};\n\n \nstatic const unsigned int hscif0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 16), RCAR_GP_PIN(1, 12),\n};\nstatic const unsigned int hscif0_data_mux[] = {\n\tHRX0_MARK, HTX0_MARK,\n};\nstatic const unsigned int hscif0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 15),\n};\nstatic const unsigned int hscif0_clk_mux[] = {\n\tHSCK0_MARK,\n};\nstatic const unsigned int hscif0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 14), RCAR_GP_PIN(1, 13),\n};\nstatic const unsigned int hscif0_ctrl_mux[] = {\n\tHRTS0_N_MARK, HCTS0_N_MARK,\n};\n\n \nstatic const unsigned int hscif1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 15), RCAR_GP_PIN(0, 14),\n};\nstatic const unsigned int hscif1_data_mux[] = {\n\tHRX1_MARK, HTX1_MARK,\n};\nstatic const unsigned int hscif1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 18),\n};\nstatic const unsigned int hscif1_clk_mux[] = {\n\tHSCK1_MARK,\n};\nstatic const unsigned int hscif1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 17), RCAR_GP_PIN(0, 16),\n};\nstatic const unsigned int hscif1_ctrl_mux[] = {\n\tHRTS1_N_MARK, HCTS1_N_MARK,\n};\n\n \nstatic const unsigned int hscif1_data_x_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 7), RCAR_GP_PIN(1, 6),\n};\nstatic const unsigned int hscif1_data_x_mux[] = {\n\tHRX1_X_MARK, HTX1_X_MARK,\n};\nstatic const unsigned int hscif1_clk_x_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 10),\n};\nstatic const unsigned int hscif1_clk_x_mux[] = {\n\tHSCK1_X_MARK,\n};\nstatic const unsigned int hscif1_ctrl_x_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 9), RCAR_GP_PIN(1, 8),\n};\nstatic const unsigned int hscif1_ctrl_x_mux[] = {\n\tHRTS1_N_X_MARK, HCTS1_N_X_MARK,\n};\n\n \nstatic const unsigned int hscif2_data_pins[] = {\n\t \n\tRCAR_GP_PIN(8, 8), RCAR_GP_PIN(8, 9),\n};\nstatic const unsigned int hscif2_data_mux[] = {\n\tHRX2_MARK, HTX2_MARK,\n};\nstatic const unsigned int hscif2_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(8, 13),\n};\nstatic const unsigned int hscif2_clk_mux[] = {\n\tHSCK2_MARK,\n};\nstatic const unsigned int hscif2_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(8, 10), RCAR_GP_PIN(8, 12),\n};\nstatic const unsigned int hscif2_ctrl_mux[] = {\n\tHRTS2_N_MARK, HCTS2_N_MARK,\n};\n\n \nstatic const unsigned int hscif3_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 24), RCAR_GP_PIN(1, 28),\n};\nstatic const unsigned int hscif3_data_mux[] = {\n\tHRX3_MARK, HTX3_MARK,\n};\nstatic const unsigned int hscif3_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 25),\n};\nstatic const unsigned int hscif3_clk_mux[] = {\n\tHSCK3_MARK,\n};\nstatic const unsigned int hscif3_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 26), RCAR_GP_PIN(1, 27),\n};\nstatic const unsigned int hscif3_ctrl_mux[] = {\n\tHRTS3_N_MARK, HCTS3_N_MARK,\n};\n\n \nstatic const unsigned int hscif3_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 4), RCAR_GP_PIN(1, 0),\n};\nstatic const unsigned int hscif3_data_a_mux[] = {\n\tHRX3_A_MARK, HTX3_A_MARK,\n};\nstatic const unsigned int hscif3_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 3),\n};\nstatic const unsigned int hscif3_clk_a_mux[] = {\n\tHSCK3_A_MARK,\n};\nstatic const unsigned int hscif3_ctrl_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 2), RCAR_GP_PIN(1, 1),\n};\nstatic const unsigned int hscif3_ctrl_a_mux[] = {\n\tHRTS3_N_A_MARK, HCTS3_N_A_MARK,\n};\n\n \nstatic const unsigned int i2c0_pins[] = {\n\t \n\tRCAR_GP_PIN(8, 1), RCAR_GP_PIN(8, 0),\n};\nstatic const unsigned int i2c0_mux[] = {\n\tSDA0_MARK, SCL0_MARK,\n};\n\n \nstatic const unsigned int i2c1_pins[] = {\n\t \n\tRCAR_GP_PIN(8, 3), RCAR_GP_PIN(8, 2),\n};\nstatic const unsigned int i2c1_mux[] = {\n\tSDA1_MARK, SCL1_MARK,\n};\n\n \nstatic const unsigned int i2c2_pins[] = {\n\t \n\tRCAR_GP_PIN(8, 5), RCAR_GP_PIN(8, 4),\n};\nstatic const unsigned int i2c2_mux[] = {\n\tSDA2_MARK, SCL2_MARK,\n};\n\n \nstatic const unsigned int i2c3_pins[] = {\n\t \n\tRCAR_GP_PIN(8, 7), RCAR_GP_PIN(8, 6),\n};\nstatic const unsigned int i2c3_mux[] = {\n\tSDA3_MARK, SCL3_MARK,\n};\n\n \nstatic const unsigned int i2c4_pins[] = {\n\t \n\tRCAR_GP_PIN(8, 9), RCAR_GP_PIN(8, 8),\n};\nstatic const unsigned int i2c4_mux[] = {\n\tSDA4_MARK, SCL4_MARK,\n};\n\n \nstatic const unsigned int i2c5_pins[] = {\n\t \n\tRCAR_GP_PIN(8, 11), RCAR_GP_PIN(8, 10),\n};\nstatic const unsigned int i2c5_mux[] = {\n\tSDA5_MARK, SCL5_MARK,\n};\n\n \nstatic const unsigned int mmc_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 1), RCAR_GP_PIN(3, 0),\n\tRCAR_GP_PIN(3, 2), RCAR_GP_PIN(3, 5),\n\tRCAR_GP_PIN(3, 7), RCAR_GP_PIN(3, 6),\n\tRCAR_GP_PIN(3, 9), RCAR_GP_PIN(3, 8),\n};\nstatic const unsigned int mmc_data_mux[] = {\n\tMMC_SD_D0_MARK, MMC_SD_D1_MARK,\n\tMMC_SD_D2_MARK, MMC_SD_D3_MARK,\n\tMMC_D4_MARK, MMC_D5_MARK,\n\tMMC_D6_MARK, MMC_D7_MARK,\n};\nstatic const unsigned int mmc_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 3), RCAR_GP_PIN(3, 10),\n};\nstatic const unsigned int mmc_ctrl_mux[] = {\n\tMMC_SD_CLK_MARK, MMC_SD_CMD_MARK,\n};\nstatic const unsigned int mmc_cd_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 11),\n};\nstatic const unsigned int mmc_cd_mux[] = {\n\tSD_CD_MARK,\n};\nstatic const unsigned int mmc_wp_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 12),\n};\nstatic const unsigned int mmc_wp_mux[] = {\n\tSD_WP_MARK,\n};\nstatic const unsigned int mmc_ds_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 4),\n};\nstatic const unsigned int mmc_ds_mux[] = {\n\tMMC_DS_MARK,\n};\n\n \nstatic const unsigned int msiof0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 10),\n};\nstatic const unsigned int msiof0_clk_mux[] = {\n\tMSIOF0_SCK_MARK,\n};\nstatic const unsigned int msiof0_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 8),\n};\nstatic const unsigned int msiof0_sync_mux[] = {\n\tMSIOF0_SYNC_MARK,\n};\nstatic const unsigned int msiof0_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 7),\n};\nstatic const unsigned int msiof0_ss1_mux[] = {\n\tMSIOF0_SS1_MARK,\n};\nstatic const unsigned int msiof0_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 6),\n};\nstatic const unsigned int msiof0_ss2_mux[] = {\n\tMSIOF0_SS2_MARK,\n};\nstatic const unsigned int msiof0_txd_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 9),\n};\nstatic const unsigned int msiof0_txd_mux[] = {\n\tMSIOF0_TXD_MARK,\n};\nstatic const unsigned int msiof0_rxd_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 11),\n};\nstatic const unsigned int msiof0_rxd_mux[] = {\n\tMSIOF0_RXD_MARK,\n};\n\n \nstatic const unsigned int msiof1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 3),\n};\nstatic const unsigned int msiof1_clk_mux[] = {\n\tMSIOF1_SCK_MARK,\n};\nstatic const unsigned int msiof1_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 2),\n};\nstatic const unsigned int msiof1_sync_mux[] = {\n\tMSIOF1_SYNC_MARK,\n};\nstatic const unsigned int msiof1_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 1),\n};\nstatic const unsigned int msiof1_ss1_mux[] = {\n\tMSIOF1_SS1_MARK,\n};\nstatic const unsigned int msiof1_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 0),\n};\nstatic const unsigned int msiof1_ss2_mux[] = {\n\tMSIOF1_SS2_MARK,\n};\nstatic const unsigned int msiof1_txd_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 4),\n};\nstatic const unsigned int msiof1_txd_mux[] = {\n\tMSIOF1_TXD_MARK,\n};\nstatic const unsigned int msiof1_rxd_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 5),\n};\nstatic const unsigned int msiof1_rxd_mux[] = {\n\tMSIOF1_RXD_MARK,\n};\n\n \nstatic const unsigned int msiof2_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 17),\n};\nstatic const unsigned int msiof2_clk_mux[] = {\n\tMSIOF2_SCK_MARK,\n};\nstatic const unsigned int msiof2_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 15),\n};\nstatic const unsigned int msiof2_sync_mux[] = {\n\tMSIOF2_SYNC_MARK,\n};\nstatic const unsigned int msiof2_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 14),\n};\nstatic const unsigned int msiof2_ss1_mux[] = {\n\tMSIOF2_SS1_MARK,\n};\nstatic const unsigned int msiof2_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 13),\n};\nstatic const unsigned int msiof2_ss2_mux[] = {\n\tMSIOF2_SS2_MARK,\n};\nstatic const unsigned int msiof2_txd_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 16),\n};\nstatic const unsigned int msiof2_txd_mux[] = {\n\tMSIOF2_TXD_MARK,\n};\nstatic const unsigned int msiof2_rxd_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 18),\n};\nstatic const unsigned int msiof2_rxd_mux[] = {\n\tMSIOF2_RXD_MARK,\n};\n\n \nstatic const unsigned int msiof3_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 3),\n};\nstatic const unsigned int msiof3_clk_mux[] = {\n\tMSIOF3_SCK_MARK,\n};\nstatic const unsigned int msiof3_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 6),\n};\nstatic const unsigned int msiof3_sync_mux[] = {\n\tMSIOF3_SYNC_MARK,\n};\nstatic const unsigned int msiof3_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 1),\n};\nstatic const unsigned int msiof3_ss1_mux[] = {\n\tMSIOF3_SS1_MARK,\n};\nstatic const unsigned int msiof3_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 2),\n};\nstatic const unsigned int msiof3_ss2_mux[] = {\n\tMSIOF3_SS2_MARK,\n};\nstatic const unsigned int msiof3_txd_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 4),\n};\nstatic const unsigned int msiof3_txd_mux[] = {\n\tMSIOF3_TXD_MARK,\n};\nstatic const unsigned int msiof3_rxd_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 5),\n};\nstatic const unsigned int msiof3_rxd_mux[] = {\n\tMSIOF3_RXD_MARK,\n};\n\n \nstatic const unsigned int msiof4_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 25),\n};\nstatic const unsigned int msiof4_clk_mux[] = {\n\tMSIOF4_SCK_MARK,\n};\nstatic const unsigned int msiof4_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 28),\n};\nstatic const unsigned int msiof4_sync_mux[] = {\n\tMSIOF4_SYNC_MARK,\n};\nstatic const unsigned int msiof4_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 23),\n};\nstatic const unsigned int msiof4_ss1_mux[] = {\n\tMSIOF4_SS1_MARK,\n};\nstatic const unsigned int msiof4_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 24),\n};\nstatic const unsigned int msiof4_ss2_mux[] = {\n\tMSIOF4_SS2_MARK,\n};\nstatic const unsigned int msiof4_txd_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 26),\n};\nstatic const unsigned int msiof4_txd_mux[] = {\n\tMSIOF4_TXD_MARK,\n};\nstatic const unsigned int msiof4_rxd_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 27),\n};\nstatic const unsigned int msiof4_rxd_mux[] = {\n\tMSIOF4_RXD_MARK,\n};\n\n \nstatic const unsigned int msiof5_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 11),\n};\nstatic const unsigned int msiof5_clk_mux[] = {\n\tMSIOF5_SCK_MARK,\n};\nstatic const unsigned int msiof5_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 9),\n};\nstatic const unsigned int msiof5_sync_mux[] = {\n\tMSIOF5_SYNC_MARK,\n};\nstatic const unsigned int msiof5_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 8),\n};\nstatic const unsigned int msiof5_ss1_mux[] = {\n\tMSIOF5_SS1_MARK,\n};\nstatic const unsigned int msiof5_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 7),\n};\nstatic const unsigned int msiof5_ss2_mux[] = {\n\tMSIOF5_SS2_MARK,\n};\nstatic const unsigned int msiof5_txd_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 10),\n};\nstatic const unsigned int msiof5_txd_mux[] = {\n\tMSIOF5_TXD_MARK,\n};\nstatic const unsigned int msiof5_rxd_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 12),\n};\nstatic const unsigned int msiof5_rxd_mux[] = {\n\tMSIOF5_RXD_MARK,\n};\n\n \nstatic const unsigned int pcie0_clkreq_n_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 21),\n};\n\nstatic const unsigned int pcie0_clkreq_n_mux[] = {\n\tPCIE0_CLKREQ_N_MARK,\n};\n\nstatic const unsigned int pcie1_clkreq_n_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 22),\n};\n\nstatic const unsigned int pcie1_clkreq_n_mux[] = {\n\tPCIE1_CLKREQ_N_MARK,\n};\n\n \nstatic const unsigned int pwm0_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 15),\n};\nstatic const unsigned int pwm0_a_mux[] = {\n\tPWM0_A_MARK,\n};\n\n \nstatic const unsigned int pwm1_a_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 13),\n};\nstatic const unsigned int pwm1_a_mux[] = {\n\tPWM1_A_MARK,\n};\n\n \nstatic const unsigned int pwm1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 13),\n};\nstatic const unsigned int pwm1_b_mux[] = {\n\tPWM1_B_MARK,\n};\n\n \nstatic const unsigned int pwm2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 14),\n};\nstatic const unsigned int pwm2_b_mux[] = {\n\tPWM2_B_MARK,\n};\n\n \nstatic const unsigned int pwm3_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 22),\n};\nstatic const unsigned int pwm3_a_mux[] = {\n\tPWM3_A_MARK,\n};\n\n \nstatic const unsigned int pwm3_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 15),\n};\nstatic const unsigned int pwm3_b_mux[] = {\n\tPWM3_B_MARK,\n};\n\n \nstatic const unsigned int pwm4_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 16),\n};\nstatic const unsigned int pwm4_mux[] = {\n\tPWM4_MARK,\n};\n\n \nstatic const unsigned int pwm5_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 17),\n};\nstatic const unsigned int pwm5_mux[] = {\n\tPWM5_MARK,\n};\n\n \nstatic const unsigned int pwm6_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 18),\n};\nstatic const unsigned int pwm6_mux[] = {\n\tPWM6_MARK,\n};\n\n \nstatic const unsigned int pwm7_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 19),\n};\nstatic const unsigned int pwm7_mux[] = {\n\tPWM7_MARK,\n};\n\n \nstatic const unsigned int pwm8_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 13),\n};\nstatic const unsigned int pwm8_a_mux[] = {\n\tPWM8_A_MARK,\n};\n\n \nstatic const unsigned int pwm9_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 14),\n};\nstatic const unsigned int pwm9_a_mux[] = {\n\tPWM9_A_MARK,\n};\n\n \nstatic const unsigned int qspi0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 20), RCAR_GP_PIN(3, 15),\n};\nstatic const unsigned int qspi0_ctrl_mux[] = {\n\tQSPI0_SPCLK_MARK, QSPI0_SSL_MARK,\n};\nstatic const unsigned int qspi0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 19), RCAR_GP_PIN(3, 18),\n\tRCAR_GP_PIN(3, 17), RCAR_GP_PIN(3, 16),\n};\nstatic const unsigned int qspi0_data_mux[] = {\n\tQSPI0_MOSI_IO0_MARK, QSPI0_MISO_IO1_MARK,\n\tQSPI0_IO2_MARK, QSPI0_IO3_MARK\n};\n\n \nstatic const unsigned int qspi1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 22), RCAR_GP_PIN(3, 25),\n};\nstatic const unsigned int qspi1_ctrl_mux[] = {\n\tQSPI1_SPCLK_MARK, QSPI1_SSL_MARK,\n};\nstatic const unsigned int qspi1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 21), RCAR_GP_PIN(3, 23),\n\tRCAR_GP_PIN(3, 24), RCAR_GP_PIN(3, 26),\n};\nstatic const unsigned int qspi1_data_mux[] = {\n\tQSPI1_MOSI_IO0_MARK, QSPI1_MISO_IO1_MARK,\n\tQSPI1_IO2_MARK, QSPI1_IO3_MARK\n};\n\n \nstatic const unsigned int scif0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 16), RCAR_GP_PIN(1, 12),\n};\nstatic const unsigned int scif0_data_mux[] = {\n\tRX0_MARK, TX0_MARK,\n};\nstatic const unsigned int scif0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 15),\n};\nstatic const unsigned int scif0_clk_mux[] = {\n\tSCK0_MARK,\n};\nstatic const unsigned int scif0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 14), RCAR_GP_PIN(1, 13),\n};\nstatic const unsigned int scif0_ctrl_mux[] = {\n\tRTS0_N_MARK, CTS0_N_MARK,\n};\n\n \nstatic const unsigned int scif1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 15), RCAR_GP_PIN(0, 14),\n};\nstatic const unsigned int scif1_data_mux[] = {\n\tRX1_MARK, TX1_MARK,\n};\nstatic const unsigned int scif1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 18),\n};\nstatic const unsigned int scif1_clk_mux[] = {\n\tSCK1_MARK,\n};\nstatic const unsigned int scif1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 17), RCAR_GP_PIN(0, 16),\n};\nstatic const unsigned int scif1_ctrl_mux[] = {\n\tRTS1_N_MARK, CTS1_N_MARK,\n};\n\n \nstatic const unsigned int scif1_data_x_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 7), RCAR_GP_PIN(1, 6),\n};\nstatic const unsigned int scif1_data_x_mux[] = {\n\tRX1_X_MARK, TX1_X_MARK,\n};\nstatic const unsigned int scif1_clk_x_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 10),\n};\nstatic const unsigned int scif1_clk_x_mux[] = {\n\tSCK1_X_MARK,\n};\nstatic const unsigned int scif1_ctrl_x_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 9), RCAR_GP_PIN(1, 8),\n};\nstatic const unsigned int scif1_ctrl_x_mux[] = {\n\tRTS1_N_X_MARK, CTS1_N_X_MARK,\n};\n\n \nstatic const unsigned int scif3_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 1), RCAR_GP_PIN(1, 0),\n};\nstatic const unsigned int scif3_data_mux[] = {\n\tRX3_MARK, TX3_MARK,\n};\nstatic const unsigned int scif3_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 4),\n};\nstatic const unsigned int scif3_clk_mux[] = {\n\tSCK3_MARK,\n};\nstatic const unsigned int scif3_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 2), RCAR_GP_PIN(1, 3),\n};\nstatic const unsigned int scif3_ctrl_mux[] = {\n\tRTS3_N_MARK, CTS3_N_MARK,\n};\n\n \nstatic const unsigned int scif3_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 27), RCAR_GP_PIN(1, 28),\n};\nstatic const unsigned int scif3_data_a_mux[] = {\n\tRX3_A_MARK, TX3_A_MARK,\n};\nstatic const unsigned int scif3_clk_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 24),\n};\nstatic const unsigned int scif3_clk_a_mux[] = {\n\tSCK3_A_MARK,\n};\nstatic const unsigned int scif3_ctrl_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 26), RCAR_GP_PIN(1, 25),\n};\nstatic const unsigned int scif3_ctrl_a_mux[] = {\n\tRTS3_N_A_MARK, CTS3_N_A_MARK,\n};\n\n \nstatic const unsigned int scif4_data_pins[] = {\n\t \n\tRCAR_GP_PIN(8, 13), RCAR_GP_PIN(8, 12),\n};\nstatic const unsigned int scif4_data_mux[] = {\n\tRX4_MARK, TX4_MARK,\n};\nstatic const unsigned int scif4_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(8, 8),\n};\nstatic const unsigned int scif4_clk_mux[] = {\n\tSCK4_MARK,\n};\nstatic const unsigned int scif4_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(8, 10), RCAR_GP_PIN(8, 9),\n};\nstatic const unsigned int scif4_ctrl_mux[] = {\n\tRTS4_N_MARK, CTS4_N_MARK,\n};\n\n \nstatic const unsigned int scif_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 17),\n};\nstatic const unsigned int scif_clk_mux[] = {\n\tSCIF_CLK_MARK,\n};\n\n \nstatic const unsigned int ssi_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 20),\n};\nstatic const unsigned int ssi_data_mux[] = {\n\tSSI_SD_MARK,\n};\nstatic const unsigned int ssi_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 18), RCAR_GP_PIN(1, 19),\n};\nstatic const unsigned int ssi_ctrl_mux[] = {\n\tSSI_SCK_MARK, SSI_WS_MARK,\n};\n\n \nstatic const unsigned int tpu_to0_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 8),\n};\nstatic const unsigned int tpu_to0_mux[] = {\n\tTPU0TO0_MARK,\n};\nstatic const unsigned int tpu_to1_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 7),\n};\nstatic const unsigned int tpu_to1_mux[] = {\n\tTPU0TO1_MARK,\n};\nstatic const unsigned int tpu_to2_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 12),\n};\nstatic const unsigned int tpu_to2_mux[] = {\n\tTPU0TO2_MARK,\n};\nstatic const unsigned int tpu_to3_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 13),\n};\nstatic const unsigned int tpu_to3_mux[] = {\n\tTPU0TO3_MARK,\n};\n\n \nstatic const unsigned int tpu_to0_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 25),\n};\nstatic const unsigned int tpu_to0_a_mux[] = {\n\tTPU0TO0_A_MARK,\n};\nstatic const unsigned int tpu_to1_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 26),\n};\nstatic const unsigned int tpu_to1_a_mux[] = {\n\tTPU0TO1_A_MARK,\n};\nstatic const unsigned int tpu_to2_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 0),\n};\nstatic const unsigned int tpu_to2_a_mux[] = {\n\tTPU0TO2_A_MARK,\n};\nstatic const unsigned int tpu_to3_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 1),\n};\nstatic const unsigned int tpu_to3_a_mux[] = {\n\tTPU0TO3_A_MARK,\n};\n\n \nstatic const unsigned int tsn0_link_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 4),\n};\nstatic const unsigned int tsn0_link_mux[] = {\n\tTSN0_LINK_MARK,\n};\nstatic const unsigned int tsn0_phy_int_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 3),\n};\nstatic const unsigned int tsn0_phy_int_mux[] = {\n\tTSN0_PHY_INT_MARK,\n};\nstatic const unsigned int tsn0_mdio_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 1), RCAR_GP_PIN(4, 0),\n};\nstatic const unsigned int tsn0_mdio_mux[] = {\n\tTSN0_MDC_MARK, TSN0_MDIO_MARK,\n};\nstatic const unsigned int tsn0_rgmii_pins[] = {\n\t \n\tRCAR_GP_PIN(4,  9), RCAR_GP_PIN(4, 12),\n\tRCAR_GP_PIN(4, 15), RCAR_GP_PIN(4, 14),\n\tRCAR_GP_PIN(4, 19), RCAR_GP_PIN(4, 18),\n\tRCAR_GP_PIN(4,  7), RCAR_GP_PIN(4, 11),\n\tRCAR_GP_PIN(4, 10), RCAR_GP_PIN(4, 13),\n\tRCAR_GP_PIN(4, 17), RCAR_GP_PIN(4, 16),\n};\nstatic const unsigned int tsn0_rgmii_mux[] = {\n\tTSN0_TX_CTL_MARK,\tTSN0_TXC_MARK,\n\tTSN0_TD0_MARK,\t\tTSN0_TD1_MARK,\n\tTSN0_TD2_MARK,\t\tTSN0_TD3_MARK,\n\tTSN0_RX_CTL_MARK,\tTSN0_RXC_MARK,\n\tTSN0_RD0_MARK,\t\tTSN0_RD1_MARK,\n\tTSN0_RD2_MARK,\t\tTSN0_RD3_MARK,\n};\nstatic const unsigned int tsn0_txcrefclk_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 20),\n};\nstatic const unsigned int tsn0_txcrefclk_mux[] = {\n\tTSN0_TXCREFCLK_MARK,\n};\nstatic const unsigned int tsn0_avtp_pps_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 8), RCAR_GP_PIN(4, 2),\n};\nstatic const unsigned int tsn0_avtp_pps_mux[] = {\n\tTSN0_AVTP_PPS0_MARK, TSN0_AVTP_PPS1_MARK,\n};\nstatic const unsigned int tsn0_avtp_capture_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 6),\n};\nstatic const unsigned int tsn0_avtp_capture_mux[] = {\n\tTSN0_AVTP_CAPTURE_MARK,\n};\nstatic const unsigned int tsn0_avtp_match_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 5),\n};\nstatic const unsigned int tsn0_avtp_match_mux[] = {\n\tTSN0_AVTP_MATCH_MARK,\n};\n\nstatic const struct sh_pfc_pin_group pinmux_groups[] = {\n\tSH_PFC_PIN_GROUP(audio_clkin),\n\tSH_PFC_PIN_GROUP(audio_clkout),\n\n\tSH_PFC_PIN_GROUP(avb0_link),\n\tSH_PFC_PIN_GROUP(avb0_magic),\n\tSH_PFC_PIN_GROUP(avb0_phy_int),\n\tSH_PFC_PIN_GROUP(avb0_mdio),\n\tSH_PFC_PIN_GROUP(avb0_rgmii),\n\tSH_PFC_PIN_GROUP(avb0_txcrefclk),\n\tSH_PFC_PIN_GROUP(avb0_avtp_pps),\n\tSH_PFC_PIN_GROUP(avb0_avtp_capture),\n\tSH_PFC_PIN_GROUP(avb0_avtp_match),\n\n\tSH_PFC_PIN_GROUP(avb1_link),\n\tSH_PFC_PIN_GROUP(avb1_magic),\n\tSH_PFC_PIN_GROUP(avb1_phy_int),\n\tSH_PFC_PIN_GROUP(avb1_mdio),\n\tSH_PFC_PIN_GROUP(avb1_rgmii),\n\tSH_PFC_PIN_GROUP(avb1_txcrefclk),\n\tSH_PFC_PIN_GROUP(avb1_avtp_pps),\n\tSH_PFC_PIN_GROUP(avb1_avtp_capture),\n\tSH_PFC_PIN_GROUP(avb1_avtp_match),\n\n\tSH_PFC_PIN_GROUP(avb2_link),\n\tSH_PFC_PIN_GROUP(avb2_magic),\n\tSH_PFC_PIN_GROUP(avb2_phy_int),\n\tSH_PFC_PIN_GROUP(avb2_mdio),\n\tSH_PFC_PIN_GROUP(avb2_rgmii),\n\tSH_PFC_PIN_GROUP(avb2_txcrefclk),\n\tSH_PFC_PIN_GROUP(avb2_avtp_pps),\n\tSH_PFC_PIN_GROUP(avb2_avtp_capture),\n\tSH_PFC_PIN_GROUP(avb2_avtp_match),\n\n\tSH_PFC_PIN_GROUP(canfd0_data),\n\tSH_PFC_PIN_GROUP(canfd1_data),\n\tSH_PFC_PIN_GROUP(canfd2_data),\n\tSH_PFC_PIN_GROUP(canfd3_data),\n\tSH_PFC_PIN_GROUP(canfd4_data),\n\tSH_PFC_PIN_GROUP(canfd5_data),\t\t \n\tSH_PFC_PIN_GROUP(canfd5_data_b),\t \n\tSH_PFC_PIN_GROUP(canfd6_data),\n\tSH_PFC_PIN_GROUP(canfd7_data),\n\tSH_PFC_PIN_GROUP(can_clk),\n\n\tSH_PFC_PIN_GROUP(hscif0_data),\n\tSH_PFC_PIN_GROUP(hscif0_clk),\n\tSH_PFC_PIN_GROUP(hscif0_ctrl),\n\tSH_PFC_PIN_GROUP(hscif1_data),\t\t \n\tSH_PFC_PIN_GROUP(hscif1_clk),\t\t \n\tSH_PFC_PIN_GROUP(hscif1_ctrl),\t\t \n\tSH_PFC_PIN_GROUP(hscif1_data_x),\t \n\tSH_PFC_PIN_GROUP(hscif1_clk_x),\t\t \n\tSH_PFC_PIN_GROUP(hscif1_ctrl_x),\t \n\tSH_PFC_PIN_GROUP(hscif2_data),\n\tSH_PFC_PIN_GROUP(hscif2_clk),\n\tSH_PFC_PIN_GROUP(hscif2_ctrl),\n\tSH_PFC_PIN_GROUP(hscif3_data),\t\t \n\tSH_PFC_PIN_GROUP(hscif3_clk),\t\t \n\tSH_PFC_PIN_GROUP(hscif3_ctrl),\t\t \n\tSH_PFC_PIN_GROUP(hscif3_data_a),\t \n\tSH_PFC_PIN_GROUP(hscif3_clk_a),\t\t \n\tSH_PFC_PIN_GROUP(hscif3_ctrl_a),\t \n\n\tSH_PFC_PIN_GROUP(i2c0),\n\tSH_PFC_PIN_GROUP(i2c1),\n\tSH_PFC_PIN_GROUP(i2c2),\n\tSH_PFC_PIN_GROUP(i2c3),\n\tSH_PFC_PIN_GROUP(i2c4),\n\tSH_PFC_PIN_GROUP(i2c5),\n\n\tBUS_DATA_PIN_GROUP(mmc_data, 1),\n\tBUS_DATA_PIN_GROUP(mmc_data, 4),\n\tBUS_DATA_PIN_GROUP(mmc_data, 8),\n\tSH_PFC_PIN_GROUP(mmc_ctrl),\n\tSH_PFC_PIN_GROUP(mmc_cd),\n\tSH_PFC_PIN_GROUP(mmc_wp),\n\tSH_PFC_PIN_GROUP(mmc_ds),\n\n\tSH_PFC_PIN_GROUP(msiof0_clk),\n\tSH_PFC_PIN_GROUP(msiof0_sync),\n\tSH_PFC_PIN_GROUP(msiof0_ss1),\n\tSH_PFC_PIN_GROUP(msiof0_ss2),\n\tSH_PFC_PIN_GROUP(msiof0_txd),\n\tSH_PFC_PIN_GROUP(msiof0_rxd),\n\n\tSH_PFC_PIN_GROUP(msiof1_clk),\n\tSH_PFC_PIN_GROUP(msiof1_sync),\n\tSH_PFC_PIN_GROUP(msiof1_ss1),\n\tSH_PFC_PIN_GROUP(msiof1_ss2),\n\tSH_PFC_PIN_GROUP(msiof1_txd),\n\tSH_PFC_PIN_GROUP(msiof1_rxd),\n\n\tSH_PFC_PIN_GROUP(msiof2_clk),\n\tSH_PFC_PIN_GROUP(msiof2_sync),\n\tSH_PFC_PIN_GROUP(msiof2_ss1),\n\tSH_PFC_PIN_GROUP(msiof2_ss2),\n\tSH_PFC_PIN_GROUP(msiof2_txd),\n\tSH_PFC_PIN_GROUP(msiof2_rxd),\n\n\tSH_PFC_PIN_GROUP(msiof3_clk),\n\tSH_PFC_PIN_GROUP(msiof3_sync),\n\tSH_PFC_PIN_GROUP(msiof3_ss1),\n\tSH_PFC_PIN_GROUP(msiof3_ss2),\n\tSH_PFC_PIN_GROUP(msiof3_txd),\n\tSH_PFC_PIN_GROUP(msiof3_rxd),\n\n\tSH_PFC_PIN_GROUP(msiof4_clk),\n\tSH_PFC_PIN_GROUP(msiof4_sync),\n\tSH_PFC_PIN_GROUP(msiof4_ss1),\n\tSH_PFC_PIN_GROUP(msiof4_ss2),\n\tSH_PFC_PIN_GROUP(msiof4_txd),\n\tSH_PFC_PIN_GROUP(msiof4_rxd),\n\n\tSH_PFC_PIN_GROUP(msiof5_clk),\n\tSH_PFC_PIN_GROUP(msiof5_sync),\n\tSH_PFC_PIN_GROUP(msiof5_ss1),\n\tSH_PFC_PIN_GROUP(msiof5_ss2),\n\tSH_PFC_PIN_GROUP(msiof5_txd),\n\tSH_PFC_PIN_GROUP(msiof5_rxd),\n\n\tSH_PFC_PIN_GROUP(pcie0_clkreq_n),\n\tSH_PFC_PIN_GROUP(pcie1_clkreq_n),\n\n\tSH_PFC_PIN_GROUP(pwm0_a),\t\t \n\tSH_PFC_PIN_GROUP(pwm1_a),\n\tSH_PFC_PIN_GROUP(pwm1_b),\n\tSH_PFC_PIN_GROUP(pwm2_b),\t\t \n\tSH_PFC_PIN_GROUP(pwm3_a),\n\tSH_PFC_PIN_GROUP(pwm3_b),\n\tSH_PFC_PIN_GROUP(pwm4),\n\tSH_PFC_PIN_GROUP(pwm5),\n\tSH_PFC_PIN_GROUP(pwm6),\n\tSH_PFC_PIN_GROUP(pwm7),\n\tSH_PFC_PIN_GROUP(pwm8_a),\t\t \n\tSH_PFC_PIN_GROUP(pwm9_a),\t\t \n\n\tSH_PFC_PIN_GROUP(qspi0_ctrl),\n\tBUS_DATA_PIN_GROUP(qspi0_data, 2),\n\tBUS_DATA_PIN_GROUP(qspi0_data, 4),\n\tSH_PFC_PIN_GROUP(qspi1_ctrl),\n\tBUS_DATA_PIN_GROUP(qspi1_data, 2),\n\tBUS_DATA_PIN_GROUP(qspi1_data, 4),\n\n\tSH_PFC_PIN_GROUP(scif0_data),\n\tSH_PFC_PIN_GROUP(scif0_clk),\n\tSH_PFC_PIN_GROUP(scif0_ctrl),\n\tSH_PFC_PIN_GROUP(scif1_data),\t\t \n\tSH_PFC_PIN_GROUP(scif1_clk),\t\t \n\tSH_PFC_PIN_GROUP(scif1_ctrl),\t\t \n\tSH_PFC_PIN_GROUP(scif1_data_x),\t\t \n\tSH_PFC_PIN_GROUP(scif1_clk_x),\t\t \n\tSH_PFC_PIN_GROUP(scif1_ctrl_x),\t\t \n\tSH_PFC_PIN_GROUP(scif3_data),\t\t \n\tSH_PFC_PIN_GROUP(scif3_clk),\t\t \n\tSH_PFC_PIN_GROUP(scif3_ctrl),\t\t \n\tSH_PFC_PIN_GROUP(scif3_data_a),\t\t \n\tSH_PFC_PIN_GROUP(scif3_clk_a),\t\t \n\tSH_PFC_PIN_GROUP(scif3_ctrl_a),\t\t \n\tSH_PFC_PIN_GROUP(scif4_data),\n\tSH_PFC_PIN_GROUP(scif4_clk),\n\tSH_PFC_PIN_GROUP(scif4_ctrl),\n\tSH_PFC_PIN_GROUP(scif_clk),\n\n\tSH_PFC_PIN_GROUP(ssi_data),\n\tSH_PFC_PIN_GROUP(ssi_ctrl),\n\n\tSH_PFC_PIN_GROUP(tpu_to0),\t\t \n\tSH_PFC_PIN_GROUP(tpu_to0_a),\t\t \n\tSH_PFC_PIN_GROUP(tpu_to1),\t\t \n\tSH_PFC_PIN_GROUP(tpu_to1_a),\t\t \n\tSH_PFC_PIN_GROUP(tpu_to2),\t\t \n\tSH_PFC_PIN_GROUP(tpu_to2_a),\t\t \n\tSH_PFC_PIN_GROUP(tpu_to3),\t\t \n\tSH_PFC_PIN_GROUP(tpu_to3_a),\t\t \n\n\tSH_PFC_PIN_GROUP(tsn0_link),\n\tSH_PFC_PIN_GROUP(tsn0_phy_int),\n\tSH_PFC_PIN_GROUP(tsn0_mdio),\n\tSH_PFC_PIN_GROUP(tsn0_rgmii),\n\tSH_PFC_PIN_GROUP(tsn0_txcrefclk),\n\tSH_PFC_PIN_GROUP(tsn0_avtp_pps),\n\tSH_PFC_PIN_GROUP(tsn0_avtp_capture),\n\tSH_PFC_PIN_GROUP(tsn0_avtp_match),\n};\n\nstatic const char * const audio_clk_groups[] = {\n\t\"audio_clkin\",\n\t\"audio_clkout\",\n};\n\nstatic const char * const avb0_groups[] = {\n\t\"avb0_link\",\n\t\"avb0_magic\",\n\t\"avb0_phy_int\",\n\t\"avb0_mdio\",\n\t\"avb0_rgmii\",\n\t\"avb0_txcrefclk\",\n\t\"avb0_avtp_pps\",\n\t\"avb0_avtp_capture\",\n\t\"avb0_avtp_match\",\n};\n\nstatic const char * const avb1_groups[] = {\n\t\"avb1_link\",\n\t\"avb1_magic\",\n\t\"avb1_phy_int\",\n\t\"avb1_mdio\",\n\t\"avb1_rgmii\",\n\t\"avb1_txcrefclk\",\n\t\"avb1_avtp_pps\",\n\t\"avb1_avtp_capture\",\n\t\"avb1_avtp_match\",\n};\n\nstatic const char * const avb2_groups[] = {\n\t\"avb2_link\",\n\t\"avb2_magic\",\n\t\"avb2_phy_int\",\n\t\"avb2_mdio\",\n\t\"avb2_rgmii\",\n\t\"avb2_txcrefclk\",\n\t\"avb2_avtp_pps\",\n\t\"avb2_avtp_capture\",\n\t\"avb2_avtp_match\",\n};\n\nstatic const char * const canfd0_groups[] = {\n\t\"canfd0_data\",\n};\n\nstatic const char * const canfd1_groups[] = {\n\t\"canfd1_data\",\n};\n\nstatic const char * const canfd2_groups[] = {\n\t\"canfd2_data\",\n};\n\nstatic const char * const canfd3_groups[] = {\n\t\"canfd3_data\",\n};\n\nstatic const char * const canfd4_groups[] = {\n\t\"canfd4_data\",\n};\n\nstatic const char * const canfd5_groups[] = {\n\t \n\t\"canfd5_data\",\n\t\"canfd5_data_b\",\n};\n\nstatic const char * const canfd6_groups[] = {\n\t\"canfd6_data\",\n};\n\nstatic const char * const canfd7_groups[] = {\n\t\"canfd7_data\",\n};\n\nstatic const char * const can_clk_groups[] = {\n\t\"can_clk\",\n};\n\nstatic const char * const hscif0_groups[] = {\n\t\"hscif0_data\",\n\t\"hscif0_clk\",\n\t\"hscif0_ctrl\",\n};\n\nstatic const char * const hscif1_groups[] = {\n\t \n\t\"hscif1_data\",\n\t\"hscif1_clk\",\n\t\"hscif1_ctrl\",\n\t\"hscif1_data_x\",\n\t\"hscif1_clk_x\",\n\t\"hscif1_ctrl_x\",\n};\n\nstatic const char * const hscif2_groups[] = {\n\t\"hscif2_data\",\n\t\"hscif2_clk\",\n\t\"hscif2_ctrl\",\n};\n\nstatic const char * const hscif3_groups[] = {\n\t \n\t\"hscif3_data\",\n\t\"hscif3_clk\",\n\t\"hscif3_ctrl\",\n\t\"hscif3_data_a\",\n\t\"hscif3_clk_a\",\n\t\"hscif3_ctrl_a\",\n};\n\nstatic const char * const i2c0_groups[] = {\n\t\"i2c0\",\n};\n\nstatic const char * const i2c1_groups[] = {\n\t\"i2c1\",\n};\n\nstatic const char * const i2c2_groups[] = {\n\t\"i2c2\",\n};\n\nstatic const char * const i2c3_groups[] = {\n\t\"i2c3\",\n};\n\nstatic const char * const i2c4_groups[] = {\n\t\"i2c4\",\n};\n\nstatic const char * const i2c5_groups[] = {\n\t\"i2c5\",\n};\n\nstatic const char * const mmc_groups[] = {\n\t\"mmc_data1\",\n\t\"mmc_data4\",\n\t\"mmc_data8\",\n\t\"mmc_ctrl\",\n\t\"mmc_cd\",\n\t\"mmc_wp\",\n\t\"mmc_ds\",\n};\n\nstatic const char * const msiof0_groups[] = {\n\t\"msiof0_clk\",\n\t\"msiof0_sync\",\n\t\"msiof0_ss1\",\n\t\"msiof0_ss2\",\n\t\"msiof0_txd\",\n\t\"msiof0_rxd\",\n};\n\nstatic const char * const msiof1_groups[] = {\n\t\"msiof1_clk\",\n\t\"msiof1_sync\",\n\t\"msiof1_ss1\",\n\t\"msiof1_ss2\",\n\t\"msiof1_txd\",\n\t\"msiof1_rxd\",\n};\n\nstatic const char * const msiof2_groups[] = {\n\t\"msiof2_clk\",\n\t\"msiof2_sync\",\n\t\"msiof2_ss1\",\n\t\"msiof2_ss2\",\n\t\"msiof2_txd\",\n\t\"msiof2_rxd\",\n};\n\nstatic const char * const msiof3_groups[] = {\n\t\"msiof3_clk\",\n\t\"msiof3_sync\",\n\t\"msiof3_ss1\",\n\t\"msiof3_ss2\",\n\t\"msiof3_txd\",\n\t\"msiof3_rxd\",\n};\n\nstatic const char * const msiof4_groups[] = {\n\t\"msiof4_clk\",\n\t\"msiof4_sync\",\n\t\"msiof4_ss1\",\n\t\"msiof4_ss2\",\n\t\"msiof4_txd\",\n\t\"msiof4_rxd\",\n};\n\nstatic const char * const msiof5_groups[] = {\n\t\"msiof5_clk\",\n\t\"msiof5_sync\",\n\t\"msiof5_ss1\",\n\t\"msiof5_ss2\",\n\t\"msiof5_txd\",\n\t\"msiof5_rxd\",\n};\n\nstatic const char * const pcie_groups[] = {\n\t\"pcie0_clkreq_n\",\n\t\"pcie1_clkreq_n\",\n};\n\nstatic const char * const pwm0_groups[] = {\n\t \n\t\"pwm0_a\",\n};\n\nstatic const char * const pwm1_groups[] = {\n\t\"pwm1_a\",\n\t\"pwm1_b\",\n};\n\nstatic const char * const pwm2_groups[] = {\n\t \n\t\"pwm2_b\",\n};\n\nstatic const char * const pwm3_groups[] = {\n\t\"pwm3_a\",\n\t\"pwm3_b\",\n};\n\nstatic const char * const pwm4_groups[] = {\n\t\"pwm4\",\n};\n\nstatic const char * const pwm5_groups[] = {\n\t\"pwm5\",\n};\n\nstatic const char * const pwm6_groups[] = {\n\t\"pwm6\",\n};\n\nstatic const char * const pwm7_groups[] = {\n\t\"pwm7\",\n};\n\nstatic const char * const pwm8_groups[] = {\n\t \n\t\"pwm8_a\",\n};\n\nstatic const char * const pwm9_groups[] = {\n\t \n\t\"pwm9_a\",\n};\n\nstatic const char * const qspi0_groups[] = {\n\t\"qspi0_ctrl\",\n\t\"qspi0_data2\",\n\t\"qspi0_data4\",\n};\n\nstatic const char * const qspi1_groups[] = {\n\t\"qspi1_ctrl\",\n\t\"qspi1_data2\",\n\t\"qspi1_data4\",\n};\n\nstatic const char * const scif0_groups[] = {\n\t\"scif0_data\",\n\t\"scif0_clk\",\n\t\"scif0_ctrl\",\n};\n\nstatic const char * const scif1_groups[] = {\n\t \n\t\"scif1_data\",\n\t\"scif1_clk\",\n\t\"scif1_ctrl\",\n\t\"scif1_data_x\",\n\t\"scif1_clk_x\",\n\t\"scif1_ctrl_x\",\n};\n\nstatic const char * const scif3_groups[] = {\n\t \n\t\"scif3_data\",\n\t\"scif3_clk\",\n\t\"scif3_ctrl\",\n\t\"scif3_data_a\",\n\t\"scif3_clk_a\",\n\t\"scif3_ctrl_a\",\n};\n\nstatic const char * const scif4_groups[] = {\n\t\"scif4_data\",\n\t\"scif4_clk\",\n\t\"scif4_ctrl\",\n};\n\nstatic const char * const scif_clk_groups[] = {\n\t\"scif_clk\",\n};\n\nstatic const char * const ssi_groups[] = {\n\t\"ssi_data\",\n\t\"ssi_ctrl\",\n};\n\nstatic const char * const tpu_groups[] = {\n\t \n\t\"tpu_to0\",\n\t\"tpu_to0_a\",\n\t\"tpu_to1\",\n\t\"tpu_to1_a\",\n\t\"tpu_to2\",\n\t\"tpu_to2_a\",\n\t\"tpu_to3\",\n\t\"tpu_to3_a\",\n};\n\nstatic const char * const tsn0_groups[] = {\n\t\"tsn0_link\",\n\t\"tsn0_phy_int\",\n\t\"tsn0_mdio\",\n\t\"tsn0_rgmii\",\n\t\"tsn0_txcrefclk\",\n\t\"tsn0_avtp_pps\",\n\t\"tsn0_avtp_capture\",\n\t\"tsn0_avtp_match\",\n};\n\nstatic const struct sh_pfc_function pinmux_functions[] = {\n\tSH_PFC_FUNCTION(audio_clk),\n\n\tSH_PFC_FUNCTION(avb0),\n\tSH_PFC_FUNCTION(avb1),\n\tSH_PFC_FUNCTION(avb2),\n\n\tSH_PFC_FUNCTION(canfd0),\n\tSH_PFC_FUNCTION(canfd1),\n\tSH_PFC_FUNCTION(canfd2),\n\tSH_PFC_FUNCTION(canfd3),\n\tSH_PFC_FUNCTION(canfd4),\n\tSH_PFC_FUNCTION(canfd5),\n\tSH_PFC_FUNCTION(canfd6),\n\tSH_PFC_FUNCTION(canfd7),\n\tSH_PFC_FUNCTION(can_clk),\n\n\tSH_PFC_FUNCTION(hscif0),\n\tSH_PFC_FUNCTION(hscif1),\n\tSH_PFC_FUNCTION(hscif2),\n\tSH_PFC_FUNCTION(hscif3),\n\n\tSH_PFC_FUNCTION(i2c0),\n\tSH_PFC_FUNCTION(i2c1),\n\tSH_PFC_FUNCTION(i2c2),\n\tSH_PFC_FUNCTION(i2c3),\n\tSH_PFC_FUNCTION(i2c4),\n\tSH_PFC_FUNCTION(i2c5),\n\n\tSH_PFC_FUNCTION(mmc),\n\n\tSH_PFC_FUNCTION(msiof0),\n\tSH_PFC_FUNCTION(msiof1),\n\tSH_PFC_FUNCTION(msiof2),\n\tSH_PFC_FUNCTION(msiof3),\n\tSH_PFC_FUNCTION(msiof4),\n\tSH_PFC_FUNCTION(msiof5),\n\n\tSH_PFC_FUNCTION(pcie),\n\n\tSH_PFC_FUNCTION(pwm0),\n\tSH_PFC_FUNCTION(pwm1),\n\tSH_PFC_FUNCTION(pwm2),\n\tSH_PFC_FUNCTION(pwm3),\n\tSH_PFC_FUNCTION(pwm4),\n\tSH_PFC_FUNCTION(pwm5),\n\tSH_PFC_FUNCTION(pwm6),\n\tSH_PFC_FUNCTION(pwm7),\n\tSH_PFC_FUNCTION(pwm8),\n\tSH_PFC_FUNCTION(pwm9),\n\n\tSH_PFC_FUNCTION(qspi0),\n\tSH_PFC_FUNCTION(qspi1),\n\n\tSH_PFC_FUNCTION(scif0),\n\tSH_PFC_FUNCTION(scif1),\n\tSH_PFC_FUNCTION(scif3),\n\tSH_PFC_FUNCTION(scif4),\n\tSH_PFC_FUNCTION(scif_clk),\n\n\tSH_PFC_FUNCTION(ssi),\n\n\tSH_PFC_FUNCTION(tpu),\n\n\tSH_PFC_FUNCTION(tsn0),\n};\n\nstatic const struct pinmux_cfg_reg pinmux_config_regs[] = {\n#define F_(x, y)\tFN_##y\n#define FM(x)\t\tFN_##x\n\t{ PINMUX_CFG_REG_VAR(\"GPSR0\", 0xE6050040, 32,\n\t\t\t     GROUP(-13, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_0_18_FN,\tGPSR0_18,\n\t\tGP_0_17_FN,\tGPSR0_17,\n\t\tGP_0_16_FN,\tGPSR0_16,\n\t\tGP_0_15_FN,\tGPSR0_15,\n\t\tGP_0_14_FN,\tGPSR0_14,\n\t\tGP_0_13_FN,\tGPSR0_13,\n\t\tGP_0_12_FN,\tGPSR0_12,\n\t\tGP_0_11_FN,\tGPSR0_11,\n\t\tGP_0_10_FN,\tGPSR0_10,\n\t\tGP_0_9_FN,\tGPSR0_9,\n\t\tGP_0_8_FN,\tGPSR0_8,\n\t\tGP_0_7_FN,\tGPSR0_7,\n\t\tGP_0_6_FN,\tGPSR0_6,\n\t\tGP_0_5_FN,\tGPSR0_5,\n\t\tGP_0_4_FN,\tGPSR0_4,\n\t\tGP_0_3_FN,\tGPSR0_3,\n\t\tGP_0_2_FN,\tGPSR0_2,\n\t\tGP_0_1_FN,\tGPSR0_1,\n\t\tGP_0_0_FN,\tGPSR0_0, ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR1\", 0xE6050840, 32, 1, GROUP(\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\tGP_1_28_FN,\tGPSR1_28,\n\t\tGP_1_27_FN,\tGPSR1_27,\n\t\tGP_1_26_FN,\tGPSR1_26,\n\t\tGP_1_25_FN,\tGPSR1_25,\n\t\tGP_1_24_FN,\tGPSR1_24,\n\t\tGP_1_23_FN,\tGPSR1_23,\n\t\tGP_1_22_FN,\tGPSR1_22,\n\t\tGP_1_21_FN,\tGPSR1_21,\n\t\tGP_1_20_FN,\tGPSR1_20,\n\t\tGP_1_19_FN,\tGPSR1_19,\n\t\tGP_1_18_FN,\tGPSR1_18,\n\t\tGP_1_17_FN,\tGPSR1_17,\n\t\tGP_1_16_FN,\tGPSR1_16,\n\t\tGP_1_15_FN,\tGPSR1_15,\n\t\tGP_1_14_FN,\tGPSR1_14,\n\t\tGP_1_13_FN,\tGPSR1_13,\n\t\tGP_1_12_FN,\tGPSR1_12,\n\t\tGP_1_11_FN,\tGPSR1_11,\n\t\tGP_1_10_FN,\tGPSR1_10,\n\t\tGP_1_9_FN,\tGPSR1_9,\n\t\tGP_1_8_FN,\tGPSR1_8,\n\t\tGP_1_7_FN,\tGPSR1_7,\n\t\tGP_1_6_FN,\tGPSR1_6,\n\t\tGP_1_5_FN,\tGPSR1_5,\n\t\tGP_1_4_FN,\tGPSR1_4,\n\t\tGP_1_3_FN,\tGPSR1_3,\n\t\tGP_1_2_FN,\tGPSR1_2,\n\t\tGP_1_1_FN,\tGPSR1_1,\n\t\tGP_1_0_FN,\tGPSR1_0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR2\", 0xE6058040, 32,\n\t\t\t     GROUP(-12, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_2_19_FN,\tGPSR2_19,\n\t\tGP_2_18_FN,\tGPSR2_18,\n\t\tGP_2_17_FN,\tGPSR2_17,\n\t\tGP_2_16_FN,\tGPSR2_16,\n\t\tGP_2_15_FN,\tGPSR2_15,\n\t\tGP_2_14_FN,\tGPSR2_14,\n\t\tGP_2_13_FN,\tGPSR2_13,\n\t\tGP_2_12_FN,\tGPSR2_12,\n\t\tGP_2_11_FN,\tGPSR2_11,\n\t\tGP_2_10_FN,\tGPSR2_10,\n\t\tGP_2_9_FN,\tGPSR2_9,\n\t\tGP_2_8_FN,\tGPSR2_8,\n\t\tGP_2_7_FN,\tGPSR2_7,\n\t\tGP_2_6_FN,\tGPSR2_6,\n\t\tGP_2_5_FN,\tGPSR2_5,\n\t\tGP_2_4_FN,\tGPSR2_4,\n\t\tGP_2_3_FN,\tGPSR2_3,\n\t\tGP_2_2_FN,\tGPSR2_2,\n\t\tGP_2_1_FN,\tGPSR2_1,\n\t\tGP_2_0_FN,\tGPSR2_0, ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR3\", 0xE6058840, 32, 1, GROUP(\n\t\t0, 0,\n\t\t0, 0,\n\t\tGP_3_29_FN,\tGPSR3_29,\n\t\tGP_3_28_FN,\tGPSR3_28,\n\t\tGP_3_27_FN,\tGPSR3_27,\n\t\tGP_3_26_FN,\tGPSR3_26,\n\t\tGP_3_25_FN,\tGPSR3_25,\n\t\tGP_3_24_FN,\tGPSR3_24,\n\t\tGP_3_23_FN,\tGPSR3_23,\n\t\tGP_3_22_FN,\tGPSR3_22,\n\t\tGP_3_21_FN,\tGPSR3_21,\n\t\tGP_3_20_FN,\tGPSR3_20,\n\t\tGP_3_19_FN,\tGPSR3_19,\n\t\tGP_3_18_FN,\tGPSR3_18,\n\t\tGP_3_17_FN,\tGPSR3_17,\n\t\tGP_3_16_FN,\tGPSR3_16,\n\t\tGP_3_15_FN,\tGPSR3_15,\n\t\tGP_3_14_FN,\tGPSR3_14,\n\t\tGP_3_13_FN,\tGPSR3_13,\n\t\tGP_3_12_FN,\tGPSR3_12,\n\t\tGP_3_11_FN,\tGPSR3_11,\n\t\tGP_3_10_FN,\tGPSR3_10,\n\t\tGP_3_9_FN,\tGPSR3_9,\n\t\tGP_3_8_FN,\tGPSR3_8,\n\t\tGP_3_7_FN,\tGPSR3_7,\n\t\tGP_3_6_FN,\tGPSR3_6,\n\t\tGP_3_5_FN,\tGPSR3_5,\n\t\tGP_3_4_FN,\tGPSR3_4,\n\t\tGP_3_3_FN,\tGPSR3_3,\n\t\tGP_3_2_FN,\tGPSR3_2,\n\t\tGP_3_1_FN,\tGPSR3_1,\n\t\tGP_3_0_FN,\tGPSR3_0, ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR4\", 0xE6060040, 32, 1, GROUP(\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\tGP_4_24_FN,\tGPSR4_24,\n\t\tGP_4_23_FN,\tGPSR4_23,\n\t\tGP_4_22_FN,\tGPSR4_22,\n\t\tGP_4_21_FN,\tGPSR4_21,\n\t\tGP_4_20_FN,\tGPSR4_20,\n\t\tGP_4_19_FN,\tGPSR4_19,\n\t\tGP_4_18_FN,\tGPSR4_18,\n\t\tGP_4_17_FN,\tGPSR4_17,\n\t\tGP_4_16_FN,\tGPSR4_16,\n\t\tGP_4_15_FN,\tGPSR4_15,\n\t\tGP_4_14_FN,\tGPSR4_14,\n\t\tGP_4_13_FN,\tGPSR4_13,\n\t\tGP_4_12_FN,\tGPSR4_12,\n\t\tGP_4_11_FN,\tGPSR4_11,\n\t\tGP_4_10_FN,\tGPSR4_10,\n\t\tGP_4_9_FN,\tGPSR4_9,\n\t\tGP_4_8_FN,\tGPSR4_8,\n\t\tGP_4_7_FN,\tGPSR4_7,\n\t\tGP_4_6_FN,\tGPSR4_6,\n\t\tGP_4_5_FN,\tGPSR4_5,\n\t\tGP_4_4_FN,\tGPSR4_4,\n\t\tGP_4_3_FN,\tGPSR4_3,\n\t\tGP_4_2_FN,\tGPSR4_2,\n\t\tGP_4_1_FN,\tGPSR4_1,\n\t\tGP_4_0_FN,\tGPSR4_0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR5\", 0xE6060840, 32,\n\t\t\t     GROUP(-11, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_5_20_FN,\tGPSR5_20,\n\t\tGP_5_19_FN,\tGPSR5_19,\n\t\tGP_5_18_FN,\tGPSR5_18,\n\t\tGP_5_17_FN,\tGPSR5_17,\n\t\tGP_5_16_FN,\tGPSR5_16,\n\t\tGP_5_15_FN,\tGPSR5_15,\n\t\tGP_5_14_FN,\tGPSR5_14,\n\t\tGP_5_13_FN,\tGPSR5_13,\n\t\tGP_5_12_FN,\tGPSR5_12,\n\t\tGP_5_11_FN,\tGPSR5_11,\n\t\tGP_5_10_FN,\tGPSR5_10,\n\t\tGP_5_9_FN,\tGPSR5_9,\n\t\tGP_5_8_FN,\tGPSR5_8,\n\t\tGP_5_7_FN,\tGPSR5_7,\n\t\tGP_5_6_FN,\tGPSR5_6,\n\t\tGP_5_5_FN,\tGPSR5_5,\n\t\tGP_5_4_FN,\tGPSR5_4,\n\t\tGP_5_3_FN,\tGPSR5_3,\n\t\tGP_5_2_FN,\tGPSR5_2,\n\t\tGP_5_1_FN,\tGPSR5_1,\n\t\tGP_5_0_FN,\tGPSR5_0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR6\", 0xE6061040, 32,\n\t\t\t     GROUP(-11, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_6_20_FN,\tGPSR6_20,\n\t\tGP_6_19_FN,\tGPSR6_19,\n\t\tGP_6_18_FN,\tGPSR6_18,\n\t\tGP_6_17_FN,\tGPSR6_17,\n\t\tGP_6_16_FN,\tGPSR6_16,\n\t\tGP_6_15_FN,\tGPSR6_15,\n\t\tGP_6_14_FN,\tGPSR6_14,\n\t\tGP_6_13_FN,\tGPSR6_13,\n\t\tGP_6_12_FN,\tGPSR6_12,\n\t\tGP_6_11_FN,\tGPSR6_11,\n\t\tGP_6_10_FN,\tGPSR6_10,\n\t\tGP_6_9_FN,\tGPSR6_9,\n\t\tGP_6_8_FN,\tGPSR6_8,\n\t\tGP_6_7_FN,\tGPSR6_7,\n\t\tGP_6_6_FN,\tGPSR6_6,\n\t\tGP_6_5_FN,\tGPSR6_5,\n\t\tGP_6_4_FN,\tGPSR6_4,\n\t\tGP_6_3_FN,\tGPSR6_3,\n\t\tGP_6_2_FN,\tGPSR6_2,\n\t\tGP_6_1_FN,\tGPSR6_1,\n\t\tGP_6_0_FN,\tGPSR6_0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR7\", 0xE6061840, 32,\n\t\t\t     GROUP(-11, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_7_20_FN,\tGPSR7_20,\n\t\tGP_7_19_FN,\tGPSR7_19,\n\t\tGP_7_18_FN,\tGPSR7_18,\n\t\tGP_7_17_FN,\tGPSR7_17,\n\t\tGP_7_16_FN,\tGPSR7_16,\n\t\tGP_7_15_FN,\tGPSR7_15,\n\t\tGP_7_14_FN,\tGPSR7_14,\n\t\tGP_7_13_FN,\tGPSR7_13,\n\t\tGP_7_12_FN,\tGPSR7_12,\n\t\tGP_7_11_FN,\tGPSR7_11,\n\t\tGP_7_10_FN,\tGPSR7_10,\n\t\tGP_7_9_FN,\tGPSR7_9,\n\t\tGP_7_8_FN,\tGPSR7_8,\n\t\tGP_7_7_FN,\tGPSR7_7,\n\t\tGP_7_6_FN,\tGPSR7_6,\n\t\tGP_7_5_FN,\tGPSR7_5,\n\t\tGP_7_4_FN,\tGPSR7_4,\n\t\tGP_7_3_FN,\tGPSR7_3,\n\t\tGP_7_2_FN,\tGPSR7_2,\n\t\tGP_7_1_FN,\tGPSR7_1,\n\t\tGP_7_0_FN,\tGPSR7_0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR8\", 0xE6068040, 32,\n\t\t\t     GROUP(-18, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_8_13_FN,\tGPSR8_13,\n\t\tGP_8_12_FN,\tGPSR8_12,\n\t\tGP_8_11_FN,\tGPSR8_11,\n\t\tGP_8_10_FN,\tGPSR8_10,\n\t\tGP_8_9_FN,\tGPSR8_9,\n\t\tGP_8_8_FN,\tGPSR8_8,\n\t\tGP_8_7_FN,\tGPSR8_7,\n\t\tGP_8_6_FN,\tGPSR8_6,\n\t\tGP_8_5_FN,\tGPSR8_5,\n\t\tGP_8_4_FN,\tGPSR8_4,\n\t\tGP_8_3_FN,\tGPSR8_3,\n\t\tGP_8_2_FN,\tGPSR8_2,\n\t\tGP_8_1_FN,\tGPSR8_1,\n\t\tGP_8_0_FN,\tGPSR8_0, ))\n\t},\n#undef F_\n#undef FM\n\n#define F_(x, y)\tx,\n#define FM(x)\t\tFN_##x,\n\t{ PINMUX_CFG_REG(\"IP0SR0\", 0xE6050060, 32, 4, GROUP(\n\t\tIP0SR0_31_28\n\t\tIP0SR0_27_24\n\t\tIP0SR0_23_20\n\t\tIP0SR0_19_16\n\t\tIP0SR0_15_12\n\t\tIP0SR0_11_8\n\t\tIP0SR0_7_4\n\t\tIP0SR0_3_0))\n\t},\n\t{ PINMUX_CFG_REG(\"IP1SR0\", 0xE6050064, 32, 4, GROUP(\n\t\tIP1SR0_31_28\n\t\tIP1SR0_27_24\n\t\tIP1SR0_23_20\n\t\tIP1SR0_19_16\n\t\tIP1SR0_15_12\n\t\tIP1SR0_11_8\n\t\tIP1SR0_7_4\n\t\tIP1SR0_3_0))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IP2SR0\", 0xE6050068, 32,\n\t\t\t     GROUP(-20, 4, 4, 4),\n\t\t\t     GROUP(\n\t\t \n\t\tIP2SR0_11_8\n\t\tIP2SR0_7_4\n\t\tIP2SR0_3_0))\n\t},\n\t{ PINMUX_CFG_REG(\"IP0SR1\", 0xE6050860, 32, 4, GROUP(\n\t\tIP0SR1_31_28\n\t\tIP0SR1_27_24\n\t\tIP0SR1_23_20\n\t\tIP0SR1_19_16\n\t\tIP0SR1_15_12\n\t\tIP0SR1_11_8\n\t\tIP0SR1_7_4\n\t\tIP0SR1_3_0))\n\t},\n\t{ PINMUX_CFG_REG(\"IP1SR1\", 0xE6050864, 32, 4, GROUP(\n\t\tIP1SR1_31_28\n\t\tIP1SR1_27_24\n\t\tIP1SR1_23_20\n\t\tIP1SR1_19_16\n\t\tIP1SR1_15_12\n\t\tIP1SR1_11_8\n\t\tIP1SR1_7_4\n\t\tIP1SR1_3_0))\n\t},\n\t{ PINMUX_CFG_REG(\"IP2SR1\", 0xE6050868, 32, 4, GROUP(\n\t\tIP2SR1_31_28\n\t\tIP2SR1_27_24\n\t\tIP2SR1_23_20\n\t\tIP2SR1_19_16\n\t\tIP2SR1_15_12\n\t\tIP2SR1_11_8\n\t\tIP2SR1_7_4\n\t\tIP2SR1_3_0))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IP3SR1\", 0xE605086C, 32,\n\t\t\t     GROUP(-12, 4, 4, 4, 4, 4),\n\t\t\t     GROUP(\n\t\t \n\t\tIP3SR1_19_16\n\t\tIP3SR1_15_12\n\t\tIP3SR1_11_8\n\t\tIP3SR1_7_4\n\t\tIP3SR1_3_0))\n\t},\n\t{ PINMUX_CFG_REG(\"IP0SR2\", 0xE6058060, 32, 4, GROUP(\n\t\tIP0SR2_31_28\n\t\tIP0SR2_27_24\n\t\tIP0SR2_23_20\n\t\tIP0SR2_19_16\n\t\tIP0SR2_15_12\n\t\tIP0SR2_11_8\n\t\tIP0SR2_7_4\n\t\tIP0SR2_3_0))\n\t},\n\t{ PINMUX_CFG_REG(\"IP1SR2\", 0xE6058064, 32, 4, GROUP(\n\t\tIP1SR2_31_28\n\t\tIP1SR2_27_24\n\t\tIP1SR2_23_20\n\t\tIP1SR2_19_16\n\t\tIP1SR2_15_12\n\t\tIP1SR2_11_8\n\t\tIP1SR2_7_4\n\t\tIP1SR2_3_0))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IP2SR2\", 0xE6058068, 32,\n\t\t\t     GROUP(-16, 4, 4, 4, 4),\n\t\t\t     GROUP(\n\t\t \n\t\tIP2SR2_15_12\n\t\tIP2SR2_11_8\n\t\tIP2SR2_7_4\n\t\tIP2SR2_3_0))\n\t},\n\t{ PINMUX_CFG_REG(\"IP0SR3\", 0xE6058860, 32, 4, GROUP(\n\t\tIP0SR3_31_28\n\t\tIP0SR3_27_24\n\t\tIP0SR3_23_20\n\t\tIP0SR3_19_16\n\t\tIP0SR3_15_12\n\t\tIP0SR3_11_8\n\t\tIP0SR3_7_4\n\t\tIP0SR3_3_0))\n\t},\n\t{ PINMUX_CFG_REG(\"IP1SR3\", 0xE6058864, 32, 4, GROUP(\n\t\tIP1SR3_31_28\n\t\tIP1SR3_27_24\n\t\tIP1SR3_23_20\n\t\tIP1SR3_19_16\n\t\tIP1SR3_15_12\n\t\tIP1SR3_11_8\n\t\tIP1SR3_7_4\n\t\tIP1SR3_3_0))\n\t},\n\t{ PINMUX_CFG_REG(\"IP2SR3\", 0xE6058868, 32, 4, GROUP(\n\t\tIP2SR3_31_28\n\t\tIP2SR3_27_24\n\t\tIP2SR3_23_20\n\t\tIP2SR3_19_16\n\t\tIP2SR3_15_12\n\t\tIP2SR3_11_8\n\t\tIP2SR3_7_4\n\t\tIP2SR3_3_0))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IP3SR3\", 0xE605886C, 32,\n\t\t\t     GROUP(-8, 4, 4, 4, 4, 4, 4),\n\t\t\t     GROUP(\n\t\t \n\t\tIP3SR3_23_20\n\t\tIP3SR3_19_16\n\t\tIP3SR3_15_12\n\t\tIP3SR3_11_8\n\t\tIP3SR3_7_4\n\t\tIP3SR3_3_0))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IP0SR4\", 0xE6060060, 32,\n\t\t\t     GROUP(4, 4, 4, 4, 4, 4, 4, 4),\n\t\t\t     GROUP(\n\t\tIP0SR4_31_28\n\t\tIP0SR4_27_24\n\t\tIP0SR4_23_20\n\t\tIP0SR4_19_16\n\t\tIP0SR4_15_12\n\t\tIP0SR4_11_8\n\t\tIP0SR4_7_4\n\t\tIP0SR4_3_0))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IP1SR4\", 0xE6060064, 32,\n\t\t\t     GROUP(4, 4, 4, 4, 4, 4, 4, 4),\n\t\t\t     GROUP(\n\t\tIP1SR4_31_28\n\t\tIP1SR4_27_24\n\t\tIP1SR4_23_20\n\t\tIP1SR4_19_16\n\t\tIP1SR4_15_12\n\t\tIP1SR4_11_8\n\t\tIP1SR4_7_4\n\t\tIP1SR4_3_0))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IP2SR4\", 0xE6060068, 32,\n\t\t\t     GROUP(4, 4, 4, 4, 4, 4, 4, 4),\n\t\t\t     GROUP(\n\t\tIP2SR4_31_28\n\t\tIP2SR4_27_24\n\t\tIP2SR4_23_20\n\t\tIP2SR4_19_16\n\t\tIP2SR4_15_12\n\t\tIP2SR4_11_8\n\t\tIP2SR4_7_4\n\t\tIP2SR4_3_0))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IP3SR4\", 0xE606006C, 32,\n\t\t\t     GROUP(-28, 4),\n\t\t\t     GROUP(\n\t\t \n\t\tIP3SR4_3_0))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IP0SR5\", 0xE6060860, 32,\n\t\t\t     GROUP(4, 4, 4, 4, 4, 4, 4, 4),\n\t\t\t     GROUP(\n\t\tIP0SR5_31_28\n\t\tIP0SR5_27_24\n\t\tIP0SR5_23_20\n\t\tIP0SR5_19_16\n\t\tIP0SR5_15_12\n\t\tIP0SR5_11_8\n\t\tIP0SR5_7_4\n\t\tIP0SR5_3_0))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IP1SR5\", 0xE6060864, 32,\n\t\t\t     GROUP(4, 4, 4, 4, 4, 4, 4, 4),\n\t\t\t     GROUP(\n\t\tIP1SR5_31_28\n\t\tIP1SR5_27_24\n\t\tIP1SR5_23_20\n\t\tIP1SR5_19_16\n\t\tIP1SR5_15_12\n\t\tIP1SR5_11_8\n\t\tIP1SR5_7_4\n\t\tIP1SR5_3_0))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IP2SR5\", 0xE6060868, 32,\n\t\t\t     GROUP(-12, 4, 4, 4, 4, 4),\n\t\t\t     GROUP(\n\t\t \n\t\tIP2SR5_19_16\n\t\tIP2SR5_15_12\n\t\tIP2SR5_11_8\n\t\tIP2SR5_7_4\n\t\tIP2SR5_3_0))\n\t},\n\t{ PINMUX_CFG_REG(\"IP0SR6\", 0xE6061060, 32, 4, GROUP(\n\t\tIP0SR6_31_28\n\t\tIP0SR6_27_24\n\t\tIP0SR6_23_20\n\t\tIP0SR6_19_16\n\t\tIP0SR6_15_12\n\t\tIP0SR6_11_8\n\t\tIP0SR6_7_4\n\t\tIP0SR6_3_0))\n\t},\n\t{ PINMUX_CFG_REG(\"IP1SR6\", 0xE6061064, 32, 4, GROUP(\n\t\tIP1SR6_31_28\n\t\tIP1SR6_27_24\n\t\tIP1SR6_23_20\n\t\tIP1SR6_19_16\n\t\tIP1SR6_15_12\n\t\tIP1SR6_11_8\n\t\tIP1SR6_7_4\n\t\tIP1SR6_3_0))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IP2SR6\", 0xE6061068, 32,\n\t\t\t     GROUP(-12, 4, 4, 4, 4, 4),\n\t\t\t     GROUP(\n\t\t \n\t\tIP2SR6_19_16\n\t\tIP2SR6_15_12\n\t\tIP2SR6_11_8\n\t\tIP2SR6_7_4\n\t\tIP2SR6_3_0))\n\t},\n\t{ PINMUX_CFG_REG(\"IP0SR7\", 0xE6061860, 32, 4, GROUP(\n\t\tIP0SR7_31_28\n\t\tIP0SR7_27_24\n\t\tIP0SR7_23_20\n\t\tIP0SR7_19_16\n\t\tIP0SR7_15_12\n\t\tIP0SR7_11_8\n\t\tIP0SR7_7_4\n\t\tIP0SR7_3_0))\n\t},\n\t{ PINMUX_CFG_REG(\"IP1SR7\", 0xE6061864, 32, 4, GROUP(\n\t\tIP1SR7_31_28\n\t\tIP1SR7_27_24\n\t\tIP1SR7_23_20\n\t\tIP1SR7_19_16\n\t\tIP1SR7_15_12\n\t\tIP1SR7_11_8\n\t\tIP1SR7_7_4\n\t\tIP1SR7_3_0))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IP2SR7\", 0xE6061868, 32,\n\t\t\t     GROUP(-12, 4, 4, 4, 4, 4),\n\t\t\t     GROUP(\n\t\t \n\t\tIP2SR7_19_16\n\t\tIP2SR7_15_12\n\t\tIP2SR7_11_8\n\t\tIP2SR7_7_4\n\t\tIP2SR7_3_0))\n\t},\n\t{ PINMUX_CFG_REG(\"IP0SR8\", 0xE6068060, 32, 4, GROUP(\n\t\tIP0SR8_31_28\n\t\tIP0SR8_27_24\n\t\tIP0SR8_23_20\n\t\tIP0SR8_19_16\n\t\tIP0SR8_15_12\n\t\tIP0SR8_11_8\n\t\tIP0SR8_7_4\n\t\tIP0SR8_3_0))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IP1SR8\", 0xE6068064, 32,\n\t\t\t     GROUP(-8, 4, 4, 4, 4, 4, 4),\n\t\t\t     GROUP(\n\t\t \n\t\tIP1SR8_23_20\n\t\tIP1SR8_19_16\n\t\tIP1SR8_15_12\n\t\tIP1SR8_11_8\n\t\tIP1SR8_7_4\n\t\tIP1SR8_3_0))\n\t},\n#undef F_\n#undef FM\n\n#define F_(x, y)\tx,\n#define FM(x)\t\tFN_##x,\n\t{ PINMUX_CFG_REG_VAR(\"MOD_SEL8\", 0xE6068100, 32,\n\t\t\t     GROUP(-20, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tMOD_SEL8_11\n\t\tMOD_SEL8_10\n\t\tMOD_SEL8_9\n\t\tMOD_SEL8_8\n\t\tMOD_SEL8_7\n\t\tMOD_SEL8_6\n\t\tMOD_SEL8_5\n\t\tMOD_SEL8_4\n\t\tMOD_SEL8_3\n\t\tMOD_SEL8_2\n\t\tMOD_SEL8_1\n\t\tMOD_SEL8_0))\n\t},\n\t{   }\n};\n\nstatic const struct pinmux_drive_reg pinmux_drive_regs[] = {\n\t{ PINMUX_DRIVE_REG(\"DRV0CTRL0\", 0xE6050080) {\n\t\t{ RCAR_GP_PIN(0,  7), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(0,  6), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(0,  5), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(0,  4), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(0,  3), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(0,  2),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(0,  1),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(0,  0),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV1CTRL0\", 0xE6050084) {\n\t\t{ RCAR_GP_PIN(0, 15), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 14), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 13), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 12), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 11), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 10),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(0,  9),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(0,  8),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV2CTRL0\", 0xE6050088) {\n\t\t{ RCAR_GP_PIN(0, 18),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 17),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 16),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV0CTRL1\", 0xE6050880) {\n\t\t{ RCAR_GP_PIN(1,  7), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  6), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  5), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  4), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  3), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  2),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  1),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  0),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV1CTRL1\", 0xE6050884) {\n\t\t{ RCAR_GP_PIN(1, 15), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 14), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 13), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 12), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 11), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 10),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  9),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  8),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV2CTRL1\", 0xE6050888) {\n\t\t{ RCAR_GP_PIN(1, 23), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 22), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 21), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 20), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 19), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 18),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 17),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 16),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV3CTRL1\", 0xE605088C) {\n\t\t{ RCAR_GP_PIN(1, 28), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 27), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 26),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 25),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 24),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV0CTRL2\", 0xE6058080) {\n\t\t{ RCAR_GP_PIN(2,  7), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(2,  6), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(2,  5), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(2,  4), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(2,  3), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(2,  2),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(2,  1),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(2,  0),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV1CTRL2\", 0xE6058084) {\n\t\t{ RCAR_GP_PIN(2, 15), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(2, 14), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(2, 13), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(2, 12), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(2, 11), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(2, 10),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(2,  9),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(2,  8),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV2CTRL2\", 0xE6058088) {\n\t\t{ RCAR_GP_PIN(2, 19), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(2, 18),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(2, 17),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(2, 16),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV0CTRL3\", 0xE6058880) {\n\t\t{ RCAR_GP_PIN(3,  7), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  6), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  5), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  4), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  3), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  2),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  1),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  0),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV1CTRL3\", 0xE6058884) {\n\t\t{ RCAR_GP_PIN(3, 15), 28, 2 },\t \n\t\t{ RCAR_GP_PIN(3, 14), 24, 2 },\t \n\t\t{ RCAR_GP_PIN(3, 13), 20, 2 },\t \n\t\t{ RCAR_GP_PIN(3, 12), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(3, 11), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(3, 10),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  9),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  8),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV2CTRL3\", 0xE6058888) {\n\t\t{ RCAR_GP_PIN(3, 23), 28, 2 },\t \n\t\t{ RCAR_GP_PIN(3, 22), 24, 2 },\t \n\t\t{ RCAR_GP_PIN(3, 21), 20, 2 },\t \n\t\t{ RCAR_GP_PIN(3, 20), 16, 2 },\t \n\t\t{ RCAR_GP_PIN(3, 19), 12, 2 },\t \n\t\t{ RCAR_GP_PIN(3, 18),  8, 2 },\t \n\t\t{ RCAR_GP_PIN(3, 17),  4, 2 },\t \n\t\t{ RCAR_GP_PIN(3, 16),  0, 2 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV3CTRL3\", 0xE605888C) {\n\t\t{ RCAR_GP_PIN(3, 29), 20, 2 },\t \n\t\t{ RCAR_GP_PIN(3, 28), 16, 2 },\t \n\t\t{ RCAR_GP_PIN(3, 27), 12, 2 },\t \n\t\t{ RCAR_GP_PIN(3, 26),  8, 2 },\t \n\t\t{ RCAR_GP_PIN(3, 25),  4, 2 },\t \n\t\t{ RCAR_GP_PIN(3, 24),  0, 2 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV0CTRL4\", 0xE6060080) {\n\t\t{ RCAR_GP_PIN(4,  7), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(4,  6), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(4,  5), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(4,  4), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(4,  3), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(4,  2),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(4,  1),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(4,  0),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV1CTRL4\", 0xE6060084) {\n\t\t{ RCAR_GP_PIN(4, 15), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 14), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 13), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 12), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 11), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 10),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(4,  9),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(4,  8),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV2CTRL4\", 0xE6060088) {\n\t\t{ RCAR_GP_PIN(4, 23), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 22), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 21), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 20), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 19), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 18),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 17),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 16),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV3CTRL4\", 0xE606008C) {\n\t\t{ RCAR_GP_PIN(4, 24),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV0CTRL5\", 0xE6060880) {\n\t\t{ RCAR_GP_PIN(5,  7), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(5,  6), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(5,  5), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(5,  4), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(5,  3), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(5,  2),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(5,  1),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(5,  0),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV1CTRL5\", 0xE6060884) {\n\t\t{ RCAR_GP_PIN(5, 15), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 14), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 13), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 12), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 11), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 10),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(5,  9),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(5,  8),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV2CTRL5\", 0xE6060888) {\n\t\t{ RCAR_GP_PIN(5, 20), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 19), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 18),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 17),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 16),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV0CTRL6\", 0xE6061080) {\n\t\t{ RCAR_GP_PIN(6,  7), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(6,  6), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(6,  5), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(6,  4), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(6,  3), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(6,  2),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(6,  1),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(6,  0),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV1CTRL6\", 0xE6061084) {\n\t\t{ RCAR_GP_PIN(6, 15), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 14), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 13), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 12), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 11), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 10),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(6,  9),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(6,  8),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV2CTRL6\", 0xE6061088) {\n\t\t{ RCAR_GP_PIN(6, 20), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 19), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 18),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 17),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 16),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV0CTRL7\", 0xE6061880) {\n\t\t{ RCAR_GP_PIN(7,  7), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(7,  6), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(7,  5), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(7,  4), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(7,  3), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(7,  2),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(7,  1),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(7,  0),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV1CTRL7\", 0xE6061884) {\n\t\t{ RCAR_GP_PIN(7, 15), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(7, 14), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(7, 13), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(7, 12), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(7, 11), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(7, 10),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(7,  9),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(7,  8),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV2CTRL7\", 0xE6061888) {\n\t\t{ RCAR_GP_PIN(7, 20), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(7, 19), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(7, 18),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(7, 17),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(7, 16),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV0CTRL8\", 0xE6068080) {\n\t\t{ RCAR_GP_PIN(8,  7), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(8,  6), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(8,  5), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(8,  4), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(8,  3), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(8,  2),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(8,  1),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(8,  0),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV1CTRL8\", 0xE6068084) {\n\t\t{ RCAR_GP_PIN(8, 13), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(8, 12), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(8, 11), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(8, 10),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(8,  9),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(8,  8),  0, 3 },\t \n\t} },\n\t{   }\n};\n\nenum ioctrl_regs {\n\tPOC0,\n\tPOC1,\n\tPOC3,\n\tPOC4,\n\tPOC5,\n\tPOC6,\n\tPOC7,\n\tPOC8,\n};\n\nstatic const struct pinmux_ioctrl_reg pinmux_ioctrl_regs[] = {\n\t[POC0]\t\t= { 0xE60500A0, },\n\t[POC1]\t\t= { 0xE60508A0, },\n\t[POC3]\t\t= { 0xE60588A0, },\n\t[POC4]\t\t= { 0xE60600A0, },\n\t[POC5]\t\t= { 0xE60608A0, },\n\t[POC6]\t\t= { 0xE60610A0, },\n\t[POC7]\t\t= { 0xE60618A0, },\n\t[POC8]\t\t= { 0xE60680A0, },\n\t{   }\n};\n\nstatic int r8a779g0_pin_to_pocctrl(unsigned int pin, u32 *pocctrl)\n{\n\tint bit = pin & 0x1f;\n\n\tswitch (pin) {\n\tcase RCAR_GP_PIN(0, 0) ... RCAR_GP_PIN(0, 18):\n\t\t*pocctrl = pinmux_ioctrl_regs[POC0].reg;\n\t\treturn bit;\n\n\tcase RCAR_GP_PIN(1, 0) ... RCAR_GP_PIN(1, 22):\n\t\t*pocctrl = pinmux_ioctrl_regs[POC1].reg;\n\t\treturn bit;\n\n\tcase RCAR_GP_PIN(3, 0) ... RCAR_GP_PIN(3, 12):\n\t\t*pocctrl = pinmux_ioctrl_regs[POC3].reg;\n\t\treturn bit;\n\n\tcase PIN_VDDQ_TSN0:\n\t\t*pocctrl = pinmux_ioctrl_regs[POC4].reg;\n\t\treturn 0;\n\n\tcase PIN_VDDQ_AVB2:\n\t\t*pocctrl = pinmux_ioctrl_regs[POC5].reg;\n\t\treturn 0;\n\n\tcase PIN_VDDQ_AVB1:\n\t\t*pocctrl = pinmux_ioctrl_regs[POC6].reg;\n\t\treturn 0;\n\n\tcase PIN_VDDQ_AVB0:\n\t\t*pocctrl = pinmux_ioctrl_regs[POC7].reg;\n\t\treturn 0;\n\n\tcase RCAR_GP_PIN(8, 0) ... RCAR_GP_PIN(8, 13):\n\t\t*pocctrl = pinmux_ioctrl_regs[POC8].reg;\n\t\treturn bit;\n\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n}\n\nstatic const struct pinmux_bias_reg pinmux_bias_regs[] = {\n\t{ PINMUX_BIAS_REG(\"PUEN0\", 0xE60500C0, \"PUD0\", 0xE60500E0) {\n\t\t[ 0] = RCAR_GP_PIN(0,  0),\t \n\t\t[ 1] = RCAR_GP_PIN(0,  1),\t \n\t\t[ 2] = RCAR_GP_PIN(0,  2),\t \n\t\t[ 3] = RCAR_GP_PIN(0,  3),\t \n\t\t[ 4] = RCAR_GP_PIN(0,  4),\t \n\t\t[ 5] = RCAR_GP_PIN(0,  5),\t \n\t\t[ 6] = RCAR_GP_PIN(0,  6),\t \n\t\t[ 7] = RCAR_GP_PIN(0,  7),\t \n\t\t[ 8] = RCAR_GP_PIN(0,  8),\t \n\t\t[ 9] = RCAR_GP_PIN(0,  9),\t \n\t\t[10] = RCAR_GP_PIN(0, 10),\t \n\t\t[11] = RCAR_GP_PIN(0, 11),\t \n\t\t[12] = RCAR_GP_PIN(0, 12),\t \n\t\t[13] = RCAR_GP_PIN(0, 13),\t \n\t\t[14] = RCAR_GP_PIN(0, 14),\t \n\t\t[15] = RCAR_GP_PIN(0, 15),\t \n\t\t[16] = RCAR_GP_PIN(0, 16),\t \n\t\t[17] = RCAR_GP_PIN(0, 17),\t \n\t\t[18] = RCAR_GP_PIN(0, 18),\t \n\t\t[19] = SH_PFC_PIN_NONE,\n\t\t[20] = SH_PFC_PIN_NONE,\n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN1\", 0xE60508C0, \"PUD1\", 0xE60508E0) {\n\t\t[ 0] = RCAR_GP_PIN(1,  0),\t \n\t\t[ 1] = RCAR_GP_PIN(1,  1),\t \n\t\t[ 2] = RCAR_GP_PIN(1,  2),\t \n\t\t[ 3] = RCAR_GP_PIN(1,  3),\t \n\t\t[ 4] = RCAR_GP_PIN(1,  4),\t \n\t\t[ 5] = RCAR_GP_PIN(1,  5),\t \n\t\t[ 6] = RCAR_GP_PIN(1,  6),\t \n\t\t[ 7] = RCAR_GP_PIN(1,  7),\t \n\t\t[ 8] = RCAR_GP_PIN(1,  8),\t \n\t\t[ 9] = RCAR_GP_PIN(1,  9),\t \n\t\t[10] = RCAR_GP_PIN(1, 10),\t \n\t\t[11] = RCAR_GP_PIN(1, 11),\t \n\t\t[12] = RCAR_GP_PIN(1, 12),\t \n\t\t[13] = RCAR_GP_PIN(1, 13),\t \n\t\t[14] = RCAR_GP_PIN(1, 14),\t \n\t\t[15] = RCAR_GP_PIN(1, 15),\t \n\t\t[16] = RCAR_GP_PIN(1, 16),\t \n\t\t[17] = RCAR_GP_PIN(1, 17),\t \n\t\t[18] = RCAR_GP_PIN(1, 18),\t \n\t\t[19] = RCAR_GP_PIN(1, 19),\t \n\t\t[20] = RCAR_GP_PIN(1, 20),\t \n\t\t[21] = RCAR_GP_PIN(1, 21),\t \n\t\t[22] = RCAR_GP_PIN(1, 22),\t \n\t\t[23] = RCAR_GP_PIN(1, 23),\t \n\t\t[24] = RCAR_GP_PIN(1, 24),\t \n\t\t[25] = RCAR_GP_PIN(1, 25),\t \n\t\t[26] = RCAR_GP_PIN(1, 26),\t \n\t\t[27] = RCAR_GP_PIN(1, 27),\t \n\t\t[28] = RCAR_GP_PIN(1, 28),\t \n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN2\", 0xE60580C0, \"PUD2\", 0xE60580E0) {\n\t\t[ 0] = RCAR_GP_PIN(2,  0),\t \n\t\t[ 1] = RCAR_GP_PIN(2,  1),\t \n\t\t[ 2] = RCAR_GP_PIN(2,  2),\t \n\t\t[ 3] = RCAR_GP_PIN(2,  3),\t \n\t\t[ 4] = RCAR_GP_PIN(2,  4),\t \n\t\t[ 5] = RCAR_GP_PIN(2,  5),\t \n\t\t[ 6] = RCAR_GP_PIN(2,  6),\t \n\t\t[ 7] = RCAR_GP_PIN(2,  7),\t \n\t\t[ 8] = RCAR_GP_PIN(2,  8),\t \n\t\t[ 9] = RCAR_GP_PIN(2,  9),\t \n\t\t[10] = RCAR_GP_PIN(2, 10),\t \n\t\t[11] = RCAR_GP_PIN(2, 11),\t \n\t\t[12] = RCAR_GP_PIN(2, 12),\t \n\t\t[13] = RCAR_GP_PIN(2, 13),\t \n\t\t[14] = RCAR_GP_PIN(2, 14),\t \n\t\t[15] = RCAR_GP_PIN(2, 15),\t \n\t\t[16] = RCAR_GP_PIN(2, 16),\t \n\t\t[17] = RCAR_GP_PIN(2, 17),\t \n\t\t[18] = RCAR_GP_PIN(2, 18),\t \n\t\t[19] = RCAR_GP_PIN(2, 19),\t \n\t\t[20] = SH_PFC_PIN_NONE,\n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN3\", 0xE60588C0, \"PUD3\", 0xE60588E0) {\n\t\t[ 0] = RCAR_GP_PIN(3,  0),\t \n\t\t[ 1] = RCAR_GP_PIN(3,  1),\t \n\t\t[ 2] = RCAR_GP_PIN(3,  2),\t \n\t\t[ 3] = RCAR_GP_PIN(3,  3),\t \n\t\t[ 4] = RCAR_GP_PIN(3,  4),\t \n\t\t[ 5] = RCAR_GP_PIN(3,  5),\t \n\t\t[ 6] = RCAR_GP_PIN(3,  6),\t \n\t\t[ 7] = RCAR_GP_PIN(3,  7),\t \n\t\t[ 8] = RCAR_GP_PIN(3,  8),\t \n\t\t[ 9] = RCAR_GP_PIN(3,  9),\t \n\t\t[10] = RCAR_GP_PIN(3, 10),\t \n\t\t[11] = RCAR_GP_PIN(3, 11),\t \n\t\t[12] = RCAR_GP_PIN(3, 12),\t \n\t\t[13] = RCAR_GP_PIN(3, 13),\t \n\t\t[14] = RCAR_GP_PIN(3, 14),\t \n\t\t[15] = RCAR_GP_PIN(3, 15),\t \n\t\t[16] = RCAR_GP_PIN(3, 16),\t \n\t\t[17] = RCAR_GP_PIN(3, 17),\t \n\t\t[18] = RCAR_GP_PIN(3, 18),\t \n\t\t[19] = RCAR_GP_PIN(3, 19),\t \n\t\t[20] = RCAR_GP_PIN(3, 20),\t \n\t\t[21] = RCAR_GP_PIN(3, 21),\t \n\t\t[22] = RCAR_GP_PIN(3, 22),\t \n\t\t[23] = RCAR_GP_PIN(3, 23),\t \n\t\t[24] = RCAR_GP_PIN(3, 24),\t \n\t\t[25] = RCAR_GP_PIN(3, 25),\t \n\t\t[26] = RCAR_GP_PIN(3, 26),\t \n\t\t[27] = RCAR_GP_PIN(3, 27),\t \n\t\t[28] = RCAR_GP_PIN(3, 28),\t \n\t\t[29] = RCAR_GP_PIN(3, 29),\t \n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN4\", 0xE60600C0, \"PUD4\", 0xE60600E0) {\n\t\t[ 0] = RCAR_GP_PIN(4,  0),\t \n\t\t[ 1] = RCAR_GP_PIN(4,  1),\t \n\t\t[ 2] = RCAR_GP_PIN(4,  2),\t \n\t\t[ 3] = RCAR_GP_PIN(4,  3),\t \n\t\t[ 4] = RCAR_GP_PIN(4,  4),\t \n\t\t[ 5] = RCAR_GP_PIN(4,  5),\t \n\t\t[ 6] = RCAR_GP_PIN(4,  6),\t \n\t\t[ 7] = RCAR_GP_PIN(4,  7),\t \n\t\t[ 8] = RCAR_GP_PIN(4,  8),\t \n\t\t[ 9] = RCAR_GP_PIN(4,  9),\t \n\t\t[10] = RCAR_GP_PIN(4, 10),\t \n\t\t[11] = RCAR_GP_PIN(4, 11),\t \n\t\t[12] = RCAR_GP_PIN(4, 12),\t \n\t\t[13] = RCAR_GP_PIN(4, 13),\t \n\t\t[14] = RCAR_GP_PIN(4, 14),\t \n\t\t[15] = RCAR_GP_PIN(4, 15),\t \n\t\t[16] = RCAR_GP_PIN(4, 16),\t \n\t\t[17] = RCAR_GP_PIN(4, 17),\t \n\t\t[18] = RCAR_GP_PIN(4, 18),\t \n\t\t[19] = RCAR_GP_PIN(4, 19),\t \n\t\t[20] = RCAR_GP_PIN(4, 20),\t \n\t\t[21] = RCAR_GP_PIN(4, 21),\t \n\t\t[22] = RCAR_GP_PIN(4, 22),\t \n\t\t[23] = RCAR_GP_PIN(4, 23),\t \n\t\t[24] = RCAR_GP_PIN(4, 24),\t \n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN5\", 0xE60608C0, \"PUD5\", 0xE60608E0) {\n\t\t[ 0] = RCAR_GP_PIN(5,  0),\t \n\t\t[ 1] = RCAR_GP_PIN(5,  1),\t \n\t\t[ 2] = RCAR_GP_PIN(5,  2),\t \n\t\t[ 3] = RCAR_GP_PIN(5,  3),\t \n\t\t[ 4] = RCAR_GP_PIN(5,  4),\t \n\t\t[ 5] = RCAR_GP_PIN(5,  5),\t \n\t\t[ 6] = RCAR_GP_PIN(5,  6),\t \n\t\t[ 7] = RCAR_GP_PIN(5,  7),\t \n\t\t[ 8] = RCAR_GP_PIN(5,  8),\t \n\t\t[ 9] = RCAR_GP_PIN(5,  9),\t \n\t\t[10] = RCAR_GP_PIN(5, 10),\t \n\t\t[11] = RCAR_GP_PIN(5, 11),\t \n\t\t[12] = RCAR_GP_PIN(5, 12),\t \n\t\t[13] = RCAR_GP_PIN(5, 13),\t \n\t\t[14] = RCAR_GP_PIN(5, 14),\t \n\t\t[15] = RCAR_GP_PIN(5, 15),\t \n\t\t[16] = RCAR_GP_PIN(5, 16),\t \n\t\t[17] = RCAR_GP_PIN(5, 17),\t \n\t\t[18] = RCAR_GP_PIN(5, 18),\t \n\t\t[19] = RCAR_GP_PIN(5, 19),\t \n\t\t[20] = RCAR_GP_PIN(5, 20),\t \n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN6\", 0xE60610C0, \"PUD6\", 0xE60610E0) {\n\t\t[ 0] = RCAR_GP_PIN(6,  0),\t \n\t\t[ 1] = RCAR_GP_PIN(6,  1),\t \n\t\t[ 2] = RCAR_GP_PIN(6,  2),\t \n\t\t[ 3] = RCAR_GP_PIN(6,  3),\t \n\t\t[ 4] = RCAR_GP_PIN(6,  4),\t \n\t\t[ 5] = RCAR_GP_PIN(6,  5),\t \n\t\t[ 6] = RCAR_GP_PIN(6,  6),\t \n\t\t[ 7] = RCAR_GP_PIN(6,  7),\t \n\t\t[ 8] = RCAR_GP_PIN(6,  8),\t \n\t\t[ 9] = RCAR_GP_PIN(6,  9),\t \n\t\t[10] = RCAR_GP_PIN(6, 10),\t \n\t\t[11] = RCAR_GP_PIN(6, 11),\t \n\t\t[12] = RCAR_GP_PIN(6, 12),\t \n\t\t[13] = RCAR_GP_PIN(6, 13),\t \n\t\t[14] = RCAR_GP_PIN(6, 14),\t \n\t\t[15] = RCAR_GP_PIN(6, 15),\t \n\t\t[16] = RCAR_GP_PIN(6, 16),\t \n\t\t[17] = RCAR_GP_PIN(6, 17),\t \n\t\t[18] = RCAR_GP_PIN(6, 18),\t \n\t\t[19] = RCAR_GP_PIN(6, 19),\t \n\t\t[20] = RCAR_GP_PIN(6, 20),\t \n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN7\", 0xE60618C0, \"PUD7\", 0xE60618E0) {\n\t\t[ 0] = RCAR_GP_PIN(7,  0),\t \n\t\t[ 1] = RCAR_GP_PIN(7,  1),\t \n\t\t[ 2] = RCAR_GP_PIN(7,  2),\t \n\t\t[ 3] = RCAR_GP_PIN(7,  3),\t \n\t\t[ 4] = RCAR_GP_PIN(7,  4),\t \n\t\t[ 5] = RCAR_GP_PIN(7,  5),\t \n\t\t[ 6] = RCAR_GP_PIN(7,  6),\t \n\t\t[ 7] = RCAR_GP_PIN(7,  7),\t \n\t\t[ 8] = RCAR_GP_PIN(7,  8),\t \n\t\t[ 9] = RCAR_GP_PIN(7,  9),\t \n\t\t[10] = RCAR_GP_PIN(7, 10),\t \n\t\t[11] = RCAR_GP_PIN(7, 11),\t \n\t\t[12] = RCAR_GP_PIN(7, 12),\t \n\t\t[13] = RCAR_GP_PIN(7, 13),\t \n\t\t[14] = RCAR_GP_PIN(7, 14),\t \n\t\t[15] = RCAR_GP_PIN(7, 15),\t \n\t\t[16] = RCAR_GP_PIN(7, 16),\t \n\t\t[17] = RCAR_GP_PIN(7, 17),\t \n\t\t[18] = RCAR_GP_PIN(7, 18),\t \n\t\t[19] = RCAR_GP_PIN(7, 19),\t \n\t\t[20] = RCAR_GP_PIN(7, 20),\t \n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN8\", 0xE60680C0, \"PUD8\", 0xE60680E0) {\n\t\t[ 0] = RCAR_GP_PIN(8,  0),\t \n\t\t[ 1] = RCAR_GP_PIN(8,  1),\t \n\t\t[ 2] = RCAR_GP_PIN(8,  2),\t \n\t\t[ 3] = RCAR_GP_PIN(8,  3),\t \n\t\t[ 4] = RCAR_GP_PIN(8,  4),\t \n\t\t[ 5] = RCAR_GP_PIN(8,  5),\t \n\t\t[ 6] = RCAR_GP_PIN(8,  6),\t \n\t\t[ 7] = RCAR_GP_PIN(8,  7),\t \n\t\t[ 8] = RCAR_GP_PIN(8,  8),\t \n\t\t[ 9] = RCAR_GP_PIN(8,  9),\t \n\t\t[10] = RCAR_GP_PIN(8, 10),\t \n\t\t[11] = RCAR_GP_PIN(8, 11),\t \n\t\t[12] = RCAR_GP_PIN(8, 12),\t \n\t\t[13] = RCAR_GP_PIN(8, 13),\t \n\t\t[14] = SH_PFC_PIN_NONE,\n\t\t[15] = SH_PFC_PIN_NONE,\n\t\t[16] = SH_PFC_PIN_NONE,\n\t\t[17] = SH_PFC_PIN_NONE,\n\t\t[18] = SH_PFC_PIN_NONE,\n\t\t[19] = SH_PFC_PIN_NONE,\n\t\t[20] = SH_PFC_PIN_NONE,\n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{   }\n};\n\nstatic const struct sh_pfc_soc_operations r8a779g0_pin_ops = {\n\t.pin_to_pocctrl = r8a779g0_pin_to_pocctrl,\n\t.get_bias = rcar_pinmux_get_bias,\n\t.set_bias = rcar_pinmux_set_bias,\n};\n\nconst struct sh_pfc_soc_info r8a779g0_pinmux_info = {\n\t.name = \"r8a779g0_pfc\",\n\t.ops = &r8a779g0_pin_ops,\n\t.unlock_reg = 0x1ff,\t \n\n\t.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },\n\n\t.pins = pinmux_pins,\n\t.nr_pins = ARRAY_SIZE(pinmux_pins),\n\t.groups = pinmux_groups,\n\t.nr_groups = ARRAY_SIZE(pinmux_groups),\n\t.functions = pinmux_functions,\n\t.nr_functions = ARRAY_SIZE(pinmux_functions),\n\n\t.cfg_regs = pinmux_config_regs,\n\t.drive_regs = pinmux_drive_regs,\n\t.bias_regs = pinmux_bias_regs,\n\t.ioctrl_regs = pinmux_ioctrl_regs,\n\n\t.pinmux_data = pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}