Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar  7 23:20:32 2024
| Host         : DennisesLegion running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Postlab3_Top_timing_summary_routed.rpt -pb Postlab3_Top_timing_summary_routed.pb -rpx Postlab3_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Postlab3_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (133)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (42)
5. checking no_input_delay (8)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (133)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk3/raised_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_subtaskA_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_subtaskA_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_subtaskA_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_subtaskA_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db0/clk0/clk_4hz_output_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db0/dff1/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db0/dff2/Qbar_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db1/clk0/clk_4hz_output_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db1/dff1/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db1/dff2/Qbar_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db2/clk0/clk_4hz_output_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db2/dff1/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db2/dff2/Qbar_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db3/clk0/clk_4hz_output_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db3/dff1/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db3/dff2/Qbar_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: segment_count_L_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: segment_count_L_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: segment_count_R_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: segment_count_R_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: segment_count_U_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: segment_count_U_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: segment_count_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: segment_count_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: subtaskA_done_flag_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: unlocked_led_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (42)
-------------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.921        0.000                      0                  485        0.133        0.000                      0                  485        4.500        0.000                       0                   247  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.921        0.000                      0                  485        0.133        0.000                      0                  485        4.500        0.000                       0                   247  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 count_subtaskA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_subtaskA_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.078ns (23.539%)  route 3.502ns (76.461%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.553     5.074    CLOCK_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  count_subtaskA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.419     5.493 r  count_subtaskA_reg[2]/Q
                         net (fo=11, routed)          1.104     6.598    count_subtaskA_reg[2]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.327     6.925 r  count_subtaskA[3]_i_3/O
                         net (fo=2, routed)           1.274     8.198    clk3/count_subtaskA_reg[3]
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.332     8.530 r  clk3/count_subtaskA[3]_i_1/O
                         net (fo=4, routed)           1.124     9.654    clk3_n_9
    SLICE_X57Y23         FDSE                                         r  count_subtaskA_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.438    14.779    CLOCK_IBUF_BUFG
    SLICE_X57Y23         FDSE                                         r  count_subtaskA_reg[0]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X57Y23         FDSE (Setup_fdse_C_S)       -0.429    14.575    count_subtaskA_reg[0]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 count_subtaskA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_subtaskA_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 1.078ns (24.059%)  route 3.403ns (75.941%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.553     5.074    CLOCK_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  count_subtaskA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.419     5.493 r  count_subtaskA_reg[2]/Q
                         net (fo=11, routed)          1.104     6.598    count_subtaskA_reg[2]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.327     6.925 r  count_subtaskA[3]_i_3/O
                         net (fo=2, routed)           1.274     8.198    clk3/count_subtaskA_reg[3]
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.332     8.530 r  clk3/count_subtaskA[3]_i_1/O
                         net (fo=4, routed)           1.025     9.555    clk3_n_9
    SLICE_X55Y23         FDRE                                         r  count_subtaskA_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.437    14.778    CLOCK_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  count_subtaskA_reg[1]/C
                         clock pessimism              0.296    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X55Y23         FDRE (Setup_fdre_C_R)       -0.429    14.610    count_subtaskA_reg[1]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 count_subtaskA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_subtaskA_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 1.078ns (24.059%)  route 3.403ns (75.941%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.553     5.074    CLOCK_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  count_subtaskA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.419     5.493 r  count_subtaskA_reg[2]/Q
                         net (fo=11, routed)          1.104     6.598    count_subtaskA_reg[2]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.327     6.925 r  count_subtaskA[3]_i_3/O
                         net (fo=2, routed)           1.274     8.198    clk3/count_subtaskA_reg[3]
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.332     8.530 r  clk3/count_subtaskA[3]_i_1/O
                         net (fo=4, routed)           1.025     9.555    clk3_n_9
    SLICE_X55Y23         FDRE                                         r  count_subtaskA_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.437    14.778    CLOCK_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  count_subtaskA_reg[2]/C
                         clock pessimism              0.296    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X55Y23         FDRE (Setup_fdre_C_R)       -0.429    14.610    count_subtaskA_reg[2]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 count_subtaskA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_subtaskA_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 1.078ns (24.059%)  route 3.403ns (75.941%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.553     5.074    CLOCK_IBUF_BUFG
    SLICE_X55Y23         FDRE                                         r  count_subtaskA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.419     5.493 r  count_subtaskA_reg[2]/Q
                         net (fo=11, routed)          1.104     6.598    count_subtaskA_reg[2]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.327     6.925 r  count_subtaskA[3]_i_3/O
                         net (fo=2, routed)           1.274     8.198    clk3/count_subtaskA_reg[3]
    SLICE_X61Y28         LUT6 (Prop_lut6_I0_O)        0.332     8.530 r  clk3/count_subtaskA[3]_i_1/O
                         net (fo=4, routed)           1.025     9.555    clk3_n_9
    SLICE_X55Y23         FDSE                                         r  count_subtaskA_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.437    14.778    CLOCK_IBUF_BUFG
    SLICE_X55Y23         FDSE                                         r  count_subtaskA_reg[3]/C
                         clock pessimism              0.296    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X55Y23         FDSE (Setup_fdse_C_S)       -0.429    14.610    count_subtaskA_reg[3]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 clk0/clk_1hz_count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/clk_1hz_output_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 0.828ns (19.645%)  route 3.387ns (80.355%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.620     5.141    clk0/CLOCK_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  clk0/clk_1hz_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  clk0/clk_1hz_count_reg[25]/Q
                         net (fo=2, routed)           1.101     6.698    clk0/clk_1hz_count[25]
    SLICE_X63Y18         LUT5 (Prop_lut5_I2_O)        0.124     6.822 f  clk0/clk_1hz_count[0]_i_8/O
                         net (fo=1, routed)           0.633     7.455    clk0/clk_1hz_count[0]_i_8_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.579 f  clk0/clk_1hz_count[0]_i_2/O
                         net (fo=2, routed)           0.476     8.056    clk0/clk_1hz_count[0]_i_2_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124     8.180 r  clk0/clk_1hz_count[25]_i_1/O
                         net (fo=29, routed)          1.176     9.356    clk0/clk_1hz_count[25]_i_1_n_0
    SLICE_X57Y24         FDRE                                         r  clk0/clk_1hz_output_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.436    14.777    clk0/CLOCK_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  clk0/clk_1hz_output_reg/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X57Y24         FDRE (Setup_fdre_C_CE)      -0.205    14.797    clk0/clk_1hz_output_reg
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 clk0/clk_1hz_count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/clk_1hz_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 0.828ns (19.645%)  route 3.387ns (80.355%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.620     5.141    clk0/CLOCK_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  clk0/clk_1hz_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  clk0/clk_1hz_count_reg[25]/Q
                         net (fo=2, routed)           1.101     6.698    clk0/clk_1hz_count[25]
    SLICE_X63Y18         LUT5 (Prop_lut5_I2_O)        0.124     6.822 f  clk0/clk_1hz_count[0]_i_8/O
                         net (fo=1, routed)           0.633     7.455    clk0/clk_1hz_count[0]_i_8_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.579 f  clk0/clk_1hz_count[0]_i_2/O
                         net (fo=2, routed)           0.476     8.056    clk0/clk_1hz_count[0]_i_2_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124     8.180 r  clk0/clk_1hz_count[25]_i_1/O
                         net (fo=29, routed)          1.176     9.356    clk0/clk_1hz_count[25]_i_1_n_0
    SLICE_X57Y24         FDRE                                         r  clk0/clk_1hz_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.436    14.777    clk0/CLOCK_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  clk0/clk_1hz_reg/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X57Y24         FDRE (Setup_fdre_C_CE)      -0.205    14.797    clk0/clk_1hz_reg
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.547ns  (required time - arrival time)
  Source:                 clk0/clk_1hz_count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/clk_1hz_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.828ns (20.759%)  route 3.161ns (79.241%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.620     5.141    clk0/CLOCK_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  clk0/clk_1hz_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  clk0/clk_1hz_count_reg[25]/Q
                         net (fo=2, routed)           1.101     6.698    clk0/clk_1hz_count[25]
    SLICE_X63Y18         LUT5 (Prop_lut5_I2_O)        0.124     6.822 f  clk0/clk_1hz_count[0]_i_8/O
                         net (fo=1, routed)           0.633     7.455    clk0/clk_1hz_count[0]_i_8_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.579 f  clk0/clk_1hz_count[0]_i_2/O
                         net (fo=2, routed)           0.476     8.056    clk0/clk_1hz_count[0]_i_2_n_0
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.124     8.180 r  clk0/clk_1hz_count[25]_i_1/O
                         net (fo=29, routed)          0.950     9.130    clk0/clk_1hz_count[25]_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  clk0/clk_1hz_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.504    14.845    clk0/CLOCK_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  clk0/clk_1hz_count_reg[25]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X62Y23         FDRE (Setup_fdre_C_R)       -0.429    14.677    clk0/clk_1hz_count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                  5.547    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 db0/clk0/clk_4hz_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db0/clk0/clk_4hz_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.890ns (23.376%)  route 2.917ns (76.624%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.563     5.084    db0/clk0/CLOCK_IBUF_BUFG
    SLICE_X56Y33         FDRE                                         r  db0/clk0/clk_4hz_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  db0/clk0/clk_4hz_count_reg[22]/Q
                         net (fo=2, routed)           0.868     6.470    db0/clk0/clk_4hz_count[22]
    SLICE_X57Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.594 f  db0/clk0/clk_4hz_count[0]_i_4/O
                         net (fo=1, routed)           0.800     7.394    db0/clk0/clk_4hz_count[0]_i_4_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.518 f  db0/clk0/clk_4hz_count[0]_i_2/O
                         net (fo=3, routed)           0.443     7.961    db0/clk0/clk_4hz_count[0]_i_2_n_0
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.124     8.085 r  db0/clk0/clk_4hz_count[23]_i_1/O
                         net (fo=23, routed)          0.807     8.892    db0/clk0/clk_4hz_output
    SLICE_X56Y32         FDRE                                         r  db0/clk0/clk_4hz_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.445    14.786    db0/clk0/CLOCK_IBUF_BUFG
    SLICE_X56Y32         FDRE                                         r  db0/clk0/clk_4hz_count_reg[17]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X56Y32         FDRE (Setup_fdre_C_R)       -0.524    14.500    db0/clk0/clk_4hz_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 db0/clk0/clk_4hz_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db0/clk0/clk_4hz_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.890ns (23.376%)  route 2.917ns (76.624%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.563     5.084    db0/clk0/CLOCK_IBUF_BUFG
    SLICE_X56Y33         FDRE                                         r  db0/clk0/clk_4hz_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  db0/clk0/clk_4hz_count_reg[22]/Q
                         net (fo=2, routed)           0.868     6.470    db0/clk0/clk_4hz_count[22]
    SLICE_X57Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.594 f  db0/clk0/clk_4hz_count[0]_i_4/O
                         net (fo=1, routed)           0.800     7.394    db0/clk0/clk_4hz_count[0]_i_4_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.518 f  db0/clk0/clk_4hz_count[0]_i_2/O
                         net (fo=3, routed)           0.443     7.961    db0/clk0/clk_4hz_count[0]_i_2_n_0
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.124     8.085 r  db0/clk0/clk_4hz_count[23]_i_1/O
                         net (fo=23, routed)          0.807     8.892    db0/clk0/clk_4hz_output
    SLICE_X56Y32         FDRE                                         r  db0/clk0/clk_4hz_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.445    14.786    db0/clk0/CLOCK_IBUF_BUFG
    SLICE_X56Y32         FDRE                                         r  db0/clk0/clk_4hz_count_reg[18]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X56Y32         FDRE (Setup_fdre_C_R)       -0.524    14.500    db0/clk0/clk_4hz_count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 db0/clk0/clk_4hz_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db0/clk0/clk_4hz_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.890ns (23.376%)  route 2.917ns (76.624%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.563     5.084    db0/clk0/CLOCK_IBUF_BUFG
    SLICE_X56Y33         FDRE                                         r  db0/clk0/clk_4hz_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  db0/clk0/clk_4hz_count_reg[22]/Q
                         net (fo=2, routed)           0.868     6.470    db0/clk0/clk_4hz_count[22]
    SLICE_X57Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.594 f  db0/clk0/clk_4hz_count[0]_i_4/O
                         net (fo=1, routed)           0.800     7.394    db0/clk0/clk_4hz_count[0]_i_4_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.518 f  db0/clk0/clk_4hz_count[0]_i_2/O
                         net (fo=3, routed)           0.443     7.961    db0/clk0/clk_4hz_count[0]_i_2_n_0
    SLICE_X57Y28         LUT2 (Prop_lut2_I1_O)        0.124     8.085 r  db0/clk0/clk_4hz_count[23]_i_1/O
                         net (fo=23, routed)          0.807     8.892    db0/clk0/clk_4hz_output
    SLICE_X56Y32         FDRE                                         r  db0/clk0/clk_4hz_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.445    14.786    db0/clk0/CLOCK_IBUF_BUFG
    SLICE_X56Y32         FDRE                                         r  db0/clk0/clk_4hz_count_reg[19]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X56Y32         FDRE (Setup_fdre_C_R)       -0.524    14.500    db0/clk0/clk_4hz_count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                  5.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 clk0/clk_1hz_output_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/clk_1hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.555     1.438    clk0/CLOCK_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  clk0/clk_1hz_output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  clk0/clk_1hz_output_reg/Q
                         net (fo=2, routed)           0.067     1.646    clk0/clk_1hz_output
    SLICE_X57Y24         FDRE                                         r  clk0/clk_1hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.821     1.948    clk0/CLOCK_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  clk0/clk_1hz_reg/C
                         clock pessimism             -0.510     1.438    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.075     1.513    clk0/clk_1hz_reg
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 clk1/clk_10hz_output_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/clk_10hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.581     1.464    clk1/CLOCK_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  clk1/clk_10hz_output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  clk1/clk_10hz_output_reg/Q
                         net (fo=2, routed)           0.076     1.682    clk1/clk_10hz_output
    SLICE_X58Y24         FDRE                                         r  clk1/clk_10hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.848     1.975    clk1/CLOCK_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  clk1/clk_10hz_reg/C
                         clock pessimism             -0.511     1.464    
    SLICE_X58Y24         FDRE (Hold_fdre_C_D)         0.075     1.539    clk1/clk_10hz_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 clk2/clk_100hz_output_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/clk_100hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.583     1.466    clk2/CLOCK_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  clk2/clk_100hz_output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  clk2/clk_100hz_output_reg/Q
                         net (fo=2, routed)           0.067     1.697    clk2/clk_100hz_output
    SLICE_X64Y23         FDRE                                         r  clk2/clk_100hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.851     1.978    clk2/CLOCK_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  clk2/clk_100hz_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.060     1.526    clk2/clk_100hz_reg
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 count_subtaskA_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_subtaskA_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.570%)  route 0.197ns (51.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.556     1.439    CLOCK_IBUF_BUFG
    SLICE_X57Y23         FDSE                                         r  count_subtaskA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDSE (Prop_fdse_C_Q)         0.141     1.580 r  count_subtaskA_reg[0]/Q
                         net (fo=10, routed)          0.197     1.777    count_subtaskA_reg[0]
    SLICE_X55Y23         LUT4 (Prop_lut4_I1_O)        0.045     1.822 r  count_subtaskA[3]_i_2/O
                         net (fo=1, routed)           0.000     1.822    p_0_in[3]
    SLICE_X55Y23         FDSE                                         r  count_subtaskA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.822     1.949    CLOCK_IBUF_BUFG
    SLICE_X55Y23         FDSE                                         r  count_subtaskA_reg[3]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X55Y23         FDSE (Hold_fdse_C_D)         0.092     1.563    count_subtaskA_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk0/clk_1hz_output_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk0/clk_1hz_output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.555     1.438    clk0/CLOCK_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  clk0/clk_1hz_output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  clk0/clk_1hz_output_reg/Q
                         net (fo=2, routed)           0.167     1.746    clk0/clk_1hz_output
    SLICE_X57Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.791 r  clk0/clk_1hz_output_i_1/O
                         net (fo=1, routed)           0.000     1.791    clk0/clk_1hz_output_i_1_n_0
    SLICE_X57Y24         FDRE                                         r  clk0/clk_1hz_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.821     1.948    clk0/CLOCK_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  clk0/clk_1hz_output_reg/C
                         clock pessimism             -0.510     1.438    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.091     1.529    clk0/clk_1hz_output_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk1/clk_10hz_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/clk_10hz_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.581     1.464    clk1/CLOCK_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  clk1/clk_10hz_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  clk1/clk_10hz_count_reg[16]/Q
                         net (fo=2, routed)           0.118     1.723    clk1/clk_10hz_count[16]
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  clk1/clk_10hz_count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.831    clk1/clk_10hz_count0_carry__2_n_4
    SLICE_X61Y24         FDRE                                         r  clk1/clk_10hz_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.848     1.975    clk1/CLOCK_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  clk1/clk_10hz_count_reg[16]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y24         FDRE (Hold_fdre_C_D)         0.105     1.569    clk1/clk_10hz_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk2/clk_100hz_output_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/clk_100hz_output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.583     1.466    clk2/CLOCK_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  clk2/clk_100hz_output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 f  clk2/clk_100hz_output_reg/Q
                         net (fo=2, routed)           0.174     1.804    clk2/clk_100hz_output
    SLICE_X64Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.849 r  clk2/clk_100hz_output_i_1/O
                         net (fo=1, routed)           0.000     1.849    clk2/clk_100hz_output_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  clk2/clk_100hz_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.851     1.978    clk2/CLOCK_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  clk2/clk_100hz_output_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.120     1.586    clk2/clk_100hz_output_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 db2/clk0/clk_4hz_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/clk0/clk_4hz_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.554     1.437    db2/clk0/CLOCK_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  db2/clk0/clk_4hz_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  db2/clk0/clk_4hz_count_reg[12]/Q
                         net (fo=2, routed)           0.119     1.697    db2/clk0/clk_4hz_count_reg_n_0_[12]
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  db2/clk0/clk_4hz_count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.805    db2/clk0/clk_4hz_count0_carry__1_n_4
    SLICE_X53Y23         FDRE                                         r  db2/clk0/clk_4hz_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.822     1.949    db2/clk0/CLOCK_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  db2/clk0/clk_4hz_count_reg[12]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X53Y23         FDRE (Hold_fdre_C_D)         0.105     1.542    db2/clk0/clk_4hz_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 db2/clk0/clk_4hz_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/clk0/clk_4hz_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.556     1.439    db2/clk0/CLOCK_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  db2/clk0/clk_4hz_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  db2/clk0/clk_4hz_count_reg[8]/Q
                         net (fo=2, routed)           0.119     1.699    db2/clk0/clk_4hz_count_reg_n_0_[8]
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  db2/clk0/clk_4hz_count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.807    db2/clk0/clk_4hz_count0_carry__0_n_4
    SLICE_X53Y22         FDRE                                         r  db2/clk0/clk_4hz_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.824     1.951    db2/clk0/CLOCK_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  db2/clk0/clk_4hz_count_reg[8]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X53Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    db2/clk0/clk_4hz_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 db2/clk0/clk_4hz_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/clk0/clk_4hz_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.553     1.436    db2/clk0/CLOCK_IBUF_BUFG
    SLICE_X53Y24         FDRE                                         r  db2/clk0/clk_4hz_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  db2/clk0/clk_4hz_count_reg[16]/Q
                         net (fo=2, routed)           0.119     1.696    db2/clk0/clk_4hz_count_reg_n_0_[16]
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  db2/clk0/clk_4hz_count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.804    db2/clk0/clk_4hz_count0_carry__2_n_4
    SLICE_X53Y24         FDRE                                         r  db2/clk0/clk_4hz_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.821     1.948    db2/clk0/CLOCK_IBUF_BUFG
    SLICE_X53Y24         FDRE                                         r  db2/clk0/clk_4hz_count_reg[16]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X53Y24         FDRE (Hold_fdre_C_D)         0.105     1.541    db2/clk0/clk_4hz_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y18   clk0/clk_1hz_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   clk0/clk_1hz_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   clk0/clk_1hz_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   clk0/clk_1hz_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   clk0/clk_1hz_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y23   clk1/clk_10hz_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y23   clk1/clk_10hz_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y23   clk1/clk_10hz_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y23   clk1/clk_10hz_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y33   db0/clk0/clk_4hz_count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y33   db0/clk0/clk_4hz_count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y33   db0/clk0/clk_4hz_count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   count_100_111hz_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   count_100_111hz_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   count_100_111hz_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   count_100_111hz_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   count_100_111hz_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   count_100_111hz_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   count_100_111hz_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   clk1/clk_10hz_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   clk1/clk_10hz_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   clk1/clk_10hz_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y23   clk1/clk_10hz_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   clk1/clk_10hz_count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   clk1/clk_10hz_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   clk1/clk_10hz_count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   clk1/clk_10hz_count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   clk1/clk_10hz_count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   clk1/clk_10hz_count_reg[15]/C



