

================================================================
== Vitis HLS Report for 'xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_s'
================================================================
* Date:           Thu Mar 25 14:57:16 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        cornerTracker
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 3.676 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2083321|  2083321| 13.890 ms | 13.890 ms |  2083321|  2083321|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop   |  2083320|  2083320|      1929|          -|          -|  1080|    no    |
        | + Col_Loop  |     1926|     1926|         8|          1|          1|  1920|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 11 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx2g_44, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady2g_45, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradxyg_46, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %score_47, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %img_width, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %img_height, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.83ns)   --->   "%img_height_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %img_height"   --->   Operation 18 'read' 'img_height_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 3> <FIFO>
ST_1 : Operation 19 [1/1] (1.83ns)   --->   "%img_width_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %img_width"   --->   Operation 19 'read' 'img_width_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %img_height_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.83ns)   --->   "%write_ln503 = write void @_ssdm_op_Write.ap_fifo.i11P, i11 %img_height_out, i11 %img_height_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 21 'write' 'write_ln503' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %img_width_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.83ns)   --->   "%write_ln503 = write void @_ssdm_op_Write.ap_fifo.i11P, i11 %img_width_out, i11 %img_width_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 23 'write' 'write_ln503' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %score_47, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradxyg_46, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady2g_45, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx2g_44, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.65ns)   --->   "%br_ln338 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:338->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 28 'br' 'br_ln338' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.27>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = phi i11, void %entry, i11 %add_ln695, void %._crit_edge.loopexit.i"   --->   Operation 29 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.94ns)   --->   "%icmp_ln338 = icmp_eq  i11 %empty, i11 %img_height_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:338->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 30 'icmp' 'icmp_ln338' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.79ns)   --->   "%add_ln695 = add i11 %empty, i11"   --->   Operation 31 'add' 'add_ln695' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln338 = br i1 %icmp_ln338, void %.split3.i, void %.exit" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:338->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 32 'br' 'br_ln338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1"   --->   Operation 34 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln338)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.65ns)   --->   "%br_ln344 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:344->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 35 'br' 'br_ln344' <Predicate = (!icmp_ln338)> <Delay = 0.65>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln503 = ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 36 'ret' 'ret_ln503' <Predicate = (icmp_ln338)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.94>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_106 = phi i11, void %.split3.i, i11 %add_ln695_10, void %bb1"   --->   Operation 37 'phi' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.94ns)   --->   "%icmp_ln344 = icmp_eq  i11 %empty_106, i11 %img_width_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:344->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 38 'icmp' 'icmp_ln344' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.79ns)   --->   "%add_ln695_10 = add i11 %empty_106, i11"   --->   Operation 39 'add' 'add_ln695_10' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln344 = br i1 %icmp_ln344, void %bb1, void %._crit_edge.loopexit.i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:344->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 40 'br' 'br_ln344' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.83>
ST_4 : Operation 41 [1/1] (1.83ns)   --->   "%tmp_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P, i16 %gradx2g_44" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'read' 'tmp_V' <Predicate = (!icmp_ln344)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 42 [1/1] (1.83ns)   --->   "%tmp_V_3 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P, i16 %grady2g_45" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'read' 'tmp_V_3' <Predicate = (!icmp_ln344)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 43 [1/1] (1.83ns)   --->   "%tmp_V_4 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P, i16 %gradxyg_46" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'read' 'tmp_V_4' <Predicate = (!icmp_ln344)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %tmp_V, i32, i32"   --->   Operation 44 'partselect' 'trunc_ln' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln1501_1 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %tmp_V_3, i32, i32"   --->   Operation 45 'partselect' 'trunc_ln1501_1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln1501_2 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %tmp_V_4, i32, i32"   --->   Operation 46 'partselect' 'trunc_ln1501_2' <Predicate = (!icmp_ln344)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.39>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1501 = sext i14 %trunc_ln"   --->   Operation 47 'sext' 'sext_ln1501' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1501_2 = sext i14 %trunc_ln1501_1"   --->   Operation 48 'sext' 'sext_ln1501_2' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i14 %trunc_ln"   --->   Operation 49 'sext' 'sext_ln69' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln69_1 = sext i14 %trunc_ln1501_1"   --->   Operation 50 'sext' 'sext_ln69_1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_5 : Operation 51 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln69 = mul i28 %sext_ln69, i28 %sext_ln69_1"   --->   Operation 51 'mul' 'mul_ln69' <Predicate = (!icmp_ln344)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 2> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 52 [1/1] (2.39ns) (grouped into DSP with root node mul_ln1349)   --->   "%add_ln1350 = add i15 %sext_ln1501, i15 %sext_ln1501_2"   --->   Operation 52 'add' 'add_ln1350' <Predicate = (!icmp_ln344)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 2> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1349)   --->   "%sext_ln1349 = sext i15 %add_ln1350"   --->   Operation 53 'sext' 'sext_ln1349' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_5 : Operation 54 [3/3] (0.99ns) (root node of the DSP)   --->   "%mul_ln1349 = mul i30 %sext_ln1349, i30 %sext_ln1349"   --->   Operation 54 'mul' 'mul_ln1349' <Predicate = (!icmp_ln344)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 2> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.99>
ST_6 : Operation 55 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln69 = mul i28 %sext_ln69, i28 %sext_ln69_1"   --->   Operation 55 'mul' 'mul_ln69' <Predicate = (!icmp_ln344)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 2> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln69_2 = sext i14 %trunc_ln1501_2"   --->   Operation 56 'sext' 'sext_ln69_2' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_6 : Operation 57 [3/3] (0.99ns) (grouped into DSP with root node sub_ln69)   --->   "%mul_ln69_1 = mul i28 %sext_ln69_2, i28 %sext_ln69_2"   --->   Operation 57 'mul' 'mul_ln69_1' <Predicate = (!icmp_ln344)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 2> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 58 [2/3] (0.99ns) (root node of the DSP)   --->   "%mul_ln1349 = mul i30 %sext_ln1349, i30 %sext_ln1349"   --->   Operation 58 'mul' 'mul_ln1349' <Predicate = (!icmp_ln344)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 2> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.17>
ST_7 : Operation 59 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln69 = mul i28 %sext_ln69, i28 %sext_ln69_1"   --->   Operation 59 'mul' 'mul_ln69' <Predicate = (!icmp_ln344)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 2> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 60 [2/3] (0.99ns) (grouped into DSP with root node sub_ln69)   --->   "%mul_ln69_1 = mul i28 %sext_ln69_2, i28 %sext_ln69_2"   --->   Operation 60 'mul' 'mul_ln69_1' <Predicate = (!icmp_ln344)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 2> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 61 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1349 = mul i30 %sext_ln1349, i30 %sext_ln1349"   --->   Operation 61 'mul' 'mul_ln1349' <Predicate = (!icmp_ln344)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 2> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%specfucore_ln69 = specfucore void @_ssdm_op_SpecFUCore, i30 %mul_ln1349, i64, i64, i64"   --->   Operation 62 'specfucore' 'specfucore_ln69' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1349_1 = sext i30 %mul_ln1349"   --->   Operation 63 'sext' 'sext_ln1349_1' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_7 : Operation 64 [3/3] (2.17ns)   --->   "%mul_ln1349_1 = mul i43 %sext_ln1349_1, i43"   --->   Operation 64 'mul' 'mul_ln1349_1' <Predicate = (!icmp_ln344)> <Delay = 2.17> <CoreInst = "Mul_DSP">   --->   Core 6 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.17>
ST_8 : Operation 65 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln69 = mul i28 %sext_ln69, i28 %sext_ln69_1"   --->   Operation 65 'mul' 'mul_ln69' <Predicate = (!icmp_ln344)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 2> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 66 [1/3] (0.00ns) (grouped into DSP with root node sub_ln69)   --->   "%mul_ln69_1 = mul i28 %sext_ln69_2, i28 %sext_ln69_2"   --->   Operation 66 'mul' 'mul_ln69_1' <Predicate = (!icmp_ln344)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 2> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 67 [2/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln69 = sub i28 %mul_ln69, i28 %mul_ln69_1"   --->   Operation 67 'sub' 'sub_ln69' <Predicate = (!icmp_ln344)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 2> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 68 [2/3] (2.17ns)   --->   "%mul_ln1349_1 = mul i43 %sext_ln1349_1, i43"   --->   Operation 68 'mul' 'mul_ln1349_1' <Predicate = (!icmp_ln344)> <Delay = 2.17> <CoreInst = "Mul_DSP">   --->   Core 6 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.14>
ST_9 : Operation 69 [1/2] (0.64ns) (root node of the DSP)   --->   "%sub_ln69 = sub i28 %mul_ln69, i28 %mul_ln69_1"   --->   Operation 69 'sub' 'sub_ln69' <Predicate = (!icmp_ln344)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 2> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1350 = sext i28 %sub_ln69"   --->   Operation 70 'sext' 'sext_ln1350' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_9 : Operation 71 [1/3] (2.17ns)   --->   "%mul_ln1349_1 = mul i43 %sext_ln1349_1, i43"   --->   Operation 71 'mul' 'mul_ln1349_1' <Predicate = (!icmp_ln344)> <Delay = 2.17> <CoreInst = "Mul_DSP">   --->   Core 6 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%specfucore_ln1501 = specfucore void @_ssdm_op_SpecFUCore, i43 %mul_ln1349_1, i64, i64, i64"   --->   Operation 72 'specfucore' 'specfucore_ln1501' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln1501_3 = partselect i27 @_ssdm_op_PartSelect.i27.i43.i32.i32, i43 %mul_ln1349_1, i32, i32"   --->   Operation 73 'partselect' 'trunc_ln1501_3' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln385 = sext i27 %trunc_ln1501_3" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:385->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 74 'sext' 'sext_ln385' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.97ns)   --->   "%sub_ln69_1 = sub i29 %sext_ln1350, i29 %sext_ln385"   --->   Operation 75 'sub' 'sub_ln69_1' <Predicate = (!icmp_ln344)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.83>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln453 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_18" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:453]   --->   Operation 76 'specpipeline' 'specpipeline_ln453' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln453 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:453]   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln453' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln453 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:453]   --->   Operation 78 'specloopname' 'specloopname_ln453' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:381->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 79 'specregionbegin' 'rbegin1_i' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%rend2_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin1_i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:384->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 80 'specregionend' 'rend2_i' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:384->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 81 'specregionbegin' 'rbegin_i' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin_i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:385->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503]   --->   Operation 82 'specregionend' 'rend_i' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln167 = sext i29 %sub_ln69_1" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 83 'sext' 'sext_ln167' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (1.83ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P, i32 %score_47, i32 %sext_ln167" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 84 'write' 'write_ln167' <Predicate = (!icmp_ln344)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 85 'br' 'br_ln0' <Predicate = (!icmp_ln344)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 86 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.67ns, clock uncertainty: 1.8ns.

 <State 1>: 3.68ns
The critical path consists of the following:
	fifo read on port 'img_height' [15]  (1.84 ns)
	fifo write on port 'img_height_out' (/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503) [18]  (1.84 ns)

 <State 2>: 1.28ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('add_ln695') [27]  (0 ns)
	'icmp' operation ('icmp_ln338', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:338->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503) [28]  (0.944 ns)
	blocking operation 0.335 ns on control path)

 <State 3>: 0.944ns
The critical path consists of the following:
	'phi' operation ('empty_106') with incoming values : ('add_ln695_10') [36]  (0 ns)
	'icmp' operation ('icmp_ln344', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_harris_utils.hpp:344->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:503) [37]  (0.944 ns)

 <State 4>: 1.84ns
The critical path consists of the following:
	fifo read on port 'gradx2g_44' (/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [44]  (1.84 ns)

 <State 5>: 3.39ns
The critical path consists of the following:
	'add' operation of DSP[62] ('add_ln1350') [59]  (2.4 ns)
	'mul' operation of DSP[62] ('mul_ln1349') [62]  (0.996 ns)

 <State 6>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[57] ('mul_ln69_1') [56]  (0.996 ns)

 <State 7>: 2.17ns
The critical path consists of the following:
	'mul' operation of DSP[62] ('mul_ln1349') [62]  (0 ns)
	'mul' operation ('mul_ln1349_1') [67]  (2.17 ns)

 <State 8>: 2.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln1349_1') [67]  (2.17 ns)

 <State 9>: 3.15ns
The critical path consists of the following:
	'mul' operation ('mul_ln1349_1') [67]  (2.17 ns)
	'sub' operation ('sub_ln69_1') [72]  (0.975 ns)

 <State 10>: 1.84ns
The critical path consists of the following:
	fifo write on port 'score_47' (/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [74]  (1.84 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
