TimeQuest Timing Analyzer report for top
Fri Feb 27 13:06:40 2015
Quartus II 32-bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u1|u1|altpll_component|pll|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'OSC_50'
 15. Slow 1200mV 85C Model Setup: 'u1|u1|altpll_component|pll|clk[2]'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'OSC_50'
 18. Slow 1200mV 85C Model Hold: 'u1|u1|altpll_component|pll|clk[2]'
 19. Slow 1200mV 85C Model Hold: 'u1|u1|altpll_component|pll|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Recovery: 'u1|u1|altpll_component|pll|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'OSC_50'
 23. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'u1|u1|altpll_component|pll|clk[0]'
 26. Slow 1200mV 85C Model Removal: 'OSC_50'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'u1|u1|altpll_component|pll|clk[0]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'OSC_50'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'u1|u1|altpll_component|pll|clk[2]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Output Enable Times
 36. Minimum Output Enable Times
 37. Output Disable Times
 38. Minimum Output Disable Times
 39. Slow 1200mV 85C Model Metastability Report
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'u1|u1|altpll_component|pll|clk[0]'
 47. Slow 1200mV 0C Model Setup: 'OSC_50'
 48. Slow 1200mV 0C Model Setup: 'u1|u1|altpll_component|pll|clk[2]'
 49. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 50. Slow 1200mV 0C Model Hold: 'OSC_50'
 51. Slow 1200mV 0C Model Hold: 'u1|u1|altpll_component|pll|clk[2]'
 52. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 53. Slow 1200mV 0C Model Hold: 'u1|u1|altpll_component|pll|clk[0]'
 54. Slow 1200mV 0C Model Recovery: 'u1|u1|altpll_component|pll|clk[0]'
 55. Slow 1200mV 0C Model Recovery: 'OSC_50'
 56. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 57. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 58. Slow 1200mV 0C Model Removal: 'u1|u1|altpll_component|pll|clk[0]'
 59. Slow 1200mV 0C Model Removal: 'OSC_50'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'u1|u1|altpll_component|pll|clk[0]'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'OSC_50'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'u1|u1|altpll_component|pll|clk[2]'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 64. Setup Times
 65. Hold Times
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Output Enable Times
 69. Minimum Output Enable Times
 70. Output Disable Times
 71. Minimum Output Disable Times
 72. Slow 1200mV 0C Model Metastability Report
 73. Fast 1200mV 0C Model Setup Summary
 74. Fast 1200mV 0C Model Hold Summary
 75. Fast 1200mV 0C Model Recovery Summary
 76. Fast 1200mV 0C Model Removal Summary
 77. Fast 1200mV 0C Model Minimum Pulse Width Summary
 78. Fast 1200mV 0C Model Setup: 'u1|u1|altpll_component|pll|clk[0]'
 79. Fast 1200mV 0C Model Setup: 'OSC_50'
 80. Fast 1200mV 0C Model Setup: 'u1|u1|altpll_component|pll|clk[2]'
 81. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 82. Fast 1200mV 0C Model Hold: 'OSC_50'
 83. Fast 1200mV 0C Model Hold: 'u1|u1|altpll_component|pll|clk[2]'
 84. Fast 1200mV 0C Model Hold: 'u1|u1|altpll_component|pll|clk[0]'
 85. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 86. Fast 1200mV 0C Model Recovery: 'u1|u1|altpll_component|pll|clk[0]'
 87. Fast 1200mV 0C Model Recovery: 'OSC_50'
 88. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 89. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 90. Fast 1200mV 0C Model Removal: 'u1|u1|altpll_component|pll|clk[0]'
 91. Fast 1200mV 0C Model Removal: 'OSC_50'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'u1|u1|altpll_component|pll|clk[0]'
 93. Fast 1200mV 0C Model Minimum Pulse Width: 'OSC_50'
 94. Fast 1200mV 0C Model Minimum Pulse Width: 'u1|u1|altpll_component|pll|clk[2]'
 95. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 96. Setup Times
 97. Hold Times
 98. Clock to Output Times
 99. Minimum Clock to Output Times
100. Output Enable Times
101. Minimum Output Enable Times
102. Output Disable Times
103. Minimum Output Disable Times
104. Fast 1200mV 0C Model Metastability Report
105. Multicorner Timing Analysis Summary
106. Setup Times
107. Hold Times
108. Clock to Output Times
109. Minimum Clock to Output Times
110. Board Trace Model Assignments
111. Input Transition Times
112. Signal Integrity Metrics (Slow 1200mv 0c Model)
113. Signal Integrity Metrics (Slow 1200mv 85c Model)
114. Signal Integrity Metrics (Fast 1200mv 0c Model)
115. Setup Transfers
116. Hold Transfers
117. Recovery Transfers
118. Removal Transfers
119. Report TCCS
120. Report RSKM
121. Unconstrained Paths
122. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; top                                                 ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.32        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.6%      ;
;     Processors 3-4         ;   9.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; top.sdc       ; OK     ; Fri Feb 27 13:06:20 2015 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                  ;
+-----------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; Clock Name                        ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                              ; Targets                               ;
+-----------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; altera_reserved_tck               ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { altera_reserved_tck }               ;
; OSC_50                            ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { OSC_50 }                            ;
; u1|u1|altpll_component|pll|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; OSC_50 ; u1|u1|altpll_component|pll|inclk[0] ; { u1|u1|altpll_component|pll|clk[0] } ;
; u1|u1|altpll_component|pll|clk[2] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; OSC_50 ; u1|u1|altpll_component|pll|inclk[0] ; { u1|u1|altpll_component|pll|clk[2] } ;
+-----------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                     ;
+-----------+-----------------+-----------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                        ; Note ;
+-----------+-----------------+-----------------------------------+------+
; 75.35 MHz ; 75.35 MHz       ; OSC_50                            ;      ;
; 83.11 MHz ; 83.11 MHz       ; altera_reserved_tck               ;      ;
; 97.82 MHz ; 97.82 MHz       ; u1|u1|altpll_component|pll|clk[0] ;      ;
; 108.3 MHz ; 108.3 MHz       ; u1|u1|altpll_component|pll|clk[2] ;      ;
+-----------+-----------------+-----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                        ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; u1|u1|altpll_component|pll|clk[0] ; -0.223 ; -0.236        ;
; OSC_50                            ; 6.729  ; 0.000         ;
; u1|u1|altpll_component|pll|clk[2] ; 14.732 ; 0.000         ;
; altera_reserved_tck               ; 43.984 ; 0.000         ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                        ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; OSC_50                            ; 0.282 ; 0.000         ;
; u1|u1|altpll_component|pll|clk[2] ; 0.349 ; 0.000         ;
; u1|u1|altpll_component|pll|clk[0] ; 0.357 ; 0.000         ;
; altera_reserved_tck               ; 0.401 ; 0.000         ;
+-----------------------------------+-------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; u1|u1|altpll_component|pll|clk[0] ; 7.257  ; 0.000         ;
; OSC_50                            ; 12.132 ; 0.000         ;
; altera_reserved_tck               ; 48.539 ; 0.000         ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                     ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; altera_reserved_tck               ; 1.196 ; 0.000         ;
; u1|u1|altpll_component|pll|clk[0] ; 1.681 ; 0.000         ;
; OSC_50                            ; 5.706 ; 0.000         ;
+-----------------------------------+-------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary          ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; u1|u1|altpll_component|pll|clk[0] ; 4.615  ; 0.000         ;
; OSC_50                            ; 9.455  ; 0.000         ;
; u1|u1|altpll_component|pll|clk[2] ; 19.697 ; 0.000         ;
; altera_reserved_tck               ; 49.483 ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u1|u1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                               ;
+--------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                                             ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.223 ; control:u142|state.state_and4  ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.121     ; 10.100     ;
; -0.214 ; control:u142|state.state_sr4   ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.121     ; 10.091     ;
; -0.033 ; control:u142|state.state_sl4   ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.121     ; 9.910      ;
; -0.013 ; control:u142|state.state_and4  ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.077      ; 9.866      ;
; -0.008 ; control:u142|state.state_sub2  ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.119     ; 9.887      ;
; -0.004 ; control:u142|state.state_sr4   ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.077      ; 9.857      ;
; 0.000  ; control:u142|state.state_div2  ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.119     ; 9.879      ;
; 0.066  ; control:u142|state.state_and4  ; register:u9|data_out[14]~_Duplicate_1                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.076      ; 9.786      ;
; 0.075  ; control:u142|state.state_sr4   ; register:u9|data_out[14]~_Duplicate_1                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.076      ; 9.777      ;
; 0.084  ; control:u142|state.state_or4   ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.121     ; 9.793      ;
; 0.084  ; control:u142|state.state_and4  ; register:u9|data_out[23]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.072      ; 9.764      ;
; 0.093  ; control:u142|state.state_sr4   ; register:u9|data_out[23]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.072      ; 9.755      ;
; 0.118  ; control:u142|state.state_blt2  ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.103     ; 9.777      ;
; 0.127  ; control:u142|state.state_sr2   ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.103     ; 9.768      ;
; 0.133  ; control:u142|state.state_and4  ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a42~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.254      ; 10.159     ;
; 0.142  ; control:u142|state.state_sr4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a42~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.254      ; 10.150     ;
; 0.149  ; control:u142|state.state_and4  ; register:u9|data_out[25]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.072      ; 9.699      ;
; 0.158  ; control:u142|state.state_sr4   ; register:u9|data_out[25]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.072      ; 9.690      ;
; 0.167  ; control:u142|state.state_and4  ; register:u10|data_out[3]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.120     ; 9.711      ;
; 0.176  ; control:u142|state.state_sr4   ; register:u10|data_out[3]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.120     ; 9.702      ;
; 0.177  ; control:u142|state.state_sl4   ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.077      ; 9.676      ;
; 0.184  ; control:u142|state.state_mult2 ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.119     ; 9.695      ;
; 0.201  ; register:u27|data_out[21]      ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 9.705      ;
; 0.202  ; control:u142|state.state_sub2  ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.079      ; 9.653      ;
; 0.206  ; control:u142|state.state_not2  ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.106     ; 9.686      ;
; 0.208  ; register:u27|data_out[23]      ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 9.698      ;
; 0.210  ; control:u142|state.state_be4   ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.099     ; 9.689      ;
; 0.210  ; control:u142|state.state_div2  ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.079      ; 9.645      ;
; 0.212  ; control:u142|state.state_cpfa3 ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.099     ; 9.687      ;
; 0.213  ; control:u142|state.state_or2   ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.106     ; 9.679      ;
; 0.215  ; register:u27|data_out[6]       ; register:u10|data_out[2]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.536     ; 9.247      ;
; 0.237  ; register:u27|data_out[13]      ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.561     ; 9.200      ;
; 0.245  ; register:u27|data_out[30]      ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.561     ; 9.192      ;
; 0.250  ; control:u142|state.state_and4  ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a2~porta_address_reg0  ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.252      ; 10.040     ;
; 0.252  ; control:u142|state.state_and4  ; register:u9|data_out[17]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.077      ; 9.601      ;
; 0.256  ; control:u142|state.state_sl4   ; register:u9|data_out[14]~_Duplicate_1                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.076      ; 9.596      ;
; 0.259  ; control:u142|state.state_sr4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a2~porta_address_reg0  ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.252      ; 10.031     ;
; 0.260  ; control:u142|state.state_and4  ; register:u9|data_out[30]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.072      ; 9.588      ;
; 0.260  ; control:u142|state.state_sr4   ; register:u27|data_out[19]                                                                                                           ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.103     ; 9.635      ;
; 0.261  ; control:u142|state.state_sr4   ; register:u9|data_out[17]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.077      ; 9.592      ;
; 0.261  ; control:u142|state.state_and4  ; register:u27|data_out[19]                                                                                                           ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.103     ; 9.634      ;
; 0.268  ; register:u27|data_out[29]      ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.098     ; 9.632      ;
; 0.269  ; control:u142|state.state_sr4   ; register:u9|data_out[30]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.072      ; 9.579      ;
; 0.274  ; register:u27|data_out[25]      ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.098     ; 9.626      ;
; 0.274  ; control:u142|state.state_sl4   ; register:u9|data_out[23]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.072      ; 9.574      ;
; 0.276  ; control:u142|state.state_and4  ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a12~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.263      ; 10.025     ;
; 0.281  ; control:u142|state.state_sub2  ; register:u9|data_out[14]~_Duplicate_1                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.078      ; 9.573      ;
; 0.282  ; register:u27|data_out[24]      ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.099     ; 9.617      ;
; 0.283  ; control:u142|state.state_and4  ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a39~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.224      ; 9.979      ;
; 0.285  ; control:u142|state.state_and4  ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a21~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.218      ; 9.971      ;
; 0.285  ; control:u142|state.state_sr4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a12~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.263      ; 10.016     ;
; 0.289  ; control:u142|state.state_div2  ; register:u9|data_out[14]~_Duplicate_1                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.078      ; 9.565      ;
; 0.292  ; register:u27|data_out[28]      ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.099     ; 9.607      ;
; 0.292  ; control:u142|state.state_and4  ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a56~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.259      ; 10.005     ;
; 0.292  ; control:u142|state.state_sr4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a39~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.224      ; 9.970      ;
; 0.293  ; control:u142|state.state_and4  ; out_port:u45|register:u1|data_out[14]                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.256      ; 9.961      ;
; 0.294  ; control:u142|state.state_or4   ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.077      ; 9.559      ;
; 0.294  ; control:u142|state.state_sr4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a21~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.218      ; 9.962      ;
; 0.296  ; control:u142|state.state_and4  ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a24~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.261      ; 10.003     ;
; 0.299  ; control:u142|state.state_add2  ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.119     ; 9.580      ;
; 0.299  ; control:u142|state.state_sub2  ; register:u9|data_out[23]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.074      ; 9.551      ;
; 0.301  ; control:u142|state.state_sr4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a56~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.259      ; 9.996      ;
; 0.302  ; control:u142|state.state_sr4   ; out_port:u45|register:u1|data_out[14]                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.256      ; 9.952      ;
; 0.305  ; control:u142|state.state_and4  ; out_port:u135|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.262      ; 9.955      ;
; 0.305  ; control:u142|state.state_be2   ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.103     ; 9.590      ;
; 0.305  ; control:u142|state.state_sr4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a24~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.261      ; 9.994      ;
; 0.307  ; control:u142|state.state_div2  ; register:u9|data_out[23]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.074      ; 9.543      ;
; 0.308  ; control:u142|state.state_and4  ; register:u12|data_out[23]                                                                                                           ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.298      ; 9.988      ;
; 0.310  ; control:u142|state.state_mult4 ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.106     ; 9.582      ;
; 0.310  ; control:u142|state.state_and4  ; register:u10|data_out[14]                                                                                                           ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.122     ; 9.566      ;
; 0.314  ; control:u142|state.state_sr4   ; out_port:u135|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.262      ; 9.946      ;
; 0.317  ; control:u142|state.state_sr4   ; register:u12|data_out[23]                                                                                                           ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.298      ; 9.979      ;
; 0.318  ; control:u142|state.state_div4  ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.106     ; 9.574      ;
; 0.319  ; control:u142|state.state_sr4   ; register:u10|data_out[14]                                                                                                           ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.122     ; 9.557      ;
; 0.321  ; control:u142|state.state_and4  ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a43~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.263      ; 9.980      ;
; 0.323  ; register:u27|data_out[17]      ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.096     ; 9.579      ;
; 0.323  ; control:u142|state.state_and4  ; register:u9|data_out[17]~_Duplicate_1                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.076      ; 9.529      ;
; 0.323  ; control:u142|state.state_sl4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a42~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.254      ; 9.969      ;
; 0.326  ; control:u142|state.state_and4  ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a29~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.281      ; 9.993      ;
; 0.328  ; control:u142|state.state_blt2  ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.095      ; 9.543      ;
; 0.330  ; control:u142|state.state_sr4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a43~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.263      ; 9.971      ;
; 0.332  ; control:u142|state.state_sr4   ; register:u9|data_out[17]~_Duplicate_1                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.076      ; 9.520      ;
; 0.334  ; register:u27|data_out[18]      ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.096     ; 9.568      ;
; 0.335  ; control:u142|state.state_sr4   ; register:u10|data_out[2]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.120     ; 9.543      ;
; 0.335  ; control:u142|state.state_sr4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a29~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.281      ; 9.984      ;
; 0.336  ; control:u142|state.state_and4  ; register:u10|data_out[2]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.120     ; 9.542      ;
; 0.337  ; control:u142|state.state_sr4   ; out_port:u56|register:u1|data_out[4]                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.283      ; 9.944      ;
; 0.337  ; control:u142|state.state_sr2   ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.095      ; 9.534      ;
; 0.338  ; control:u142|state.state_and4  ; out_port:u56|register:u1|data_out[4]                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.283      ; 9.943      ;
; 0.339  ; control:u142|state.state_sl4   ; register:u9|data_out[25]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.072      ; 9.509      ;
; 0.341  ; control:u142|state.state_and4  ; register:u10|data_out[0]~_Duplicate_84                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.105     ; 9.552      ;
; 0.348  ; control:u142|state.state_sub2  ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a42~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.256      ; 9.946      ;
; 0.350  ; control:u142|state.state_sr4   ; register:u10|data_out[0]~_Duplicate_84                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.105     ; 9.543      ;
; 0.354  ; control:u142|state.state_and4  ; register:u10|data_out[0]~_Duplicate_48                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.105     ; 9.539      ;
; 0.356  ; control:u142|state.state_div2  ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a42~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.256      ; 9.938      ;
; 0.357  ; control:u142|state.state_sl4   ; register:u10|data_out[3]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.120     ; 9.521      ;
; 0.359  ; control:u142|state.state_and4  ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a51~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.247      ; 9.926      ;
; 0.363  ; register:u27|data_out[21]      ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.106      ; 9.519      ;
; 0.363  ; control:u142|state.state_sr4   ; register:u10|data_out[0]~_Duplicate_48                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.105     ; 9.530      ;
; 0.364  ; control:u142|state.state_sub2  ; register:u9|data_out[25]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.074      ; 9.486      ;
+--------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'OSC_50'                                                                                                                                  ;
+-------+----------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.729 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.058      ; 13.105     ;
; 6.731 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.058      ; 13.103     ;
; 6.852 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u4|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; 0.059      ; 12.983     ;
; 6.854 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u4|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; 0.059      ; 12.981     ;
; 6.870 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.073      ; 12.979     ;
; 6.909 ; usb:u96|control:u57|state.state_decode ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.058      ; 12.925     ;
; 6.914 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u4|data_out[11]~_Duplicate_2   ; OSC_50       ; OSC_50      ; 20.000       ; -0.139     ; 12.945     ;
; 6.916 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u4|data_out[11]~_Duplicate_2   ; OSC_50       ; OSC_50      ; 20.000       ; -0.139     ; 12.943     ;
; 6.952 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u5|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.137     ; 12.909     ;
; 6.954 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u5|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.137     ; 12.907     ;
; 6.993 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u4|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; 0.074      ; 12.857     ;
; 7.031 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.058      ; 12.803     ;
; 7.032 ; usb:u96|control:u57|state.state_decode ; usb:u96|register:u4|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; 0.059      ; 12.803     ;
; 7.055 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u4|data_out[11]~_Duplicate_2   ; OSC_50       ; OSC_50      ; 20.000       ; -0.124     ; 12.819     ;
; 7.093 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u5|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.122     ; 12.783     ;
; 7.094 ; usb:u96|control:u57|state.state_decode ; usb:u96|register:u4|data_out[11]~_Duplicate_2   ; OSC_50       ; OSC_50      ; 20.000       ; -0.139     ; 12.765     ;
; 7.132 ; usb:u96|control:u57|state.state_decode ; usb:u96|register:u5|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.137     ; 12.729     ;
; 7.154 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|register:u4|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; 0.059      ; 12.681     ;
; 7.167 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|inout_port:u52|register:u3|data_out[11] ; OSC_50       ; OSC_50      ; 20.000       ; -0.125     ; 12.706     ;
; 7.169 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|inout_port:u52|register:u3|data_out[11] ; OSC_50       ; OSC_50      ; 20.000       ; -0.125     ; 12.704     ;
; 7.178 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u3|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.102     ; 12.718     ;
; 7.179 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u8|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.102     ; 12.717     ;
; 7.180 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u6|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.089     ; 12.729     ;
; 7.180 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u3|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.102     ; 12.716     ;
; 7.181 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u8|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.102     ; 12.715     ;
; 7.182 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u6|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.089     ; 12.727     ;
; 7.184 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u9|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.135     ; 12.679     ;
; 7.185 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u7|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.104     ; 12.709     ;
; 7.185 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|out_port:u41|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.079     ; 12.734     ;
; 7.186 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u9|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.135     ; 12.677     ;
; 7.187 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u7|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.104     ; 12.707     ;
; 7.187 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|out_port:u41|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.079     ; 12.732     ;
; 7.216 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|register:u4|data_out[11]~_Duplicate_2   ; OSC_50       ; OSC_50      ; 20.000       ; -0.139     ; 12.643     ;
; 7.254 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|register:u5|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.137     ; 12.607     ;
; 7.272 ; usb:u96|control:u57|state.state_sub6   ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.060      ; 12.564     ;
; 7.279 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|out_port:u42|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.077     ; 12.642     ;
; 7.281 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|out_port:u42|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.077     ; 12.640     ;
; 7.308 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|inout_port:u52|register:u3|data_out[11] ; OSC_50       ; OSC_50      ; 20.000       ; -0.110     ; 12.580     ;
; 7.319 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u3|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.087     ; 12.592     ;
; 7.320 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u8|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.087     ; 12.591     ;
; 7.321 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u6|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.074     ; 12.603     ;
; 7.325 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u9|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.120     ; 12.553     ;
; 7.326 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u7|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.089     ; 12.583     ;
; 7.326 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|out_port:u41|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.064     ; 12.608     ;
; 7.344 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|out_port:u42|register:u1|data_out[11]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.100     ; 12.554     ;
; 7.346 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|out_port:u42|register:u1|data_out[11]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.100     ; 12.552     ;
; 7.347 ; usb:u96|control:u57|state.state_decode ; usb:u96|inout_port:u52|register:u3|data_out[11] ; OSC_50       ; OSC_50      ; 20.000       ; -0.125     ; 12.526     ;
; 7.358 ; usb:u96|control:u57|state.state_decode ; usb:u96|register:u3|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.102     ; 12.538     ;
; 7.359 ; usb:u96|control:u57|state.state_decode ; usb:u96|register:u8|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.102     ; 12.537     ;
; 7.360 ; usb:u96|control:u57|state.state_decode ; usb:u96|register:u6|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.089     ; 12.549     ;
; 7.364 ; usb:u96|control:u57|state.state_decode ; usb:u96|register:u9|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.135     ; 12.499     ;
; 7.365 ; usb:u96|control:u57|state.state_decode ; usb:u96|register:u7|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.104     ; 12.529     ;
; 7.365 ; usb:u96|control:u57|state.state_decode ; usb:u96|out_port:u41|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.079     ; 12.554     ;
; 7.395 ; usb:u96|control:u57|state.state_sub6   ; usb:u96|register:u4|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; 0.061      ; 12.442     ;
; 7.420 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|out_port:u42|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.062     ; 12.516     ;
; 7.457 ; usb:u96|control:u57|state.state_sub6   ; usb:u96|register:u4|data_out[11]~_Duplicate_2   ; OSC_50       ; OSC_50      ; 20.000       ; -0.137     ; 12.404     ;
; 7.459 ; usb:u96|control:u57|state.state_call2  ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.061      ; 12.378     ;
; 7.459 ; usb:u96|control:u57|state.state_decode ; usb:u96|out_port:u42|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.077     ; 12.462     ;
; 7.465 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u4|data_out[8]~_Duplicate_1    ; OSC_50       ; OSC_50      ; 20.000       ; 0.058      ; 12.369     ;
; 7.467 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u4|data_out[8]~_Duplicate_1    ; OSC_50       ; OSC_50      ; 20.000       ; 0.058      ; 12.367     ;
; 7.469 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|inout_port:u52|register:u3|data_out[11] ; OSC_50       ; OSC_50      ; 20.000       ; -0.125     ; 12.404     ;
; 7.480 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|register:u3|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.102     ; 12.416     ;
; 7.481 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|register:u8|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.102     ; 12.415     ;
; 7.482 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|register:u6|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.089     ; 12.427     ;
; 7.483 ; usb:u96|register:u5|data_out[2]        ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.118      ; 12.411     ;
; 7.485 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|out_port:u42|register:u1|data_out[11]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.085     ; 12.428     ;
; 7.486 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|register:u9|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.135     ; 12.377     ;
; 7.487 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|register:u7|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.104     ; 12.407     ;
; 7.487 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|out_port:u41|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.079     ; 12.432     ;
; 7.495 ; usb:u96|control:u57|state.state_sub6   ; usb:u96|register:u5|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.135     ; 12.368     ;
; 7.523 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u4|data_out[8]~_Duplicate_1    ; OSC_50       ; OSC_50      ; 20.000       ; 0.073      ; 12.326     ;
; 7.524 ; usb:u96|control:u57|state.state_decode ; usb:u96|out_port:u42|register:u1|data_out[11]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.100     ; 12.374     ;
; 7.534 ; usb:u96|control:u57|state.state_cpfa4  ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.060      ; 12.302     ;
; 7.581 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|out_port:u42|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.077     ; 12.340     ;
; 7.582 ; usb:u96|control:u57|state.state_call2  ; usb:u96|register:u4|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; 0.062      ; 12.256     ;
; 7.606 ; usb:u96|register:u5|data_out[2]        ; usb:u96|register:u4|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; 0.119      ; 12.289     ;
; 7.613 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|out_port:u41|register:u1|data_out[11]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.092     ; 12.293     ;
; 7.615 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|out_port:u41|register:u1|data_out[11]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.092     ; 12.291     ;
; 7.616 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u9|data_out[8]                 ; OSC_50       ; OSC_50      ; 20.000       ; -0.099     ; 12.283     ;
; 7.618 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u9|data_out[8]                 ; OSC_50       ; OSC_50      ; 20.000       ; -0.099     ; 12.281     ;
; 7.644 ; usb:u96|control:u57|state.state_call2  ; usb:u96|register:u4|data_out[11]~_Duplicate_2   ; OSC_50       ; OSC_50      ; 20.000       ; -0.136     ; 12.218     ;
; 7.645 ; usb:u96|control:u57|state.state_decode ; usb:u96|register:u4|data_out[8]~_Duplicate_1    ; OSC_50       ; OSC_50      ; 20.000       ; 0.058      ; 12.189     ;
; 7.646 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|out_port:u42|register:u1|data_out[11]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.100     ; 12.252     ;
; 7.657 ; usb:u96|control:u57|state.state_cpfa4  ; usb:u96|register:u4|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; 0.061      ; 12.180     ;
; 7.668 ; usb:u96|register:u5|data_out[2]        ; usb:u96|register:u4|data_out[11]~_Duplicate_2   ; OSC_50       ; OSC_50      ; 20.000       ; -0.079     ; 12.251     ;
; 7.674 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u9|data_out[8]                 ; OSC_50       ; OSC_50      ; 20.000       ; -0.084     ; 12.240     ;
; 7.682 ; usb:u96|control:u57|state.state_call2  ; usb:u96|register:u5|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.134     ; 12.182     ;
; 7.706 ; usb:u96|register:u5|data_out[2]        ; usb:u96|register:u5|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.077     ; 12.215     ;
; 7.710 ; usb:u96|control:u57|state.state_sub6   ; usb:u96|inout_port:u52|register:u3|data_out[11] ; OSC_50       ; OSC_50      ; 20.000       ; -0.123     ; 12.165     ;
; 7.715 ; usb:u96|control:u57|state.state_add6   ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.060      ; 12.121     ;
; 7.719 ; usb:u96|control:u57|state.state_cpfa4  ; usb:u96|register:u4|data_out[11]~_Duplicate_2   ; OSC_50       ; OSC_50      ; 20.000       ; -0.137     ; 12.142     ;
; 7.721 ; usb:u96|control:u57|state.state_sub6   ; usb:u96|register:u3|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.100     ; 12.177     ;
; 7.722 ; usb:u96|control:u57|state.state_sub6   ; usb:u96|register:u8|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.100     ; 12.176     ;
; 7.723 ; usb:u96|control:u57|state.state_sub6   ; usb:u96|register:u6|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.087     ; 12.188     ;
; 7.727 ; usb:u96|control:u57|state.state_sub6   ; usb:u96|register:u9|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.133     ; 12.138     ;
; 7.728 ; usb:u96|control:u57|state.state_sub6   ; usb:u96|register:u7|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.102     ; 12.168     ;
; 7.728 ; usb:u96|control:u57|state.state_sub6   ; usb:u96|out_port:u41|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.077     ; 12.193     ;
; 7.754 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|out_port:u41|register:u1|data_out[11]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.077     ; 12.167     ;
; 7.757 ; usb:u96|control:u57|state.state_cpfa4  ; usb:u96|register:u5|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.135     ; 12.106     ;
; 7.767 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|register:u4|data_out[8]~_Duplicate_1    ; OSC_50       ; OSC_50      ; 20.000       ; 0.058      ; 12.067     ;
+-------+----------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u1|u1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 14.732 ; i2c_config:u77|i2c_audio_done                                                                                                                                                    ; microphone:u82|cpu_state.cpu_state_response                                                                                                                        ; OSC_50                            ; u1|u1|altpll_component|pll|clk[2] ; 20.000       ; -3.286     ; 1.930      ;
; 14.755 ; i2c_config:u77|i2c_audio_done                                                                                                                                                    ; microphone:u82|cpu_state.cpu_state_idle                                                                                                                            ; OSC_50                            ; u1|u1|altpll_component|pll|clk[2] ; 20.000       ; -3.286     ; 1.907      ;
; 14.792 ; i2c_config:u77|i2c_audio_done                                                                                                                                                    ; speaker:u78|cpu_state.cpu_state_add                                                                                                                                ; OSC_50                            ; u1|u1|altpll_component|pll|clk[2] ; 20.000       ; -3.286     ; 1.870      ;
; 15.168 ; i2c_config:u77|i2c_audio_done                                                                                                                                                    ; speaker:u78|cpu_state.cpu_state_idle                                                                                                                               ; OSC_50                            ; u1|u1|altpll_component|pll|clk[2] ; 20.000       ; -3.286     ; 1.494      ;
; 30.766 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_address_reg0                                    ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.068     ; 9.204      ;
; 31.098 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|lowercase_out[1]                                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.437     ; 8.463      ;
; 31.357 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|lowercase_out[3]                                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.439     ; 8.202      ;
; 31.430 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|lowercase_out[7]                                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.439     ; 8.129      ;
; 31.646 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|lowercase_out[2]                                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.437     ; 7.915      ;
; 31.797 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|lowercase_out[4]                                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.439     ; 7.762      ;
; 31.809 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|lowercase_out[6]                                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.439     ; 7.750      ;
; 32.034 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|lowercase_out[5]                                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.439     ; 7.525      ;
; 32.342 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|state.state_shift_pressed                                                                                                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.432     ; 7.224      ;
; 32.342 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|state.state_check                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.432     ; 7.224      ;
; 32.347 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|state.state_extended                                                                                                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.433     ; 7.218      ;
; 32.396 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|lowercase_out[0]                                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.439     ; 7.163      ;
; 32.942 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|state.state_break                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.433     ; 6.623      ;
; 32.996 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|state.state_shift_released                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.433     ; 6.569      ;
; 33.043 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|state.state_extended_ignorebyte                                                                                                                   ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.433     ; 6.522      ;
; 33.123 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|state.state_break_check                                                                                                                           ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.432     ; 6.443      ;
; 34.426 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|buf_in[7]                                                                                                                           ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.071     ; 5.501      ;
; 34.426 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|buf_in[6]                                                                                                                           ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.071     ; 5.501      ;
; 34.426 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|buf_in[5]                                                                                                                           ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.071     ; 5.501      ;
; 34.426 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|buf_in[4]                                                                                                                           ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.071     ; 5.501      ;
; 34.426 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|buf_in[3]                                                                                                                           ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.071     ; 5.501      ;
; 34.426 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|buf_in[2]                                                                                                                           ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.071     ; 5.501      ;
; 34.426 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|buf_in[1]                                                                                                                           ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.071     ; 5.501      ;
; 34.426 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|buf_in[0]                                                                                                                           ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.071     ; 5.501      ;
; 34.616 ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_we_reg                                                        ; ps2_keyboard:u65|ps2_ascii_sync[6]                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.452     ; 4.930      ;
; 34.623 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data1                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.073     ; 5.302      ;
; 34.623 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data2                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.073     ; 5.302      ;
; 34.623 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data3                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.073     ; 5.302      ;
; 34.623 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data4                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.073     ; 5.302      ;
; 34.623 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data5                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.073     ; 5.302      ;
; 34.623 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data6                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.073     ; 5.302      ;
; 34.623 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data7                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.073     ; 5.302      ;
; 34.623 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_parity                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.073     ; 5.302      ;
; 34.750 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_stop                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.074     ; 5.174      ;
; 34.750 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_start                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.074     ; 5.174      ;
; 34.757 ; ps2_keyboard:u65|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_bjv:auto_generated|ram_block1a0~porta_address_reg0                                                        ; ps2_keyboard:u65|ps2_ascii_sync[5]                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.447     ; 4.794      ;
; 34.774 ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_we_reg                                                        ; ps2_keyboard:u65|ps2_ascii_sync[5]                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.452     ; 4.772      ;
; 34.807 ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_we_reg                                                        ; ps2_keyboard:u65|state.state_idle                                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.442     ; 4.749      ;
; 34.845 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[0] ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.086     ; 5.067      ;
; 34.845 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[1] ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.086     ; 5.067      ;
; 34.845 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[2] ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.086     ; 5.067      ;
; 34.845 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[3] ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.086     ; 5.067      ;
; 34.845 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[4] ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.086     ; 5.067      ;
; 34.901 ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_we_reg                                                        ; ps2_keyboard:u65|ps2_ascii_sync[4]                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.448     ; 4.649      ;
; 34.915 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.086     ; 4.997      ;
; 34.915 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.086     ; 4.997      ;
; 34.915 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.086     ; 4.997      ;
; 34.915 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.086     ; 4.997      ;
; 34.915 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.086     ; 4.997      ;
; 34.960 ; ps2_keyboard:u65|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_bjv:auto_generated|ram_block1a0~porta_address_reg0                                                        ; ps2_keyboard:u65|ps2_ascii_sync[6]                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.447     ; 4.591      ;
; 35.000 ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_we_reg                                                        ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.071     ; 4.967      ;
; 35.018 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|rd_ptr_lsb                                ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.087     ; 4.893      ;
; 35.099 ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_we_reg                                                        ; ps2_keyboard:u65|ps2_ascii_sync[1]                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.446     ; 4.453      ;
; 35.100 ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_we_reg                                                        ; ps2_keyboard:u65|ps2_ascii_sync[3]                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.446     ; 4.452      ;
; 35.102 ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_we_reg                                                        ; ps2_keyboard:u65|ps2_ascii_sync[0]                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.446     ; 4.450      ;
; 35.139 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[0]    ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.081     ; 4.778      ;
; 35.139 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[1]    ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.081     ; 4.778      ;
; 35.139 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[2]    ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.081     ; 4.778      ;
; 35.139 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[3]    ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.081     ; 4.778      ;
; 35.204 ; ps2_keyboard:u65|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_bjv:auto_generated|ram_block1a0~porta_address_reg0                                                        ; ps2_keyboard:u65|ps2_ascii_sync[4]                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.443     ; 4.351      ;
; 35.321 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|state.state_data4                                                                                                                   ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.073     ; 4.604      ;
; 35.364 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_bjv:auto_generated|ram_block1a0~porta_address_reg0                                          ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.072     ; 4.602      ;
; 35.369 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|state.state_break                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.078     ; 4.551      ;
; 35.406 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|usedw_is_1_dff                            ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.087     ; 4.505      ;
; 35.408 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|empty_dff                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.087     ; 4.503      ;
; 35.416 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|state.state_shift_pressed                                                                                                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.077     ; 4.505      ;
; 35.416 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|state.state_check                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.077     ; 4.505      ;
; 35.434 ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_we_reg                                                        ; ps2_keyboard:u65|ps2_ascii_sync[2]                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.446     ; 4.118      ;
; 35.470 ; ps2_keyboard:u65|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_bjv:auto_generated|ram_block1a0~porta_address_reg0                                                        ; ps2_keyboard:u65|ps2_ascii_sync[1]                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.441     ; 4.087      ;
; 35.472 ; ps2_keyboard:u65|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_bjv:auto_generated|ram_block1a0~porta_address_reg0                                                        ; ps2_keyboard:u65|ps2_ascii_sync[3]                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.441     ; 4.085      ;
; 35.481 ; ps2_keyboard:u65|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_bjv:auto_generated|ram_block1a0~porta_address_reg0                                                        ; ps2_keyboard:u65|ps2_ascii_sync[0]                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.441     ; 4.076      ;
; 35.492 ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_we_reg                                                        ; ps2_keyboard:u65|state.state_prevalid                                                                                                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.441     ; 4.065      ;
; 35.493 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|state.state_parity                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.073     ; 4.432      ;
; 35.493 ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_we_reg                                                        ; ps2_keyboard:u65|state.state_break_prevalid                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.441     ; 4.064      ;
; 35.496 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|state.state_data2                                                                                                                   ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.073     ; 4.429      ;
; 35.496 ; synchronizer:u6|out[0]                                                                                                                                                           ; microphone:u82|microphone_sample[23]                                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.077     ; 4.425      ;
; 35.496 ; synchronizer:u6|out[0]                                                                                                                                                           ; microphone:u82|microphone_sample[22]                                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.077     ; 4.425      ;
; 35.496 ; synchronizer:u6|out[0]                                                                                                                                                           ; microphone:u82|microphone_sample[18]                                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.077     ; 4.425      ;
; 35.498 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|state.state_data6                                                                                                                   ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.073     ; 4.427      ;
; 35.498 ; speaker:u78|current_sample[14]                                                                                                                                                   ; speaker:u78|current_sample[11]                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.080     ; 4.420      ;
; 35.498 ; speaker:u78|current_sample[14]                                                                                                                                                   ; speaker:u78|current_sample[12]                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.080     ; 4.420      ;
; 35.498 ; speaker:u78|current_sample[14]                                                                                                                                                   ; speaker:u78|current_sample[13]                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.080     ; 4.420      ;
; 35.498 ; speaker:u78|current_sample[14]                                                                                                                                                   ; speaker:u78|current_sample[14]                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.080     ; 4.420      ;
; 35.498 ; speaker:u78|current_sample[14]                                                                                                                                                   ; speaker:u78|current_sample[15]                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.080     ; 4.420      ;
; 35.498 ; speaker:u78|current_sample[14]                                                                                                                                                   ; speaker:u78|current_sample[16]                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.080     ; 4.420      ;
; 35.498 ; speaker:u78|current_sample[14]                                                                                                                                                   ; speaker:u78|current_sample[17]                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.080     ; 4.420      ;
; 35.498 ; speaker:u78|current_sample[14]                                                                                                                                                   ; speaker:u78|current_sample[18]                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.080     ; 4.420      ;
; 35.498 ; speaker:u78|current_sample[14]                                                                                                                                                   ; speaker:u78|current_sample[19]                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.080     ; 4.420      ;
; 35.498 ; speaker:u78|current_sample[14]                                                                                                                                                   ; speaker:u78|current_sample[20]                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.080     ; 4.420      ;
; 35.498 ; speaker:u78|current_sample[14]                                                                                                                                                   ; speaker:u78|current_sample[21]                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.080     ; 4.420      ;
; 35.498 ; speaker:u78|current_sample[14]                                                                                                                                                   ; speaker:u78|current_sample[22]                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.080     ; 4.420      ;
; 35.502 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|consumer_state.state_consumer_validlow                                                                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.078     ; 4.418      ;
; 35.503 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|state.state_data3                                                                                                                   ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.073     ; 4.422      ;
; 35.505 ; synchronizer:u6|out[0]                                                                                                                                                           ; microphone:u82|microphone_sample[19]                                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.078     ; 4.415      ;
; 35.505 ; synchronizer:u6|out[0]                                                                                                                                                           ; microphone:u82|microphone_sample[25]                                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.078     ; 4.415      ;
; 35.505 ; synchronizer:u6|out[0]                                                                                                                                                           ; microphone:u82|microphone_sample[26]                                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.078     ; 4.415      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.984 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 6.189      ;
; 44.649 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 5.524      ;
; 45.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 5.045      ;
; 45.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 4.757      ;
; 45.508 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 4.665      ;
; 45.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 4.362      ;
; 46.166 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 3.999      ;
; 46.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 3.488      ;
; 46.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 3.402      ;
; 46.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 3.332      ;
; 47.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 3.060      ;
; 47.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 2.773      ;
; 47.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 2.638      ;
; 47.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 2.387      ;
; 47.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 2.356      ;
; 48.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 2.105      ;
; 48.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 1.509      ;
; 92.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a1~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.164      ; 7.486      ;
; 92.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.178      ;
; 92.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.178      ;
; 92.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.178      ;
; 92.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.178      ;
; 92.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.178      ;
; 92.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.178      ;
; 92.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.178      ;
; 92.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.178      ;
; 92.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 7.178      ;
; 92.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a3~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.168      ; 7.461      ;
; 93.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a1~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 7.165      ;
; 93.062 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a3~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.173      ; 7.149      ;
; 93.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.830      ;
; 93.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.830      ;
; 93.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.830      ;
; 93.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.830      ;
; 93.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.830      ;
; 93.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.830      ;
; 93.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.830      ;
; 93.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.830      ;
; 93.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.830      ;
; 93.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a39~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.130      ; 6.989      ;
; 93.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a53~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.139      ; 6.960      ;
; 93.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a47~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 6.972      ;
; 93.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a61~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 6.862      ;
; 93.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                               ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a1~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.169      ; 6.869      ;
; 93.367 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                               ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a3~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.173      ; 6.844      ;
; 93.367 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.537      ;
; 93.367 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.537      ;
; 93.367 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.537      ;
; 93.367 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.537      ;
; 93.367 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.537      ;
; 93.367 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.537      ;
; 93.367 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.537      ;
; 93.367 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.537      ;
; 93.367 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 6.537      ;
; 93.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a42~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 6.739      ;
; 93.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a39~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.135      ; 6.695      ;
; 93.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a4~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.208      ; 6.761      ;
; 93.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a53~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.144      ; 6.670      ;
; 93.561 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a49~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.167      ; 6.644      ;
; 93.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a44~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.180      ; 6.650      ;
; 93.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a57~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 6.620      ;
; 93.606 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a47~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.194      ; 6.626      ;
; 93.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a55~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.187      ; 6.593      ;
; 93.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a46~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 6.593      ;
; 93.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a33~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.151      ; 6.540      ;
; 93.650 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a35~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.155      ; 6.543      ;
; 93.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.232      ;
; 93.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.232      ;
; 93.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.232      ;
; 93.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.232      ;
; 93.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.232      ;
; 93.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.232      ;
; 93.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.232      ;
; 93.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 6.232      ;
; 93.666 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a61~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.150      ; 6.522      ;
; 93.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.232      ;
; 93.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.232      ;
; 93.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.232      ;
; 93.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.232      ;
; 93.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.232      ;
; 93.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.232      ;
; 93.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.232      ;
; 93.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.232      ;
; 93.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.232      ;
; 93.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a10~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.174      ; 6.529      ;
; 93.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                               ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a39~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.135      ; 6.410      ;
; 93.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a14~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 6.452      ;
; 93.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a4~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.213      ; 6.457      ;
; 93.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                               ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a53~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.144      ; 6.385      ;
; 93.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a56~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.176      ; 6.414      ;
; 93.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a25~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.196      ; 6.418      ;
; 93.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a18~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.208      ; 6.425      ;
; 93.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a42~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.176      ; 6.384      ;
; 93.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a16~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.209      ; 6.408      ;
; 93.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a30~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.205      ; 6.400      ;
; 93.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                               ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a47~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.194      ; 6.341      ;
; 93.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                    ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a1~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.176      ; 6.303      ;
; 93.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a49~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.172      ; 6.294      ;
; 93.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a44~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.185      ; 6.302      ;
; 93.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a57~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.168      ; 6.281      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'OSC_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.282 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[13]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.440      ; 0.944      ;
; 0.304 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[120]                                                                                                                              ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.441      ; 0.967      ;
; 0.325 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[34]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.454      ; 1.001      ;
; 0.328 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[51]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.458      ; 1.008      ;
; 0.329 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[77]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.455      ; 1.006      ;
; 0.329 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[57]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.456      ; 1.007      ;
; 0.330 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[115]                                                                                                                              ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.458      ; 1.010      ;
; 0.331 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[28]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.453      ; 1.006      ;
; 0.332 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[95]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.456      ; 1.010      ;
; 0.333 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[31]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.455      ; 1.010      ;
; 0.334 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[10]                                                                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.487      ; 1.043      ;
; 0.334 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[33]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.454      ; 1.010      ;
; 0.339 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[15]                                                                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.487      ; 1.048      ;
; 0.340 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[37]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.456      ; 1.018      ;
; 0.340 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[9]                                                                                                        ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.442      ; 1.004      ;
; 0.340 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[27]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.440      ; 1.002      ;
; 0.341 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[6]                                                                                                        ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.442      ; 1.005      ;
; 0.342 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_twadgen_dual_fft_130:twid_factors|twad_tdlo[6][4]                                                                                                                                  ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|ram_block1a0~portb_address_reg0                                     ; OSC_50       ; OSC_50      ; 0.000        ; 0.444      ; 1.008      ;
; 0.343 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[29]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.440      ; 1.005      ;
; 0.344 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[12]                                                                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.487      ; 1.053      ;
; 0.344 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[100]                                                                                                                              ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.458      ; 1.024      ;
; 0.346 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[24]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.442      ; 1.010      ;
; 0.347 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[98]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.454      ; 1.023      ;
; 0.347 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[16]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.442      ; 1.011      ;
; 0.348 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[3]                                                                                                                                    ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.449      ; 1.019      ;
; 0.349 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[121]                                                                                                                              ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.456      ; 1.027      ;
; 0.350 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[36]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.458      ; 1.030      ;
; 0.351 ; serial_receive:u116|uart_data[0]                                                                                                                                                                                                                                             ; serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|dpram_r311:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                  ; OSC_50       ; OSC_50      ; 0.000        ; 0.447      ; 1.020      ;
; 0.351 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[15]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.443      ; 1.016      ;
; 0.351 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[15]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.440      ; 1.013      ;
; 0.351 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[22]                                                                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.448      ; 1.021      ;
; 0.352 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[22]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.442      ; 1.016      ;
; 0.352 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[110]                                                                                                                              ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.442      ; 1.016      ;
; 0.354 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[92]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.454      ; 1.030      ;
; 0.355 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[71]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.440      ; 1.017      ;
; 0.356 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[32]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.443      ; 1.021      ;
; 0.356 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[20]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.442      ; 1.020      ;
; 0.357 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[17]                                                                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.487      ; 1.066      ;
; 0.358 ; serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]                                                                                                                        ; serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|dpram_r311:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.436      ; 1.016      ;
; 0.358 ; serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                                                                                                                        ; serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|dpram_r311:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.436      ; 1.016      ;
; 0.358 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[12]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.440      ; 1.020      ;
; 0.359 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[94]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.442      ; 1.023      ;
; 0.359 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[23]                                                                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.448      ; 1.029      ;
; 0.360 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[41]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.440      ; 1.022      ;
; 0.360 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[58]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.440      ; 1.022      ;
; 0.360 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[7]                                                                                                        ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.442      ; 1.024      ;
; 0.360 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[80]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.443      ; 1.025      ;
; 0.360 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[21]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.444      ; 1.026      ;
; 0.362 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[8]                                                                                                                                    ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.448      ; 1.032      ;
; 0.362 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[0]                                                                                                        ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.440      ; 1.024      ;
; 0.362 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[5]                                                                                                        ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.442      ; 1.026      ;
; 0.362 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[18]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.440      ; 1.024      ;
; 0.362 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[25]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.442      ; 1.026      ;
; 0.363 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[30]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.442      ; 1.027      ;
; 0.364 ; serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                                                                                                                        ; serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|dpram_r311:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.436      ; 1.022      ;
; 0.364 ; serial_receive:u116|uart_data[4]                                                                                                                                                                                                                                             ; serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|dpram_r311:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                  ; OSC_50       ; OSC_50      ; 0.000        ; 0.447      ; 1.033      ;
; 0.364 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[24]                                                                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.448      ; 1.034      ;
; 0.364 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[20]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.454      ; 1.040      ;
; 0.365 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[111]                                                                                                                              ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.482      ; 1.069      ;
; 0.365 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[40]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.440      ; 1.027      ;
; 0.365 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[17]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.442      ; 1.029      ;
; 0.367 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[59]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.442      ; 1.031      ;
; 0.367 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[0] ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_address_reg0 ; OSC_50       ; OSC_50      ; 0.000        ; 0.435      ; 1.024      ;
; 0.367 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[22]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.440      ; 1.029      ;
; 0.368 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[26]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.442      ; 1.032      ;
; 0.369 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[42]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.442      ; 1.033      ;
; 0.369 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[11]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.442      ; 1.033      ;
; 0.370 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[0]                                                                                                                                    ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.435      ; 1.027      ;
; 0.370 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[56]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.440      ; 1.032      ;
; 0.370 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[26]                                                                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.488      ; 1.080      ;
; 0.370 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[78]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.481      ; 1.073      ;
; 0.370 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[23]                                                                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.448      ; 1.040      ;
; 0.370 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[10]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.442      ; 1.034      ;
; 0.371 ; serial_receive:u116|uart_data[6]                                                                                                                                                                                                                                             ; serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|dpram_r311:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                  ; OSC_50       ; OSC_50      ; 0.000        ; 0.447      ; 1.040      ;
; 0.371 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[1] ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_address_reg0 ; OSC_50       ; OSC_50      ; 0.000        ; 0.435      ; 1.028      ;
; 0.372 ; serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]                                                                                                                        ; serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|dpram_r311:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.436      ; 1.030      ;
; 0.372 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[23]                                                                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.487      ; 1.081      ;
; 0.372 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_twadgen_dual_fft_130:twid_factors|twad_tdlo[6][6]                                                                                                                                  ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|ram_block1a2~portb_address_reg0                                     ; OSC_50       ; OSC_50      ; 0.000        ; 0.444      ; 1.038      ;
; 0.372 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[19]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.442      ; 1.036      ;
; 0.372 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[111]                                                                                                                              ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.442      ; 1.036      ;
; 0.373 ; serial_receive:u116|uart_data[1]                                                                                                                                                                                                                                             ; serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|dpram_r311:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                  ; OSC_50       ; OSC_50      ; 0.000        ; 0.447      ; 1.042      ;
; 0.374 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[5]                                                                                                                                    ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.449      ; 1.045      ;
; 0.374 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[2] ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_address_reg0 ; OSC_50       ; OSC_50      ; 0.000        ; 0.435      ; 1.031      ;
; 0.374 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[4]                                                                                                        ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.440      ; 1.036      ;
; 0.375 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[24]                                                                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.488      ; 1.085      ;
; 0.375 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[59]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.481      ; 1.078      ;
; 0.375 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[23]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.440      ; 1.037      ;
; 0.375 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[1]                                                                                                                                    ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.446      ; 1.043      ;
; 0.377 ; serial_receive:u116|uart_data[2]                                                                                                                                                                                                                                             ; serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|dpram_r311:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                  ; OSC_50       ; OSC_50      ; 0.000        ; 0.447      ; 1.046      ;
; 0.377 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[23]                                                                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.488      ; 1.087      ;
; 0.377 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[79]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.481      ; 1.080      ;
; 0.377 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[96]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.452      ; 1.051      ;
; 0.378 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[94]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.482      ; 1.082      ;
; 0.379 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_twadgen_dual_fft_130:twid_factors|twad_tdle[6][4]                                                                                                                                  ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|ram_block1a2~porta_address_reg0                                     ; OSC_50       ; OSC_50      ; 0.000        ; 0.449      ; 1.050      ;
; 0.379 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[8]                                                                                                        ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.440      ; 1.041      ;
; 0.379 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[85]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.445      ; 1.046      ;
; 0.379 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[11]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.442      ; 1.043      ;
; 0.380 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[47]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.481      ; 1.083      ;
; 0.380 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[93]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.441      ; 1.043      ;
; 0.381 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[8]                                                                                                                                    ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.487      ; 1.090      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u1|u1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.349 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0] ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.440      ; 1.011      ;
; 0.385 ; ps2_keyboard:u65|ps2_serial:u3|buf_in[0]                                                                                                                    ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~porta_datain_reg0  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.431      ; 1.038      ;
; 0.387 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3] ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.440      ; 1.049      ;
; 0.393 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4] ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.440      ; 1.055      ;
; 0.396 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2] ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.440      ; 1.058      ;
; 0.398 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1] ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.440      ; 1.060      ;
; 0.402 ; ps2_keyboard:u65|ps2_serial:u3|state.state_clockhigh                                                                                                        ; ps2_keyboard:u65|ps2_serial:u3|state.state_clockhigh                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2_keyboard:u65|ps2_serial:u3|state.state_clocklow                                                                                                         ; ps2_keyboard:u65|ps2_serial:u3|state.state_clocklow                                                                                                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data0                                                                                                ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data0                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2_keyboard:u65|ps2_serial:u3|consumer_state.state_consumer_valid                                                                                          ; ps2_keyboard:u65|ps2_serial:u3|consumer_state.state_consumer_valid                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2_keyboard:u65|state.state_extended_waitnext                                                                                                              ; ps2_keyboard:u65|state.state_extended_waitnext                                                                                                                                   ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ps2_keyboard:u65|state.state_break_waitnext                                                                                                                 ; ps2_keyboard:u65|state.state_break_waitnext                                                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; microphone:u82|sample_avail                                                                                                                                 ; microphone:u82|sample_avail                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; microphone:u82|cpu_state.cpu_state_idle                                                                                                                     ; microphone:u82|cpu_state.cpu_state_idle                                                                                                                                          ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; microphone:u82|cpu_state.cpu_state_response                                                                                                                 ; microphone:u82|cpu_state.cpu_state_response                                                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; speaker:u78|current_sample_played                                                                                                                           ; speaker:u78|current_sample_played                                                                                                                                                ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; speaker:u78|cpu_state.cpu_state_response                                                                                                                    ; speaker:u78|cpu_state.cpu_state_response                                                                                                                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; speaker:u78|current_sample[23]                                                                                                                              ; speaker:u78|current_sample[23]                                                                                                                                                   ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|full_dff                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|full_dff                                                ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[4]                    ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[4]                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[3]                    ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[3]                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[2]                    ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[2]                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[1]                    ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[1]                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[0]                    ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[0]                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2_keyboard:u65|shift_actual_out                                                                                                                           ; ps2_keyboard:u65|shift_actual_out                                                                                                                                                ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2_keyboard:u65|state.state_valid                                                                                                                          ; ps2_keyboard:u65|state.state_valid                                                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2_keyboard:u65|state.state_response                                                                                                                       ; ps2_keyboard:u65|state.state_response                                                                                                                                            ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; microphone:u82|clock_8_1k_sync_last                                                                                                                         ; microphone:u82|clock_8_1k_sync_last                                                                                                                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; microphone:u82|AUD_ADCLRCK                                                                                                                                  ; microphone:u82|AUD_ADCLRCK                                                                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; speaker:u78|clock_8_1k_sync_last                                                                                                                            ; speaker:u78|clock_8_1k_sync_last                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; speaker:u78|AUD_DACLRCK                                                                                                                                     ; speaker:u78|AUD_DACLRCK                                                                                                                                                          ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; microphone:u82|count[0]                                                                                                                                     ; microphone:u82|count[0]                                                                                                                                                          ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|rd_ptr_lsb                         ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|rd_ptr_lsb                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; ps2_keyboard:u65|ps2_serial:u3|buf_in[4]                                                                                                                    ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~porta_datain_reg0  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.431      ; 1.061      ;
; 0.409 ; speaker:u78|AUD_XCK                                                                                                                                         ; speaker:u78|AUD_XCK                                                                                                                                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.674      ;
; 0.412 ; out_port:u81|synchronizer:u2|sync_reg_out[13]                                                                                                               ; out_port:u81|synchronizer:u2|out[13]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.098      ; 0.696      ;
; 0.413 ; out_port:u81|synchronizer:u2|sync_reg_out[27]                                                                                                               ; out_port:u81|synchronizer:u2|out[27]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.096      ; 0.695      ;
; 0.414 ; out_port:u81|synchronizer:u2|sync_reg_out[9]                                                                                                                ; out_port:u81|synchronizer:u2|out[9]                                                                                                                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.098      ; 0.698      ;
; 0.426 ; ps2_keyboard:u65|ps2_serial:u3|buf_in[3]                                                                                                                    ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~porta_datain_reg0  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.431      ; 1.079      ;
; 0.428 ; microphone:u82|clock_8_1k_sync_last                                                                                                                         ; microphone:u82|mic_state.mic_state_samplesave                                                                                                                                    ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.693      ;
; 0.428 ; out_port:u81|synchronizer:u2|sync_reg_out[31]                                                                                                               ; out_port:u81|synchronizer:u2|out[31]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; speaker:u78|shift_reg[9]                                                                                                                                    ; speaker:u78|shift_reg[10]                                                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; microphone:u82|cpu_state.cpu_state_consume                                                                                                                  ; microphone:u82|sample_avail                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; ps2_keyboard:u65|ps2_serial:u3|state.state_data5                                                                                                            ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data6                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; speaker:u78|play_state.play_state_pulse0                                                                                                                    ; speaker:u78|play_state.play_state_pulse1                                                                                                                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; ps2_keyboard:u65|ps2_serial:u3|state.state_data1                                                                                                            ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data2                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; ps2_keyboard:u65|ps2_serial:u3|state.state_data3                                                                                                            ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data4                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; microphone:u82|synchronizer:u1|sync_reg_out[0]                                                                                                              ; microphone:u82|synchronizer:u1|out[0]                                                                                                                                            ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; speaker:u78|synchronizer:u1|sync_reg_out[0]                                                                                                                 ; speaker:u78|synchronizer:u1|out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; microphone:u82|shift_reg[23]                                                                                                                                ; microphone:u82|microphone_sample[31]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; out_port:u83|synchronizer:u2|sync_reg_out[0]                                                                                                                ; out_port:u83|synchronizer:u2|out[0]                                                                                                                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; out_port:u81|synchronizer:u2|sync_reg_out[28]                                                                                                               ; out_port:u81|synchronizer:u2|out[28]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; out_port:u81|synchronizer:u2|sync_reg_out[20]                                                                                                               ; out_port:u81|synchronizer:u2|out[20]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; out_port:u81|synchronizer:u2|sync_reg_out[26]                                                                                                               ; out_port:u81|synchronizer:u2|out[26]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; out_port:u81|synchronizer:u2|sync_reg_out[12]                                                                                                               ; out_port:u81|synchronizer:u2|out[12]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; out_port:u81|synchronizer:u2|sync_reg_out[8]                                                                                                                ; out_port:u81|synchronizer:u2|out[8]                                                                                                                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; speaker:u78|current_sample[2]                                                                                                                               ; speaker:u78|shift_reg[2]                                                                                                                                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; speaker:u78|shift_reg[14]                                                                                                                                   ; speaker:u78|shift_reg[15]                                                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; ps2_keyboard:u65|ps2_serial:u3|state.state_data4                                                                                                            ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data5                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; ps2_keyboard:u65|ps2_serial:u3|state.state_data6                                                                                                            ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data7                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; ps2_keyboard:u65|state.state_valid                                                                                                                          ; ps2_keyboard:u65|state.state_response                                                                                                                                            ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; microphone:u82|mic_state.mic_state_pulse0                                                                                                                   ; microphone:u82|mic_state.mic_state_pulse1                                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; out_port:u81|synchronizer:u2|sync_reg_out[21]                                                                                                               ; out_port:u81|synchronizer:u2|out[21]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; out_port:u81|synchronizer:u2|sync_reg_out[22]                                                                                                               ; out_port:u81|synchronizer:u2|out[22]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; out_port:u81|synchronizer:u2|sync_reg_out[24]                                                                                                               ; out_port:u81|synchronizer:u2|out[24]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; out_port:u81|synchronizer:u2|sync_reg_out[14]                                                                                                               ; out_port:u81|synchronizer:u2|out[14]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; speaker:u78|current_sample[1]                                                                                                                               ; speaker:u78|shift_reg[1]                                                                                                                                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; speaker:u78|shift_reg[2]                                                                                                                                    ; speaker:u78|shift_reg[3]                                                                                                                                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; speaker:u78|shift_reg[7]                                                                                                                                    ; speaker:u78|shift_reg[8]                                                                                                                                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; speaker:u78|shift_reg[12]                                                                                                                                   ; speaker:u78|shift_reg[13]                                                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; speaker:u78|shift_reg[15]                                                                                                                                   ; speaker:u78|shift_reg[16]                                                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; speaker:u78|shift_reg[21]                                                                                                                                   ; speaker:u78|shift_reg[22]                                                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; speaker:u78|shift_reg[22]                                                                                                                                   ; speaker:u78|shift_reg[23]                                                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; microphone:u82|cpu_state.cpu_state_idle                                                                                                                     ; microphone:u82|cpu_state.cpu_state_response                                                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; ps2_keyboard:u65|ps2_serial:u3|state.state_data7                                                                                                            ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_parity                                                                                                                    ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.698      ;
; 0.432 ; out_port:u81|synchronizer:u2|sync_reg_out[29]                                                                                                               ; out_port:u81|synchronizer:u2|out[29]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; speaker:u78|shift_reg[8]                                                                                                                                    ; speaker:u78|shift_reg[9]                                                                                                                                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; speaker:u78|shift_reg[17]                                                                                                                                   ; speaker:u78|shift_reg[18]                                                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; speaker:u78|shift_reg[20]                                                                                                                                   ; speaker:u78|shift_reg[21]                                                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.697      ;
; 0.434 ; ps2_keyboard:u65|ps2_serial:u3|consumer_state.state_consumer_idle                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|consumer_state.state_consumer_validlow                                                                                                            ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.701      ;
; 0.434 ; ps2_keyboard:u65|ps2_serial:u3|buf_in[7]                                                                                                                    ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~porta_datain_reg0  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.431      ; 1.087      ;
; 0.435 ; ps2_keyboard:u65|state.state_extended                                                                                                                       ; ps2_keyboard:u65|state.state_extended_waitnext                                                                                                                                   ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.702      ;
; 0.437 ; microphone:u82|shift_reg[17]                                                                                                                                ; microphone:u82|microphone_sample[25]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.702      ;
; 0.437 ; microphone:u82|shift_reg[7]                                                                                                                                 ; microphone:u82|microphone_sample[15]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.702      ;
; 0.437 ; microphone:u82|shift_reg[4]                                                                                                                                 ; microphone:u82|microphone_sample[12]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.702      ;
; 0.437 ; microphone:u82|cpu_state.cpu_state_response                                                                                                                 ; microphone:u82|microphone_response                                                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; ps2_keyboard:u65|ps2_serial:u3|buf_in[1]                                                                                                                    ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~porta_datain_reg0  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.431      ; 1.090      ;
; 0.438 ; microphone:u82|shift_reg[2]                                                                                                                                 ; microphone:u82|shift_reg[3]                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.703      ;
; 0.438 ; microphone:u82|shift_reg[4]                                                                                                                                 ; microphone:u82|shift_reg[5]                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.703      ;
; 0.438 ; microphone:u82|shift_reg[7]                                                                                                                                 ; microphone:u82|shift_reg[8]                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.703      ;
; 0.438 ; microphone:u82|shift_reg[18]                                                                                                                                ; microphone:u82|microphone_sample[26]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.703      ;
; 0.438 ; microphone:u82|shift_reg[2]                                                                                                                                 ; microphone:u82|microphone_sample[10]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.703      ;
; 0.438 ; speaker:u78|cpu_state.cpu_state_response                                                                                                                    ; speaker:u78|speaker_response                                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; ps2_keyboard:u65|state.state_break                                                                                                                          ; ps2_keyboard:u65|state.state_break_waitnext                                                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.081      ; 0.705      ;
; 0.439 ; microphone:u82|shift_reg[5]                                                                                                                                 ; microphone:u82|microphone_sample[13]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; microphone:u82|shift_reg[17]                                                                                                                                ; microphone:u82|shift_reg[18]                                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; microphone:u82|shift_reg[18]                                                                                                                                ; microphone:u82|shift_reg[19]                                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; microphone:u82|shift_reg[20]                                                                                                                                ; microphone:u82|microphone_sample[28]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; microphone:u82|shift_reg[20]                                                                                                                                ; microphone:u82|shift_reg[21]                                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; microphone:u82|cpu_state.cpu_state_response                                                                                                                 ; microphone:u82|cpu_state.cpu_state_consume                                                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.080      ; 0.705      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u1|u1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                                                             ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.357 ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|dpram_0411:FIFOram|altsyncram_u3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.436      ; 1.015      ;
; 0.375 ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|dpram_0411:FIFOram|altsyncram_u3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.436      ; 1.033      ;
; 0.389 ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|dpram_0411:FIFOram|altsyncram_u3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.436      ; 1.047      ;
; 0.402 ; vga:u86|VGA_CLK                                                                                                                          ; vga:u86|VGA_CLK                                                                                                                                                                     ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera:u124|state.state_frame_record5                                                                                                    ; camera:u124|state.state_frame_record5                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera:u124|state.state_idle                                                                                                             ; camera:u124|state.state_idle                                                                                                                                                        ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera:u124|halfdone                                                                                                                     ; camera:u124|halfdone                                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; camera:u124|state.state_wait_frame_begin                                                                                                 ; camera:u124|state.state_wait_frame_begin                                                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga:u86|return_to_write                                                                                                                  ; vga:u86|return_to_write                                                                                                                                                             ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga:u86|vga_response                                                                                                                     ; vga:u86|vga_response                                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga:u86|cpu_done                                                                                                                         ; vga:u86|cpu_done                                                                                                                                                                    ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; vga:u86|SRAM_OE_N                                                                                                                        ; vga:u86|SRAM_OE_N                                                                                                                                                                   ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; out_port:u71|register:u1|data_out[0]                                                                                                     ; out_port:u71|register:u1|data_out[0]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; out_port:u73|register:u1|data_out[0]                                                                                                     ; out_port:u73|register:u1|data_out[0]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; out_port:u112|register:u1|data_out[0]                                                                                                    ; out_port:u112|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; out_port:u110|register:u1|data_out[0]                                                                                                    ; out_port:u110|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; out_port:u132|register:u1|data_out[0]                                                                                                    ; out_port:u132|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; out_port:u138|register:u1|data_out[0]                                                                                                    ; out_port:u138|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; out_port:u137|register:u1|data_out[0]                                                                                                    ; out_port:u137|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; out_port:u136|register:u1|data_out[0]                                                                                                    ; out_port:u136|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; out_port:u125|register:u1|data_out[0]                                                                                                    ; out_port:u125|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; camera:u124|cpu_state.cpu_state_reset                                                                                                    ; camera:u124|cpu_state.cpu_state_reset                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; camera:u124|cpu_state.cpu_state_ack                                                                                                      ; camera:u124|cpu_state.cpu_state_ack                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; camera:u124|cpu_state.cpu_state_start                                                                                                    ; camera:u124|cpu_state.cpu_state_start                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; camera:u124|camera_abs_y_pos[0]                                                                                                          ; camera:u124|camera_abs_y_pos[0]                                                                                                                                                     ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|a_fefifo_c6e:fifo_state|b_full      ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|a_fefifo_c6e:fifo_state|b_full                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; out_port:u66|register:u1|data_out[0]                                                                                                     ; out_port:u66|register:u1|data_out[0]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; out_port:u117|register:u1|data_out[0]                                                                                                    ; out_port:u117|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; out_port:u97|register:u1|data_out[0]                                                                                                     ; out_port:u97|register:u1|data_out[0]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; out_port:u104|register:u1|data_out[0]                                                                                                    ; out_port:u104|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; out_port:u60|register:u1|data_out[0]                                                                                                     ; out_port:u60|register:u1|data_out[0]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; out_port:u83|register:u1|data_out[0]                                                                                                     ; out_port:u83|register:u1|data_out[0]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; out_port:u79|register:u1|data_out[0]                                                                                                     ; out_port:u79|register:u1|data_out[0]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; out_port:u121|register:u1|data_out[0]                                                                                                    ; out_port:u121|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga:u86|state.state_write                                                                                                                ; vga:u86|state.state_write                                                                                                                                                           ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; out_port:u87|register:u1|data_out[0]                                                                                                     ; out_port:u87|register:u1|data_out[0]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga:u86|state.state_camera                                                                                                               ; vga:u86|state.state_camera                                                                                                                                                          ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; out_port:u130|register:u1|data_out[0]                                                                                                    ; out_port:u130|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; out_port:u63|register:u1|data_out[0]                                                                                                     ; out_port:u63|register:u1|data_out[0]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; out_port:u89|register:u1|data_out[0]                                                                                                     ; out_port:u89|register:u1|data_out[0]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; camera:u124|data_valid                                                                                                                   ; camera:u124|data_valid                                                                                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; camera:u124|byte_counter[0]                                                                                                              ; camera:u124|byte_counter[0]                                                                                                                                                         ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; camera:u124|byte_counter[1]                                                                                                              ; camera:u124|byte_counter[1]                                                                                                                                                         ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; camera:u124|camera_y_pos[0]                                                                                                              ; camera:u124|camera_y_pos[0]                                                                                                                                                         ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.406 ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|dpram_0411:FIFOram|altsyncram_u3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.436      ; 1.064      ;
; 0.410 ; in_port:u141|synchronizer:u1|sync_reg_out[18]                                                                                            ; in_port:u141|synchronizer:u1|out[18]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.100      ; 0.696      ;
; 0.412 ; in_port:u76|synchronizer:u1|sync_reg_out[17]                                                                                             ; in_port:u76|synchronizer:u1|out[17]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; out_port:u46|synchronizer:u2|sync_reg_out[3]                                                                                             ; out_port:u46|synchronizer:u2|out[3]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.695      ;
; 0.413 ; out_port:u46|synchronizer:u2|sync_reg_out[2]                                                                                             ; out_port:u46|synchronizer:u2|out[2]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.696      ;
; 0.414 ; in_port:u100|synchronizer:u1|sync_reg_out[6]                                                                                             ; in_port:u100|synchronizer:u1|out[6]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.697      ;
; 0.414 ; out_port:u46|synchronizer:u2|sync_reg_out[6]                                                                                             ; out_port:u46|synchronizer:u2|out[6]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.097      ; 0.697      ;
; 0.420 ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|dpram_0411:FIFOram|altsyncram_u3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.436      ; 1.078      ;
; 0.427 ; in_port:u140|synchronizer:u1|sync_reg_out[27]                                                                                            ; in_port:u140|synchronizer:u1|out[27]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; out_port:u45|synchronizer:u2|sync_reg_out[17]                                                                                            ; out_port:u45|synchronizer:u2|out[17]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.695      ;
; 0.427 ; out_port:u51|synchronizer:u2|sync_reg_out[8]                                                                                             ; out_port:u51|synchronizer:u2|out[8]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.695      ;
; 0.428 ; control:u142|state.state_mult6                                                                                                           ; control:u142|state.state_mult7                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; control:u142|state.state_div11                                                                                                           ; control:u142|state.state_div12                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; in_port:u141|synchronizer:u1|sync_reg_out[16]                                                                                            ; in_port:u141|synchronizer:u1|out[16]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; in_port:u76|synchronizer:u1|sync_reg_out[16]                                                                                             ; in_port:u76|synchronizer:u1|out[16]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; in_port:u140|synchronizer:u1|sync_reg_out[20]                                                                                            ; in_port:u140|synchronizer:u1|out[20]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; in_port:u140|synchronizer:u1|sync_reg_out[15]                                                                                            ; in_port:u140|synchronizer:u1|out[15]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; in_port:u76|synchronizer:u1|sync_reg_out[1]                                                                                              ; in_port:u76|synchronizer:u1|out[1]                                                                                                                                                  ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; out_port:u51|synchronizer:u2|sync_reg_out[5]                                                                                             ; out_port:u51|synchronizer:u2|out[5]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; out_port:u56|synchronizer:u2|sync_reg_out[12]                                                                                            ; out_port:u56|synchronizer:u2|out[12]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; synchronizer:u3|sync_reg_out[0]                                                                                                          ; synchronizer:u3|out[0]                                                                                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; in_port:u141|synchronizer:u1|sync_reg_out[4]                                                                                             ; in_port:u141|synchronizer:u1|out[4]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; control:u142|state.state_div8                                                                                                            ; control:u142|state.state_div9                                                                                                                                                       ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; control:u142|state.state_div10                                                                                                           ; control:u142|state.state_div11                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; control:u142|state.state_div13                                                                                                           ; control:u142|state.state_div14                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; in_port:u85|synchronizer:u1|sync_reg_out[13]                                                                                             ; in_port:u85|synchronizer:u1|out[13]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; in_port:u141|synchronizer:u1|sync_reg_out[23]                                                                                            ; in_port:u141|synchronizer:u1|out[23]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; in_port:u141|synchronizer:u1|sync_reg_out[28]                                                                                            ; in_port:u141|synchronizer:u1|out[28]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; in_port:u141|synchronizer:u1|sync_reg_out[27]                                                                                            ; in_port:u141|synchronizer:u1|out[27]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; out_port:u56|synchronizer:u2|sync_reg_out[4]                                                                                             ; out_port:u56|synchronizer:u2|out[4]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; out_port:u56|synchronizer:u2|sync_reg_out[6]                                                                                             ; out_port:u56|synchronizer:u2|out[6]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; out_port:u56|synchronizer:u2|sync_reg_out[14]                                                                                            ; out_port:u56|synchronizer:u2|out[14]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; synchronizer:u4|sync_reg_out[0]                                                                                                          ; synchronizer:u4|out[0]                                                                                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; in_port:u85|synchronizer:u1|sync_reg_out[9]                                                                                              ; in_port:u85|synchronizer:u1|out[9]                                                                                                                                                  ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; in_port:u58|synchronizer:u1|sync_reg_out[21]                                                                                             ; in_port:u58|synchronizer:u1|out[21]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; in_port:u58|synchronizer:u1|sync_reg_out[1]                                                                                              ; in_port:u58|synchronizer:u1|out[1]                                                                                                                                                  ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; in_port:u99|synchronizer:u1|sync_reg_out[2]                                                                                              ; in_port:u99|synchronizer:u1|out[2]                                                                                                                                                  ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; in_port:u122|synchronizer:u1|sync_reg_out[0]                                                                                             ; in_port:u122|synchronizer:u1|out[0]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; in_port:u103|synchronizer:u1|sync_reg_out[0]                                                                                             ; in_port:u103|synchronizer:u1|out[0]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; out_port:u45|synchronizer:u2|sync_reg_out[4]                                                                                             ; out_port:u45|synchronizer:u2|out[4]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; out_port:u45|synchronizer:u2|sync_reg_out[12]                                                                                            ; out_port:u45|synchronizer:u2|out[12]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; out_port:u51|synchronizer:u2|sync_reg_out[0]                                                                                             ; out_port:u51|synchronizer:u2|out[0]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; control:u142|state.state_div7                                                                                                            ; control:u142|state.state_div8                                                                                                                                                       ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; control:u142|state.state_div16                                                                                                           ; control:u142|state.state_div17                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; in_port:u76|synchronizer:u1|sync_reg_out[26]                                                                                             ; in_port:u76|synchronizer:u1|out[26]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; in_port:u140|synchronizer:u1|sync_reg_out[29]                                                                                            ; in_port:u140|synchronizer:u1|out[29]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; out_port:u51|synchronizer:u2|sync_reg_out[6]                                                                                             ; out_port:u51|synchronizer:u2|out[6]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; out_port:u56|synchronizer:u2|sync_reg_out[8]                                                                                             ; out_port:u56|synchronizer:u2|out[8]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; out_port:u56|synchronizer:u2|sync_reg_out[15]                                                                                            ; out_port:u56|synchronizer:u2|out[15]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; camera:u124|YCbCr2RGB:cnv|oDVAL_d[2]                                                                                                     ; camera:u124|YCbCr2RGB:cnv|oDVAL_d[3]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; in_port:u107|synchronizer:u1|sync_reg_out[4]                                                                                             ; in_port:u107|synchronizer:u1|out[4]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; in_port:u140|synchronizer:u1|sync_reg_out[1]                                                                                             ; in_port:u140|synchronizer:u1|out[1]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; in_port:u115|synchronizer:u1|sync_reg_out[1]                                                                                             ; in_port:u115|synchronizer:u1|out[1]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; in_port:u58|synchronizer:u1|sync_reg_out[2]                                                                                              ; in_port:u58|synchronizer:u1|out[2]                                                                                                                                                  ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; out_port:u128|synchronizer:u2|sync_reg_out[4]                                                                                            ; out_port:u128|synchronizer:u2|out[4]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.674      ;
; 0.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.693      ;
; 0.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.693      ;
; 0.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.696      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.697      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.697      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.697      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.698      ;
; 0.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.701      ;
; 0.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.701      ;
; 0.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.701      ;
; 0.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.705      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.705      ;
; 0.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.706      ;
; 0.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.706      ;
; 0.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.707      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.712      ;
; 0.449 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.716      ;
; 0.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.718      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.732      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.733      ;
; 0.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.753      ;
; 0.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.849      ;
; 0.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.851      ;
; 0.587 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.853      ;
; 0.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.866      ;
; 0.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.868      ;
; 0.603 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.870      ;
; 0.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.872      ;
; 0.606 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.873      ;
; 0.606 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.873      ;
; 0.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.874      ;
; 0.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.875      ;
; 0.617 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.883      ;
; 0.621 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.889      ;
; 0.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.891      ;
; 0.629 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.897      ;
; 0.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.898      ;
; 0.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.904      ;
; 0.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.919      ;
; 0.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.919      ;
; 0.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.925      ;
; 0.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.933      ;
; 0.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.940      ;
; 0.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.943      ;
; 0.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.946      ;
; 0.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.948      ;
; 0.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.952      ;
; 0.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.952      ;
; 0.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.952      ;
; 0.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.959      ;
; 0.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.964      ;
; 0.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.966      ;
; 0.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.972      ;
; 0.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.973      ;
; 0.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.984      ;
; 0.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.009      ;
; 0.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.062      ;
; 0.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.065      ;
; 0.804 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.072      ;
; 0.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.072      ;
; 0.809 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.075      ;
; 0.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.104      ;
; 0.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.105      ;
; 0.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.121      ;
; 0.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.129      ;
; 0.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.171      ;
; 0.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.174      ;
; 0.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.180      ;
; 0.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                               ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.191      ;
; 0.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.203      ;
; 0.938 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.205      ;
; 0.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.208      ;
; 0.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.243      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u1|u1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                           ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                                                                                     ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10                         ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT1                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT2                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT3                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT4                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT5                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT6                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT7                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT8                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT9                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT10               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT11               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT12               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT13               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT14               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT15               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT16               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT17               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT18               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT19               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT20               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT21               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT22               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT23               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.257 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT24               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.560      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10                         ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT1                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT2                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT3                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT4                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT5                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT6                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT7                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT8                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT9                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT10               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT11               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT12               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT13               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT14               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT15               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT16               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT17               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT18               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT19               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT20               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT21               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT22               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT23               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.297 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT24               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 2.528      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10                         ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT1                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT2                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT3                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT4                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT5                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT6                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT7                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT8                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT9                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT10               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT11               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT12               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT13               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT14               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT15               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT16               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT17               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT18               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT19               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT20               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT21               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT22               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT23               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.300 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT24               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.062      ; 2.538      ;
; 7.332 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[2]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.105     ; 2.561      ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'OSC_50'                                                                                                                                                                                                                                               ;
+--------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[0]                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.784      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[1]                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.784      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[2]                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.784      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[3]                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.784      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[4]                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.784      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[5]                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.784      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[6]                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.784      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[7]                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.784      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[8]                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.784      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[9]                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.784      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|was_stalled                ; OSC_50       ; OSC_50      ; 20.000       ; -0.080     ; 7.786      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|valid_ctrl_int             ; OSC_50       ; OSC_50      ; 20.000       ; -0.080     ; 7.786      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|valid_ctrl_int1            ; OSC_50       ; OSC_50      ; 20.000       ; -0.080     ; 7.786      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|first_data                 ; OSC_50       ; OSC_50      ; 20.000       ; -0.080     ; 7.786      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[2]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.785      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[21]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.785      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[21]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.080     ; 7.786      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[21]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.785      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[13]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.080     ; 7.786      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[13]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.785      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[13]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.785      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[12]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.784      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[12]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.785      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[12]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.785      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[16]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.785      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[16]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.084     ; 7.782      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[16]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.785      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[23]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.784      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[23]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.784      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[23]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.785      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[8]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.785      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[8]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.084     ; 7.782      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[8]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.785      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[32]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.785      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[32]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.084     ; 7.782      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[32]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.785      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[27]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.785      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[27]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.080     ; 7.786      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[27]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.785      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[24]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.784      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[24]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.784      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[24]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.785      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[22]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.784      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[22]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.784      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[22]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.785      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[6]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.784      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[6]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.784      ;
; 12.132 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[6]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.785      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1|sink_stall_reg    ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.783      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_stall_s                   ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.783      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_out_state.normal          ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.783      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1|source_stall_reg  ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.783      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_out_state.empty_and_ready ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.783      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|send_sop_s                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.783      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1|stall_reg         ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.783      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|send_eop_s                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.783      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|sink_ready_ctrl_d                                                                              ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.783      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|sop                                                                                            ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.783      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_count_int1[0]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.084     ; 7.781      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_count_int[0]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.084     ; 7.781      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_count_int1[1]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.084     ; 7.781      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_count_int[1]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.084     ; 7.781      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_count_int1[2]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.084     ; 7.781      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_count_int[2]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.084     ; 7.781      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_count_int1[3]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.084     ; 7.781      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_count_int[3]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.084     ; 7.781      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|source_stall_d                                                                                 ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.783      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[17]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.783      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[4]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.783      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[5]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.783      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[1]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.783      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[0]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.784      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[0]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.784      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[0]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.783      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[3]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.783      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[3]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.784      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[3]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.784      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[33]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.783      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[33]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.784      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[33]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.784      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[20]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.080     ; 7.785      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[20]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.080     ; 7.785      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[20]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.079     ; 7.786      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[19]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.784      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[19]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.784      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[19]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.783      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[18]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.784      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[18]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.784      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[18]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.783      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[7]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.080     ; 7.785      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[7]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.080     ; 7.785      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[7]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.079     ; 7.786      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[15]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.080     ; 7.785      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[15]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.080     ; 7.785      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[15]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.784      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[14]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.783      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[11]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.784      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[11]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.784      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[11]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.082     ; 7.783      ;
; 12.133 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[10]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 7.784      ;
+--------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 1.626      ;
; 97.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.746      ;
; 97.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.746      ;
; 97.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.746      ;
; 97.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.746      ;
; 97.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.670      ;
; 97.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.670      ;
; 97.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.670      ;
; 97.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.670      ;
; 97.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.670      ;
; 97.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.670      ;
; 97.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.670      ;
; 97.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.670      ;
; 97.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.670      ;
; 97.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.321      ;
; 97.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.110      ;
; 97.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.110      ;
; 97.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.086      ;
; 97.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.086      ;
; 97.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.086      ;
; 97.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.086      ;
; 98.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.909      ;
; 98.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.909      ;
; 98.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.909      ;
; 98.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.909      ;
; 98.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.886      ;
; 98.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.845      ;
; 98.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.845      ;
; 98.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.845      ;
; 98.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.845      ;
; 98.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.845      ;
; 98.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.845      ;
; 98.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.845      ;
; 98.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.845      ;
; 98.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.845      ;
; 98.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.845      ;
; 98.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.845      ;
; 98.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.845      ;
; 98.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.845      ;
; 98.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.845      ;
; 98.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.751      ;
; 98.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.751      ;
; 98.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.751      ;
; 98.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.751      ;
; 98.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.751      ;
; 98.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.751      ;
; 98.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.606      ;
; 98.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.606      ;
; 98.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.606      ;
; 98.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.606      ;
; 98.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.606      ;
; 98.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.606      ;
; 98.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.606      ;
; 98.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.606      ;
; 98.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.606      ;
; 98.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.606      ;
; 98.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.606      ;
; 98.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.606      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.196  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.464      ;
; 1.196  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.464      ;
; 1.196  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.464      ;
; 1.196  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.464      ;
; 1.196  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.464      ;
; 1.196  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.464      ;
; 1.196  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.464      ;
; 1.196  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.464      ;
; 1.196  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.464      ;
; 1.196  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.464      ;
; 1.196  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.464      ;
; 1.196  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.464      ;
; 1.377  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.643      ;
; 1.377  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.643      ;
; 1.377  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.643      ;
; 1.377  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.643      ;
; 1.377  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.643      ;
; 1.377  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.643      ;
; 1.457  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.724      ;
; 1.457  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.724      ;
; 1.457  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.724      ;
; 1.457  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.724      ;
; 1.457  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.724      ;
; 1.457  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.724      ;
; 1.457  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.724      ;
; 1.457  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.724      ;
; 1.457  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.724      ;
; 1.457  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.724      ;
; 1.457  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.724      ;
; 1.457  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.724      ;
; 1.457  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.724      ;
; 1.457  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.724      ;
; 1.489  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.752      ;
; 1.508  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.776      ;
; 1.508  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.776      ;
; 1.508  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.776      ;
; 1.508  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.776      ;
; 1.642  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.910      ;
; 1.642  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.910      ;
; 1.642  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.910      ;
; 1.642  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.910      ;
; 1.740  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.995      ;
; 1.740  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.995      ;
; 1.965  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.220      ;
; 2.296  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.552      ;
; 2.296  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.552      ;
; 2.296  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.552      ;
; 2.296  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.552      ;
; 2.296  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.552      ;
; 2.296  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.552      ;
; 2.296  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.552      ;
; 2.296  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.552      ;
; 2.296  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.552      ;
; 2.350  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.613      ;
; 2.350  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.613      ;
; 2.350  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.613      ;
; 2.350  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.613      ;
; 50.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.332      ; 1.487      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u1|u1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                            ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                                                                                     ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 1.681 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[0]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.936      ;
; 1.681 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[1]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.936      ;
; 1.681 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[2]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.936      ;
; 1.681 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[3]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.936      ;
; 1.681 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[4]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.936      ;
; 1.681 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[5]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.936      ;
; 1.681 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[6]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.936      ;
; 1.681 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[7]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.936      ;
; 1.681 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[8]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.936      ;
; 1.681 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[9]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.936      ;
; 1.681 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[10]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.936      ;
; 1.681 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[11]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.936      ;
; 1.681 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[12]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.936      ;
; 1.702 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[1]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 1.954      ;
; 1.702 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[0]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 1.954      ;
; 1.702 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[2]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 1.954      ;
; 1.702 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[3]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 1.954      ;
; 1.702 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[4]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 1.954      ;
; 1.702 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[5]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 1.954      ;
; 1.702 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[6]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 1.954      ;
; 1.702 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[7]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 1.954      ;
; 1.702 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[8]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 1.954      ;
; 1.702 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[9]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 1.954      ;
; 1.702 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[10]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 1.954      ;
; 1.702 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[11]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 1.954      ;
; 1.702 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[12]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 1.954      ;
; 1.744 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[13]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 2.002      ;
; 1.744 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[14]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 2.002      ;
; 1.744 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[15]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 2.002      ;
; 1.744 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[16]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 2.002      ;
; 1.744 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[17]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 2.002      ;
; 1.744 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[18]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 2.002      ;
; 1.744 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[19]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 2.002      ;
; 1.744 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[20]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 2.002      ;
; 1.744 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[21]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 2.002      ;
; 1.744 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[22]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 2.002      ;
; 1.744 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[23]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 2.002      ;
; 1.744 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[24]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 2.002      ;
; 1.744 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[25]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 2.002      ;
; 1.744 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[26]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 2.002      ;
; 1.792 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[13]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 2.037      ;
; 1.792 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[14]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 2.037      ;
; 1.792 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[15]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 2.037      ;
; 1.792 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[16]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 2.037      ;
; 1.792 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[17]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 2.037      ;
; 1.792 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[18]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 2.037      ;
; 1.792 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[19]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 2.037      ;
; 1.792 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[20]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 2.037      ;
; 1.792 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[21]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 2.037      ;
; 1.792 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[22]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 2.037      ;
; 1.792 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[23]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 2.037      ;
; 1.792 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[24]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 2.037      ;
; 1.792 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[25]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 2.037      ;
; 1.792 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[26]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 2.037      ;
; 1.802 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[13]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.062      ;
; 1.802 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[14]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.062      ;
; 1.802 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[15]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.062      ;
; 1.802 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[16]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.062      ;
; 1.802 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[17]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.062      ;
; 1.802 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[18]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.062      ;
; 1.802 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[19]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.062      ;
; 1.802 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[20]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.062      ;
; 1.802 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[21]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.062      ;
; 1.802 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[22]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.062      ;
; 1.802 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[23]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.062      ;
; 1.802 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[24]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.062      ;
; 1.802 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[25]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.062      ;
; 1.802 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[26]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 2.062      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10                         ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT1                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT2                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT3                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT4                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT5                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT6                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT7                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT8                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT9                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT10               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT11               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT12               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT13               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT14               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT15               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT16               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT17               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT18               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT19               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT20               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT21               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT22               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
; 1.844 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT23               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 1.612      ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'OSC_50'                                                                                                                                                                                                                                       ;
+-------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.706 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[79]                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.124      ; 6.016      ;
; 5.706 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[79]                                           ; OSC_50       ; OSC_50      ; 0.000        ; 0.124      ; 6.016      ;
; 5.706 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[111]                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.124      ; 6.016      ;
; 5.706 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[47]                                           ; OSC_50       ; OSC_50      ; 0.000        ; 0.124      ; 6.016      ;
; 5.706 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[15]                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.124      ; 6.016      ;
; 5.706 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[47]                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.124      ; 6.016      ;
; 5.706 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[111]                                                  ; OSC_50       ; OSC_50      ; 0.000        ; 0.124      ; 6.016      ;
; 5.706 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[108]                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.124      ; 6.016      ;
; 5.706 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[44]                                           ; OSC_50       ; OSC_50      ; 0.000        ; 0.124      ; 6.016      ;
; 5.706 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[76]                                           ; OSC_50       ; OSC_50      ; 0.000        ; 0.124      ; 6.016      ;
; 5.706 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[76]                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.124      ; 6.016      ;
; 5.706 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[12]                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.124      ; 6.016      ;
; 5.706 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[44]                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.124      ; 6.016      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|command_ID_reg[2]                                                                                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.114      ; 6.007      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|command_ID_reg[3]                                                                                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.114      ; 6.007      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|command_ID_reg[0]                                                                                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.114      ; 6.007      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[8]  ; OSC_50       ; OSC_50      ; 0.000        ; 0.118      ; 6.011      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[9]  ; OSC_50       ; OSC_50      ; 0.000        ; 0.118      ; 6.011      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[10] ; OSC_50       ; OSC_50      ; 0.000        ; 0.118      ; 6.011      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[11] ; OSC_50       ; OSC_50      ; 0.000        ; 0.118      ; 6.011      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[12] ; OSC_50       ; OSC_50      ; 0.000        ; 0.118      ; 6.011      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[13] ; OSC_50       ; OSC_50      ; 0.000        ; 0.118      ; 6.011      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[14] ; OSC_50       ; OSC_50      ; 0.000        ; 0.118      ; 6.011      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[15] ; OSC_50       ; OSC_50      ; 0.000        ; 0.118      ; 6.011      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[16] ; OSC_50       ; OSC_50      ; 0.000        ; 0.118      ; 6.011      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[17] ; OSC_50       ; OSC_50      ; 0.000        ; 0.118      ; 6.011      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[18] ; OSC_50       ; OSC_50      ; 0.000        ; 0.118      ; 6.011      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[19] ; OSC_50       ; OSC_50      ; 0.000        ; 0.118      ; 6.011      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[20] ; OSC_50       ; OSC_50      ; 0.000        ; 0.118      ; 6.011      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[21] ; OSC_50       ; OSC_50      ; 0.000        ; 0.118      ; 6.011      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[22] ; OSC_50       ; OSC_50      ; 0.000        ; 0.118      ; 6.011      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[29] ; OSC_50       ; OSC_50      ; 0.000        ; 0.118      ; 6.011      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[14]                                                ; OSC_50       ; OSC_50      ; 0.000        ; 0.115      ; 6.008      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[19]                                                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.117      ; 6.010      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[80]                                           ; OSC_50       ; OSC_50      ; 0.000        ; 0.123      ; 6.016      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[112]                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.123      ; 6.016      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[16]                                           ; OSC_50       ; OSC_50      ; 0.000        ; 0.123      ; 6.016      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[48]                                           ; OSC_50       ; OSC_50      ; 0.000        ; 0.123      ; 6.016      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[0]                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.116      ; 6.009      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[4]                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.115      ; 6.008      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[1]                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.116      ; 6.009      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[9]                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.116      ; 6.009      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[25]                                                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.116      ; 6.009      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[6]                                         ; OSC_50       ; OSC_50      ; 0.000        ; 0.117      ; 6.010      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|argument_reg[5]                                                                                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.114      ; 6.007      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|argument_reg[3]                                                                                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.114      ; 6.007      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[2]                                         ; OSC_50       ; OSC_50      ; 0.000        ; 0.117      ; 6.010      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|argument_reg[2]                                                                                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.114      ; 6.007      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[0]                                         ; OSC_50       ; OSC_50      ; 0.000        ; 0.117      ; 6.010      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|argument_reg[0]                                                                                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.114      ; 6.007      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[1]                                         ; OSC_50       ; OSC_50      ; 0.000        ; 0.117      ; 6.010      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|argument_reg[1]                                                                                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.114      ; 6.007      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|argument_reg[4]                                                                                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.114      ; 6.007      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[9]                                         ; OSC_50       ; OSC_50      ; 0.000        ; 0.117      ; 6.010      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|argument_reg[9]                                                                                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.114      ; 6.007      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|argument_reg[10]                                                                                                         ; OSC_50       ; OSC_50      ; 0.000        ; 0.114      ; 6.007      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[10]                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.117      ; 6.010      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[13]                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.117      ; 6.010      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|argument_reg[13]                                                                                                         ; OSC_50       ; OSC_50      ; 0.000        ; 0.114      ; 6.007      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|argument_reg[14]                                                                                                         ; OSC_50       ; OSC_50      ; 0.000        ; 0.114      ; 6.007      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[14]                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.117      ; 6.010      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|argument_reg[15]                                                                                                         ; OSC_50       ; OSC_50      ; 0.000        ; 0.114      ; 6.007      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[6]                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.116      ; 6.009      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[10]                                                ; OSC_50       ; OSC_50      ; 0.000        ; 0.115      ; 6.008      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[12]                                                ; OSC_50       ; OSC_50      ; 0.000        ; 0.115      ; 6.008      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[13]                                                ; OSC_50       ; OSC_50      ; 0.000        ; 0.116      ; 6.009      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[15]                                                ; OSC_50       ; OSC_50      ; 0.000        ; 0.115      ; 6.008      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[1]                                                       ; OSC_50       ; OSC_50      ; 0.000        ; 0.117      ; 6.010      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[14]                                                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.115      ; 6.008      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[94]                                           ; OSC_50       ; OSC_50      ; 0.000        ; 0.123      ; 6.016      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[126]                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.123      ; 6.016      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[30]                                           ; OSC_50       ; OSC_50      ; 0.000        ; 0.123      ; 6.016      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[62]                                           ; OSC_50       ; OSC_50      ; 0.000        ; 0.123      ; 6.016      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[126]                                                  ; OSC_50       ; OSC_50      ; 0.000        ; 0.123      ; 6.016      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[62]                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.123      ; 6.016      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[94]                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.123      ; 6.016      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[30]                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.123      ; 6.016      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[15]                                                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.116      ; 6.009      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[13]                                                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.116      ; 6.009      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[2]                                                       ; OSC_50       ; OSC_50      ; 0.000        ; 0.117      ; 6.010      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[0]                                                       ; OSC_50       ; OSC_50      ; 0.000        ; 0.117      ; 6.010      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[12]                                           ; OSC_50       ; OSC_50      ; 0.000        ; 0.123      ; 6.016      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[108]                                                  ; OSC_50       ; OSC_50      ; 0.000        ; 0.124      ; 6.017      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[12]                                                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.117      ; 6.010      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[10]                                                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.115      ; 6.008      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[5]                                                    ; OSC_50       ; OSC_50      ; 0.000        ; 0.123      ; 6.016      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[6]                                                       ; OSC_50       ; OSC_50      ; 0.000        ; 0.117      ; 6.010      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[9]                                                       ; OSC_50       ; OSC_50      ; 0.000        ; 0.115      ; 6.008      ;
; 5.707 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[11]                                                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.115      ; 6.008      ;
; 5.708 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[0]    ; OSC_50       ; OSC_50      ; 0.000        ; 0.114      ; 6.008      ;
; 5.708 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[1]    ; OSC_50       ; OSC_50      ; 0.000        ; 0.114      ; 6.008      ;
; 5.708 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[2]    ; OSC_50       ; OSC_50      ; 0.000        ; 0.114      ; 6.008      ;
; 5.708 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[3]    ; OSC_50       ; OSC_50      ; 0.000        ; 0.114      ; 6.008      ;
; 5.708 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[4]    ; OSC_50       ; OSC_50      ; 0.000        ; 0.114      ; 6.008      ;
; 5.708 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[5]    ; OSC_50       ; OSC_50      ; 0.000        ; 0.114      ; 6.008      ;
; 5.708 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[4]                                                       ; OSC_50       ; OSC_50      ; 0.000        ; 0.114      ; 6.008      ;
; 5.708 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[3]                                                       ; OSC_50       ; OSC_50      ; 0.000        ; 0.114      ; 6.008      ;
; 5.708 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[5]                                                       ; OSC_50       ; OSC_50      ; 0.000        ; 0.114      ; 6.008      ;
; 5.709 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[40] ; OSC_50       ; OSC_50      ; 0.000        ; 0.122      ; 6.017      ;
; 5.709 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[41] ; OSC_50       ; OSC_50      ; 0.000        ; 0.122      ; 6.017      ;
+-------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u1|u1|altpll_component|pll|clk[0]'                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0 ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT1 ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT2 ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT3 ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT4 ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT5 ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT6 ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT7 ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10                         ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT1                ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT10               ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT11               ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT12               ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT13               ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT14               ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT15               ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT16               ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT17               ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT18               ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT19               ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT2                ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT20               ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT21               ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT22               ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT23               ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT24               ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT3                ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT4                ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT5                ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT6                ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT7                ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT8                ;
; 4.615 ; 4.966        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT9                ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0 ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT1 ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT2 ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT3 ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT4 ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT5 ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT6 ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT7 ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10                         ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT1                ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT10               ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT11               ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT12               ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT13               ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT14               ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT15               ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT16               ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT17               ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT18               ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT19               ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT2                ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT20               ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT21               ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT22               ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT23               ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT24               ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT3                ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT4                ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT5                ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT6                ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT7                ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT8                ;
; 4.616 ; 4.967        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT9                ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0 ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT1 ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT2 ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT3 ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT4 ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT5 ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT6 ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT7 ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10                         ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT1                ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT10               ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT11               ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT12               ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT13               ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT14               ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT15               ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT16               ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT17               ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT18               ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT19               ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT2                ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT20               ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT21               ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT22               ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT23               ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT24               ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT3                ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT4                ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT5                ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT6                ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT7                ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT8                ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT9                ;
; 4.617 ; 4.968        ; 0.351          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'OSC_50'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+--------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+--------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT0  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT1  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT10 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT11 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT12 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT13 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT14 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT15 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT2  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT3  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT4  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT5  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT6  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT7  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT8  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT9  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT0  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT1  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT10 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT11 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT12 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT13 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT14 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT15 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT2  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT3  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT4  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT5  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT6  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT7  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT8  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT9  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9                           ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT1                  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT10                 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT11                 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT12                 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT13                 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT14                 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT15                 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT16                 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT17                 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT18                 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT19                 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT2                  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT20                 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT21                 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT22                 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT23                 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT24                 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT25                 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT26                 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT27                 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT28                 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT29                 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT3                  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT30                 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT31                 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT4                  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT5                  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT6                  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT7                  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT8                  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT9                  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT0  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT1  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT10 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT11 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT12 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT13 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT14 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT15 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT2  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT3  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT4  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT5  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT6  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT7  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT8  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT9  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT0  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT1  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT10 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT11 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT12 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT13 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT14 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT15 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT2  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT3  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT4  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT5  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT6  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT7  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT8  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT9  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_out9                           ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_out9~DATAOUT1                  ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_out9~DATAOUT10                 ;
; 9.455 ; 9.806        ; 0.351          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_out9~DATAOUT11                 ;
+-------+--------------+----------------+-----------------+--------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u1|u1|altpll_component|pll|clk[2]'                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------+
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|out[27]                                  ;
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|sync_reg_out[27]                         ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u66|synchronizer:u2|out[0]                                   ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|out[11]                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|out[12]                                  ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|out[8]                                   ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|sync_reg_out[11]                         ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|sync_reg_out[12]                         ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|sync_reg_out[8]                          ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_pressed_sync                                     ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|consumer_state.state_consumer_idle     ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|consumer_state.state_consumer_valid    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|consumer_state.state_consumer_validlow ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data1          ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data2          ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data3          ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data4          ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data5          ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data6          ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data7          ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_parity         ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|state.state_data1                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|state.state_data2                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|state.state_data3                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|state.state_data4                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|state.state_data5                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|state.state_data6                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|state.state_data7                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|state.state_parity                     ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|shift_actual_out                                     ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|state.state_break                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|state.state_break_check                              ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|state.state_break_prevalid                           ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|state.state_break_waitnext                           ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|state.state_check                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|state.state_extended                                 ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|state.state_extended_ignorebyte                      ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|state.state_extended_waitnext                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|state.state_idle                                     ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|state.state_prevalid                                 ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|state.state_response                                 ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|state.state_shift_pressed                            ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|state.state_shift_released                           ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|state.state_valid                                    ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; speaker:u78|current_sample[10]                                        ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; speaker:u78|current_sample[6]                                         ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; speaker:u78|current_sample[7]                                         ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; speaker:u78|current_sample[8]                                         ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; speaker:u78|current_sample[9]                                         ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; speaker:u78|current_sample_played                                     ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; speaker:u78|shift_reg[10]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; speaker:u78|shift_reg[11]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; speaker:u78|shift_reg[12]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; speaker:u78|shift_reg[13]                                             ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; speaker:u78|shift_reg[6]                                              ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; speaker:u78|shift_reg[7]                                              ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; speaker:u78|shift_reg[8]                                              ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; speaker:u78|shift_reg[9]                                              ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; synchronizer:u6|out[0]                                                ;
; 19.709 ; 19.929       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; synchronizer:u6|sync_reg_out[0]                                       ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; clocks:u1|clock_slow[0]                                               ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; clocks:u1|clock_slow[1]                                               ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; clocks:u1|clock_slow[2]                                               ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; clocks:u1|clock_slow[3]                                               ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; clocks:u1|clock_slow[4]                                               ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; clocks:u1|clock_slow[5]                                               ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; clocks:u1|clock_slow[6]                                               ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|cpu_state.cpu_state_consume                            ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|cpu_state.cpu_state_idle                               ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|cpu_state.cpu_state_reset                              ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|cpu_state.cpu_state_response                           ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|microphone_response                                    ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|microphone_sample[10]                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|microphone_sample[11]                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|microphone_sample[12]                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|microphone_sample[13]                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|microphone_sample[14]                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|microphone_sample[15]                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|microphone_sample[16]                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|microphone_sample[17]                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|microphone_sample[19]                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|microphone_sample[20]                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|microphone_sample[21]                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|microphone_sample[24]                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|microphone_sample[25]                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|microphone_sample[26]                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|microphone_sample[27]                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|microphone_sample[28]                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|microphone_sample[29]                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|microphone_sample[30]                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|microphone_sample[31]                                  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|microphone_sample[8]                                   ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|microphone_sample[9]                                   ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|sample_avail                                           ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|shift_reg[0]                                           ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|shift_reg[10]                                          ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|shift_reg[11]                                          ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|shift_reg[12]                                          ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|shift_reg[13]                                          ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|shift_reg[14]                                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock               ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+-----------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 49.483 ; 49.718       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a28~portb_address_reg0 ;
; 49.483 ; 49.718       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a28~portb_we_reg       ;
; 49.483 ; 49.718       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a48~portb_address_reg0 ;
; 49.483 ; 49.718       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a48~portb_we_reg       ;
; 49.484 ; 49.719       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a13~portb_address_reg0 ;
; 49.484 ; 49.719       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a13~portb_we_reg       ;
; 49.484 ; 49.719       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a19~portb_address_reg0 ;
; 49.484 ; 49.719       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a19~portb_we_reg       ;
; 49.484 ; 49.719       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a32~portb_address_reg0 ;
; 49.484 ; 49.719       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a32~portb_we_reg       ;
; 49.484 ; 49.719       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a34~portb_address_reg0 ;
; 49.484 ; 49.719       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a34~portb_we_reg       ;
; 49.484 ; 49.719       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a36~portb_address_reg0 ;
; 49.484 ; 49.719       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a36~portb_we_reg       ;
; 49.484 ; 49.719       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a40~portb_address_reg0 ;
; 49.484 ; 49.719       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a40~portb_we_reg       ;
; 49.484 ; 49.719       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a41~portb_address_reg0 ;
; 49.484 ; 49.719       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a41~portb_we_reg       ;
; 49.484 ; 49.719       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a63~portb_address_reg0 ;
; 49.484 ; 49.719       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a63~portb_we_reg       ;
; 49.484 ; 49.719       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a6~portb_address_reg0  ;
; 49.484 ; 49.719       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a6~portb_we_reg        ;
; 49.484 ; 49.719       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a8~portb_address_reg0  ;
; 49.484 ; 49.719       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a8~portb_we_reg        ;
; 49.484 ; 49.719       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a9~portb_address_reg0  ;
; 49.484 ; 49.719       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a9~portb_we_reg        ;
; 49.485 ; 49.720       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a3~portb_address_reg0  ;
; 49.485 ; 49.720       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a3~portb_we_reg        ;
; 49.486 ; 49.721       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a28~portb_datain_reg0  ;
; 49.486 ; 49.721       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a30~portb_address_reg0 ;
; 49.486 ; 49.721       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a30~portb_we_reg       ;
; 49.486 ; 49.721       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a46~portb_address_reg0 ;
; 49.486 ; 49.721       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a46~portb_we_reg       ;
; 49.486 ; 49.721       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a47~portb_address_reg0 ;
; 49.486 ; 49.721       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a47~portb_we_reg       ;
; 49.486 ; 49.721       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a48~portb_datain_reg0  ;
; 49.486 ; 49.721       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a54~portb_address_reg0 ;
; 49.486 ; 49.721       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a54~portb_we_reg       ;
; 49.486 ; 49.721       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a59~portb_address_reg0 ;
; 49.486 ; 49.721       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a59~portb_we_reg       ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a13~portb_datain_reg0  ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a18~portb_address_reg0 ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a18~portb_we_reg       ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a19~portb_datain_reg0  ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a1~portb_address_reg0  ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a1~portb_we_reg        ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a20~portb_address_reg0 ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a20~portb_we_reg       ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a22~portb_address_reg0 ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a22~portb_we_reg       ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a27~portb_address_reg0 ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a27~portb_we_reg       ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a32~portb_datain_reg0  ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a34~portb_datain_reg0  ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a36~portb_datain_reg0  ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a40~portb_datain_reg0  ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a41~portb_datain_reg0  ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a44~portb_address_reg0 ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a44~portb_we_reg       ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a50~portb_address_reg0 ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a50~portb_we_reg       ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a51~portb_address_reg0 ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a51~portb_we_reg       ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a55~portb_address_reg0 ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a55~portb_we_reg       ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a58~portb_address_reg0 ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a58~portb_we_reg       ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a63~portb_datain_reg0  ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a6~portb_datain_reg0   ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a8~portb_datain_reg0   ;
; 49.487 ; 49.722       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a9~portb_datain_reg0   ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a17~portb_address_reg0 ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a17~portb_we_reg       ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a23~portb_address_reg0 ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a23~portb_we_reg       ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a25~portb_address_reg0 ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a25~portb_we_reg       ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a26~portb_address_reg0 ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a26~portb_we_reg       ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a29~portb_address_reg0 ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a29~portb_we_reg       ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a3~portb_datain_reg0   ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a45~portb_address_reg0 ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a45~portb_we_reg       ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a4~portb_address_reg0  ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a4~portb_we_reg        ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a52~portb_address_reg0 ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a52~portb_we_reg       ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a5~portb_address_reg0  ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a5~portb_we_reg        ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a60~portb_address_reg0 ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a60~portb_we_reg       ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a62~portb_address_reg0 ;
; 49.488 ; 49.723       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a62~portb_we_reg       ;
; 49.489 ; 49.724       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a14~portb_address_reg0 ;
; 49.489 ; 49.724       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a14~portb_we_reg       ;
; 49.489 ; 49.724       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a15~portb_address_reg0 ;
; 49.489 ; 49.724       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a15~portb_we_reg       ;
; 49.489 ; 49.724       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a16~portb_address_reg0 ;
; 49.489 ; 49.724       ; 0.235          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a16~portb_we_reg       ;
+--------+--------------+----------------+-----------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------+
; DRAM_DQ[*]          ; OSC_50              ; 2.417 ; 2.918 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[0]         ; OSC_50              ; 2.417 ; 2.918 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[1]         ; OSC_50              ; 1.843 ; 2.291 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[2]         ; OSC_50              ; 2.071 ; 2.542 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[3]         ; OSC_50              ; 1.727 ; 2.184 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[4]         ; OSC_50              ; 2.085 ; 2.494 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[5]         ; OSC_50              ; 1.848 ; 2.314 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[6]         ; OSC_50              ; 1.873 ; 2.296 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[7]         ; OSC_50              ; 1.709 ; 2.145 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[8]         ; OSC_50              ; 1.615 ; 2.064 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[9]         ; OSC_50              ; 1.758 ; 2.206 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[10]        ; OSC_50              ; 1.866 ; 2.289 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[11]        ; OSC_50              ; 1.966 ; 2.400 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[12]        ; OSC_50              ; 2.153 ; 2.591 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[13]        ; OSC_50              ; 1.736 ; 2.197 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[14]        ; OSC_50              ; 1.649 ; 2.097 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[15]        ; OSC_50              ; 1.757 ; 2.204 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[16]        ; OSC_50              ; 2.163 ; 2.611 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[17]        ; OSC_50              ; 2.163 ; 2.618 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[18]        ; OSC_50              ; 1.867 ; 2.300 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[19]        ; OSC_50              ; 1.704 ; 2.129 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[20]        ; OSC_50              ; 1.709 ; 2.156 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[21]        ; OSC_50              ; 1.732 ; 2.190 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[22]        ; OSC_50              ; 1.694 ; 2.102 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[23]        ; OSC_50              ; 1.885 ; 2.332 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[24]        ; OSC_50              ; 1.956 ; 2.438 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[25]        ; OSC_50              ; 1.185 ; 1.599 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[26]        ; OSC_50              ; 1.254 ; 1.653 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[27]        ; OSC_50              ; 1.289 ; 1.688 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[28]        ; OSC_50              ; 1.331 ; 1.760 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[29]        ; OSC_50              ; 1.312 ; 1.730 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[30]        ; OSC_50              ; 1.652 ; 2.097 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[31]        ; OSC_50              ; 1.332 ; 1.758 ; Rise       ; OSC_50                            ;
; I2C_SDAT            ; OSC_50              ; 2.055 ; 2.557 ; Rise       ; OSC_50                            ;
; KEY[*]              ; OSC_50              ; 1.846 ; 2.223 ; Rise       ; OSC_50                            ;
;  KEY[0]             ; OSC_50              ; 1.846 ; 2.223 ; Rise       ; OSC_50                            ;
; SD_CMD              ; OSC_50              ; 6.760 ; 7.345 ; Rise       ; OSC_50                            ;
; SD_DAT[*]           ; OSC_50              ; 2.254 ; 2.778 ; Rise       ; OSC_50                            ;
;  SD_DAT[0]          ; OSC_50              ; 2.254 ; 2.778 ; Rise       ; OSC_50                            ;
; UART_RXD            ; OSC_50              ; 2.090 ; 2.631 ; Rise       ; OSC_50                            ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.245 ; 2.530 ; Rise       ; altera_reserved_tck               ;
; altera_reserved_tms ; altera_reserved_tck ; 6.327 ; 6.484 ; Rise       ; altera_reserved_tck               ;
; SRAM_DQ[*]          ; OSC_50              ; 6.681 ; 7.198 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]         ; OSC_50              ; 5.873 ; 6.488 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]         ; OSC_50              ; 5.930 ; 6.520 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]         ; OSC_50              ; 6.681 ; 7.198 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]         ; OSC_50              ; 6.180 ; 6.763 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]         ; OSC_50              ; 6.502 ; 7.056 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]         ; OSC_50              ; 5.803 ; 6.390 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]         ; OSC_50              ; 5.918 ; 6.526 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]         ; OSC_50              ; 6.343 ; 6.845 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]         ; OSC_50              ; 6.179 ; 6.648 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]         ; OSC_50              ; 5.706 ; 6.187 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]        ; OSC_50              ; 5.802 ; 6.249 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]        ; OSC_50              ; 5.466 ; 5.929 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]        ; OSC_50              ; 6.675 ; 7.144 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]        ; OSC_50              ; 6.655 ; 7.197 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]        ; OSC_50              ; 6.125 ; 6.705 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; TD_CLK27            ; OSC_50              ; 3.579 ; 3.661 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; TD_DATA[*]          ; OSC_50              ; 9.393 ; 9.829 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[0]         ; OSC_50              ; 5.483 ; 6.050 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[1]         ; OSC_50              ; 5.682 ; 6.212 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[2]         ; OSC_50              ; 5.171 ; 5.664 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[3]         ; OSC_50              ; 5.591 ; 6.064 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[4]         ; OSC_50              ; 5.941 ; 6.437 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[5]         ; OSC_50              ; 5.782 ; 6.216 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[6]         ; OSC_50              ; 5.504 ; 5.978 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[7]         ; OSC_50              ; 9.393 ; 9.829 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; AUD_ADCDAT          ; OSC_50              ; 5.559 ; 6.018 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; PS2_CLK             ; OSC_50              ; 6.046 ; 6.603 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; PS2_DAT             ; OSC_50              ; 5.963 ; 6.489 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------+
; DRAM_DQ[*]          ; OSC_50              ; -0.744 ; -1.135 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[0]         ; OSC_50              ; -1.929 ; -2.404 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[1]         ; OSC_50              ; -1.391 ; -1.824 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[2]         ; OSC_50              ; -1.597 ; -2.044 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[3]         ; OSC_50              ; -1.268 ; -1.701 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[4]         ; OSC_50              ; -1.610 ; -1.997 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[5]         ; OSC_50              ; -1.384 ; -1.825 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[6]         ; OSC_50              ; -1.420 ; -1.830 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[7]         ; OSC_50              ; -1.250 ; -1.663 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[8]         ; OSC_50              ; -1.157 ; -1.583 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[9]         ; OSC_50              ; -1.294 ; -1.718 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[10]        ; OSC_50              ; -1.414 ; -1.823 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[11]        ; OSC_50              ; -1.495 ; -1.905 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[12]        ; OSC_50              ; -1.676 ; -2.092 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[13]        ; OSC_50              ; -1.274 ; -1.711 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[14]        ; OSC_50              ; -1.190 ; -1.615 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[15]        ; OSC_50              ; -1.297 ; -1.720 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[16]        ; OSC_50              ; -1.696 ; -2.130 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[17]        ; OSC_50              ; -1.699 ; -2.139 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[18]        ; OSC_50              ; -1.416 ; -1.835 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[19]        ; OSC_50              ; -1.245 ; -1.647 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[20]        ; OSC_50              ; -1.249 ; -1.673 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[21]        ; OSC_50              ; -1.271 ; -1.705 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[22]        ; OSC_50              ; -1.234 ; -1.620 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[23]        ; OSC_50              ; -1.414 ; -1.838 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[24]        ; OSC_50              ; -1.500 ; -1.966 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[25]        ; OSC_50              ; -0.744 ; -1.135 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[26]        ; OSC_50              ; -0.809 ; -1.187 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[27]        ; OSC_50              ; -0.843 ; -1.221 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[28]        ; OSC_50              ; -0.883 ; -1.289 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[29]        ; OSC_50              ; -0.866 ; -1.260 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[30]        ; OSC_50              ; -1.195 ; -1.616 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[31]        ; OSC_50              ; -0.885 ; -1.288 ; Rise       ; OSC_50                            ;
; I2C_SDAT            ; OSC_50              ; -1.576 ; -2.058 ; Rise       ; OSC_50                            ;
; KEY[*]              ; OSC_50              ; -1.368 ; -1.742 ; Rise       ; OSC_50                            ;
;  KEY[0]             ; OSC_50              ; -1.368 ; -1.742 ; Rise       ; OSC_50                            ;
; SD_CMD              ; OSC_50              ; -2.245 ; -2.811 ; Rise       ; OSC_50                            ;
; SD_DAT[*]           ; OSC_50              ; -1.766 ; -2.263 ; Rise       ; OSC_50                            ;
;  SD_DAT[0]          ; OSC_50              ; -1.766 ; -2.263 ; Rise       ; OSC_50                            ;
; UART_RXD            ; OSC_50              ; -1.609 ; -2.128 ; Rise       ; OSC_50                            ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.414  ; 1.253  ; Rise       ; altera_reserved_tck               ;
; altera_reserved_tms ; altera_reserved_tck ; -0.650 ; -0.839 ; Rise       ; altera_reserved_tck               ;
; SRAM_DQ[*]          ; OSC_50              ; -4.161 ; -4.609 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]         ; OSC_50              ; -4.768 ; -5.319 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]         ; OSC_50              ; -4.806 ; -5.350 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]         ; OSC_50              ; -4.736 ; -5.270 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]         ; OSC_50              ; -4.947 ; -5.512 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]         ; OSC_50              ; -4.925 ; -5.490 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]         ; OSC_50              ; -4.699 ; -5.229 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]         ; OSC_50              ; -4.792 ; -5.351 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]         ; OSC_50              ; -4.358 ; -4.841 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]         ; OSC_50              ; -4.161 ; -4.609 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]         ; OSC_50              ; -4.535 ; -4.987 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]        ; OSC_50              ; -4.899 ; -5.340 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]        ; OSC_50              ; -4.577 ; -5.034 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]        ; OSC_50              ; -4.708 ; -5.156 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]        ; OSC_50              ; -4.899 ; -5.445 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]        ; OSC_50              ; -4.825 ; -5.369 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; TD_CLK27            ; OSC_50              ; -2.819 ; -2.904 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; TD_DATA[*]          ; OSC_50              ; -4.003 ; -4.488 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[0]         ; OSC_50              ; -4.606 ; -5.127 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[1]         ; OSC_50              ; -4.606 ; -5.156 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[2]         ; OSC_50              ; -4.003 ; -4.488 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[3]         ; OSC_50              ; -4.261 ; -4.721 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[4]         ; OSC_50              ; -4.336 ; -4.799 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[5]         ; OSC_50              ; -4.025 ; -4.496 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[6]         ; OSC_50              ; -4.251 ; -4.752 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[7]         ; OSC_50              ; -4.475 ; -4.974 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; AUD_ADCDAT          ; OSC_50              ; -4.700 ; -5.136 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; PS2_CLK             ; OSC_50              ; -5.163 ; -5.692 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; PS2_DAT             ; OSC_50              ; -4.946 ; -5.470 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------+
; DRAM_ADDR[*]        ; OSC_50              ; 12.549 ; 12.415 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[0]       ; OSC_50              ; 9.861  ; 9.765  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[1]       ; OSC_50              ; 10.724 ; 10.600 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[2]       ; OSC_50              ; 11.570 ; 11.494 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[3]       ; OSC_50              ; 11.980 ; 11.785 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[4]       ; OSC_50              ; 12.156 ; 11.970 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[5]       ; OSC_50              ; 11.064 ; 10.971 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[6]       ; OSC_50              ; 12.549 ; 12.415 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[7]       ; OSC_50              ; 12.011 ; 11.817 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[8]       ; OSC_50              ; 11.052 ; 11.080 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[9]       ; OSC_50              ; 11.514 ; 11.553 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[10]      ; OSC_50              ; 9.352  ; 9.297  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[11]      ; OSC_50              ; 11.996 ; 11.753 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[12]      ; OSC_50              ; 11.509 ; 11.303 ; Rise       ; OSC_50                            ;
; DRAM_BA[*]          ; OSC_50              ; 9.505  ; 9.340  ; Rise       ; OSC_50                            ;
;  DRAM_BA[0]         ; OSC_50              ; 9.505  ; 9.340  ; Rise       ; OSC_50                            ;
;  DRAM_BA[1]         ; OSC_50              ; 8.110  ; 7.952  ; Rise       ; OSC_50                            ;
; DRAM_CAS_N          ; OSC_50              ; 8.913  ; 8.990  ; Rise       ; OSC_50                            ;
; DRAM_CLK            ; OSC_50              ; 5.727  ; 5.827  ; Rise       ; OSC_50                            ;
; DRAM_DQ[*]          ; OSC_50              ; 10.154 ; 10.099 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[0]         ; OSC_50              ; 9.644  ; 9.549  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[1]         ; OSC_50              ; 8.827  ; 8.748  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[2]         ; OSC_50              ; 8.826  ; 8.716  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[3]         ; OSC_50              ; 8.811  ; 8.822  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[4]         ; OSC_50              ; 7.473  ; 7.421  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[5]         ; OSC_50              ; 7.130  ; 7.056  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[6]         ; OSC_50              ; 7.819  ; 7.759  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[7]         ; OSC_50              ; 6.613  ; 6.554  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[8]         ; OSC_50              ; 10.154 ; 10.099 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[9]         ; OSC_50              ; 7.970  ; 7.887  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[10]        ; OSC_50              ; 7.981  ; 7.881  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[11]        ; OSC_50              ; 8.502  ; 8.395  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[12]        ; OSC_50              ; 7.294  ; 7.263  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[13]        ; OSC_50              ; 7.846  ; 7.782  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[14]        ; OSC_50              ; 8.073  ; 8.014  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[15]        ; OSC_50              ; 7.521  ; 7.423  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[16]        ; OSC_50              ; 9.265  ; 9.111  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[17]        ; OSC_50              ; 8.759  ; 8.695  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[18]        ; OSC_50              ; 7.040  ; 6.944  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[19]        ; OSC_50              ; 8.511  ; 8.394  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[20]        ; OSC_50              ; 8.128  ; 8.034  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[21]        ; OSC_50              ; 9.738  ; 9.618  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[22]        ; OSC_50              ; 8.326  ; 8.337  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[23]        ; OSC_50              ; 8.745  ; 8.695  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[24]        ; OSC_50              ; 7.994  ; 7.912  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[25]        ; OSC_50              ; 6.572  ; 6.513  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[26]        ; OSC_50              ; 6.604  ; 6.543  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[27]        ; OSC_50              ; 7.189  ; 7.128  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[28]        ; OSC_50              ; 6.585  ; 6.524  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[29]        ; OSC_50              ; 7.015  ; 6.924  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[30]        ; OSC_50              ; 7.058  ; 6.943  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[31]        ; OSC_50              ; 8.141  ; 8.076  ; Rise       ; OSC_50                            ;
; DRAM_RAS_N          ; OSC_50              ; 9.926  ; 10.000 ; Rise       ; OSC_50                            ;
; DRAM_WE_N           ; OSC_50              ; 9.849  ; 9.970  ; Rise       ; OSC_50                            ;
; I2C_SCLK            ; OSC_50              ; 8.467  ; 8.381  ; Rise       ; OSC_50                            ;
; I2C_SDAT            ; OSC_50              ; 9.208  ; 9.161  ; Rise       ; OSC_50                            ;
; LED_GREEN[*]        ; OSC_50              ; 9.714  ; 9.708  ; Rise       ; OSC_50                            ;
;  LED_GREEN[8]       ; OSC_50              ; 9.714  ; 9.708  ; Rise       ; OSC_50                            ;
; OTG_ADDR[*]         ; OSC_50              ; 12.021 ; 11.662 ; Rise       ; OSC_50                            ;
;  OTG_ADDR[0]        ; OSC_50              ; 12.021 ; 11.662 ; Rise       ; OSC_50                            ;
;  OTG_ADDR[1]        ; OSC_50              ; 7.967  ; 7.931  ; Rise       ; OSC_50                            ;
; OTG_CS_N            ; OSC_50              ; 9.509  ; 9.394  ; Rise       ; OSC_50                            ;
; OTG_DATA[*]         ; OSC_50              ; 9.560  ; 9.464  ; Rise       ; OSC_50                            ;
;  OTG_DATA[0]        ; OSC_50              ; 7.429  ; 7.399  ; Rise       ; OSC_50                            ;
;  OTG_DATA[1]        ; OSC_50              ; 7.679  ; 7.617  ; Rise       ; OSC_50                            ;
;  OTG_DATA[2]        ; OSC_50              ; 7.582  ; 7.517  ; Rise       ; OSC_50                            ;
;  OTG_DATA[3]        ; OSC_50              ; 8.231  ; 8.092  ; Rise       ; OSC_50                            ;
;  OTG_DATA[4]        ; OSC_50              ; 7.764  ; 7.685  ; Rise       ; OSC_50                            ;
;  OTG_DATA[5]        ; OSC_50              ; 7.578  ; 7.507  ; Rise       ; OSC_50                            ;
;  OTG_DATA[6]        ; OSC_50              ; 7.376  ; 7.309  ; Rise       ; OSC_50                            ;
;  OTG_DATA[7]        ; OSC_50              ; 8.277  ; 8.252  ; Rise       ; OSC_50                            ;
;  OTG_DATA[8]        ; OSC_50              ; 8.999  ; 8.962  ; Rise       ; OSC_50                            ;
;  OTG_DATA[9]        ; OSC_50              ; 9.123  ; 9.123  ; Rise       ; OSC_50                            ;
;  OTG_DATA[10]       ; OSC_50              ; 8.050  ; 7.969  ; Rise       ; OSC_50                            ;
;  OTG_DATA[11]       ; OSC_50              ; 8.624  ; 8.485  ; Rise       ; OSC_50                            ;
;  OTG_DATA[12]       ; OSC_50              ; 9.515  ; 9.374  ; Rise       ; OSC_50                            ;
;  OTG_DATA[13]       ; OSC_50              ; 8.672  ; 8.568  ; Rise       ; OSC_50                            ;
;  OTG_DATA[14]       ; OSC_50              ; 8.535  ; 8.452  ; Rise       ; OSC_50                            ;
;  OTG_DATA[15]       ; OSC_50              ; 9.560  ; 9.464  ; Rise       ; OSC_50                            ;
; OTG_RD_N            ; OSC_50              ; 7.847  ; 7.857  ; Rise       ; OSC_50                            ;
; OTG_RST_N           ; OSC_50              ; 9.865  ; 9.683  ; Rise       ; OSC_50                            ;
; OTG_WR_N            ; OSC_50              ; 8.792  ; 8.749  ; Rise       ; OSC_50                            ;
; SD_CLK              ; OSC_50              ; 11.143 ; 11.056 ; Rise       ; OSC_50                            ;
; SD_CMD              ; OSC_50              ; 9.253  ; 9.326  ; Rise       ; OSC_50                            ;
; SD_DAT[*]           ; OSC_50              ; 9.478  ; 9.602  ; Rise       ; OSC_50                            ;
;  SD_DAT[0]          ; OSC_50              ; 9.478  ; 9.602  ; Rise       ; OSC_50                            ;
; UART_TXD            ; OSC_50              ; 11.496 ; 11.111 ; Rise       ; OSC_50                            ;
; DRAM_CLK            ; OSC_50              ; 5.727  ; 5.827  ; Fall       ; OSC_50                            ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.568 ; 13.031 ; Fall       ; altera_reserved_tck               ;
; HEX0[*]             ; OSC_50              ; 11.293 ; 11.323 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[0]            ; OSC_50              ; 7.305  ; 7.200  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[1]            ; OSC_50              ; 11.293 ; 11.323 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[2]            ; OSC_50              ; 6.751  ; 6.696  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[3]            ; OSC_50              ; 8.414  ; 8.216  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[4]            ; OSC_50              ; 6.935  ; 6.994  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[5]            ; OSC_50              ; 10.705 ; 10.823 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[6]            ; OSC_50              ; 9.387  ; 9.334  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX1[*]             ; OSC_50              ; 10.756 ; 10.773 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[0]            ; OSC_50              ; 8.770  ; 8.870  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[1]            ; OSC_50              ; 8.239  ; 8.218  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[2]            ; OSC_50              ; 8.820  ; 8.771  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[3]            ; OSC_50              ; 10.088 ; 9.827  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[4]            ; OSC_50              ; 8.177  ; 8.239  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[5]            ; OSC_50              ; 9.918  ; 10.030 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[6]            ; OSC_50              ; 10.756 ; 10.773 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX2[*]             ; OSC_50              ; 9.970  ; 9.941  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[0]            ; OSC_50              ; 7.396  ; 7.412  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[1]            ; OSC_50              ; 9.970  ; 9.941  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[2]            ; OSC_50              ; 7.058  ; 7.082  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[3]            ; OSC_50              ; 7.063  ; 7.075  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[4]            ; OSC_50              ; 8.654  ; 8.637  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[5]            ; OSC_50              ; 8.563  ; 8.576  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[6]            ; OSC_50              ; 7.414  ; 7.449  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX3[*]             ; OSC_50              ; 10.254 ; 10.072 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[0]            ; OSC_50              ; 10.025 ; 10.072 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[1]            ; OSC_50              ; 9.886  ; 9.860  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[2]            ; OSC_50              ; 10.254 ; 9.816  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[3]            ; OSC_50              ; 7.867  ; 7.746  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[4]            ; OSC_50              ; 7.574  ; 7.527  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[5]            ; OSC_50              ; 8.674  ; 8.619  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[6]            ; OSC_50              ; 7.393  ; 7.418  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX4[*]             ; OSC_50              ; 8.881  ; 8.643  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[0]            ; OSC_50              ; 8.144  ; 7.997  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[1]            ; OSC_50              ; 8.012  ; 8.096  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[2]            ; OSC_50              ; 7.301  ; 7.177  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[3]            ; OSC_50              ; 7.344  ; 7.204  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[4]            ; OSC_50              ; 8.881  ; 8.643  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[5]            ; OSC_50              ; 6.982  ; 6.908  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[6]            ; OSC_50              ; 7.369  ; 7.461  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX5[*]             ; OSC_50              ; 9.587  ; 9.358  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[0]            ; OSC_50              ; 7.765  ; 7.660  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[1]            ; OSC_50              ; 9.477  ; 9.159  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[2]            ; OSC_50              ; 9.266  ; 9.141  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[3]            ; OSC_50              ; 6.976  ; 6.894  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[4]            ; OSC_50              ; 9.587  ; 9.358  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[5]            ; OSC_50              ; 9.085  ; 9.066  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[6]            ; OSC_50              ; 8.520  ; 8.673  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX6[*]             ; OSC_50              ; 8.882  ; 8.533  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[0]            ; OSC_50              ; 6.587  ; 6.560  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[1]            ; OSC_50              ; 7.058  ; 6.907  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[2]            ; OSC_50              ; 6.292  ; 6.222  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[3]            ; OSC_50              ; 6.955  ; 6.952  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[4]            ; OSC_50              ; 7.243  ; 7.100  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[5]            ; OSC_50              ; 8.882  ; 8.533  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[6]            ; OSC_50              ; 6.776  ; 6.876  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX7[*]             ; OSC_50              ; 8.224  ; 7.999  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[0]            ; OSC_50              ; 8.224  ; 7.999  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[1]            ; OSC_50              ; 6.277  ; 6.242  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[2]            ; OSC_50              ; 7.289  ; 7.094  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[3]            ; OSC_50              ; 7.898  ; 7.841  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[4]            ; OSC_50              ; 6.872  ; 6.713  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[5]            ; OSC_50              ; 6.397  ; 6.351  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[6]            ; OSC_50              ; 6.518  ; 6.547  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; LED_GREEN[*]        ; OSC_50              ; 7.885  ; 7.993  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[0]       ; OSC_50              ; 7.051  ; 7.223  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[1]       ; OSC_50              ; 7.812  ; 7.830  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[2]       ; OSC_50              ; 6.859  ; 6.973  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[3]       ; OSC_50              ; 6.772  ; 6.866  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[4]       ; OSC_50              ; 6.991  ; 7.133  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[5]       ; OSC_50              ; 6.303  ; 6.310  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[6]       ; OSC_50              ; 7.885  ; 7.993  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[7]       ; OSC_50              ; 5.928  ; 5.943  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; LED_RED[*]          ; OSC_50              ; 9.691  ; 9.695  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[0]         ; OSC_50              ; 7.185  ; 7.199  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[1]         ; OSC_50              ; 6.087  ; 6.266  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[2]         ; OSC_50              ; 6.540  ; 6.565  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[3]         ; OSC_50              ; 8.152  ; 8.120  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[4]         ; OSC_50              ; 6.336  ; 6.492  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[5]         ; OSC_50              ; 9.691  ; 9.474  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[6]         ; OSC_50              ; 7.775  ; 7.749  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[7]         ; OSC_50              ; 7.080  ; 7.166  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[8]         ; OSC_50              ; 5.386  ; 5.440  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[9]         ; OSC_50              ; 7.818  ; 7.997  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[10]        ; OSC_50              ; 5.671  ; 5.716  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[11]        ; OSC_50              ; 5.489  ; 5.558  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[12]        ; OSC_50              ; 7.438  ; 7.347  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[13]        ; OSC_50              ; 7.860  ; 7.835  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[14]        ; OSC_50              ; 6.859  ; 6.868  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[15]        ; OSC_50              ; 9.556  ; 9.695  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[16]        ; OSC_50              ; 5.681  ; 5.822  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[17]        ; OSC_50              ; 6.953  ; 6.889  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]        ; OSC_50              ; 8.377  ; 8.024  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[0]       ; OSC_50              ; 6.505  ; 6.386  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[1]       ; OSC_50              ; 5.668  ; 5.661  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[2]       ; OSC_50              ; 6.778  ; 6.640  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[3]       ; OSC_50              ; 7.056  ; 6.907  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[4]       ; OSC_50              ; 6.068  ; 6.046  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[5]       ; OSC_50              ; 7.750  ; 7.601  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[6]       ; OSC_50              ; 7.028  ; 7.019  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[7]       ; OSC_50              ; 7.675  ; 7.554  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[8]       ; OSC_50              ; 7.427  ; 7.260  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[9]       ; OSC_50              ; 7.145  ; 6.754  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[10]      ; OSC_50              ; 7.262  ; 7.134  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[11]      ; OSC_50              ; 6.363  ; 6.241  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[12]      ; OSC_50              ; 8.377  ; 8.024  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[13]      ; OSC_50              ; 5.492  ; 5.508  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[14]      ; OSC_50              ; 6.408  ; 6.292  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[15]      ; OSC_50              ; 7.955  ; 7.512  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[16]      ; OSC_50              ; 6.152  ; 6.084  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[17]      ; OSC_50              ; 7.230  ; 7.127  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[18]      ; OSC_50              ; 6.854  ; 6.813  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[19]      ; OSC_50              ; 8.344  ; 7.948  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]          ; OSC_50              ; 7.749  ; 7.596  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]         ; OSC_50              ; 7.388  ; 7.232  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]         ; OSC_50              ; 7.749  ; 7.596  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]         ; OSC_50              ; 7.178  ; 7.046  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]         ; OSC_50              ; 6.882  ; 6.827  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]         ; OSC_50              ; 6.311  ; 6.191  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]         ; OSC_50              ; 5.485  ; 5.474  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]         ; OSC_50              ; 5.528  ; 5.524  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]         ; OSC_50              ; 6.195  ; 6.114  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]         ; OSC_50              ; 5.465  ; 5.481  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]         ; OSC_50              ; 5.910  ; 5.805  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]        ; OSC_50              ; 6.206  ; 6.162  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]        ; OSC_50              ; 6.553  ; 6.457  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]        ; OSC_50              ; 6.165  ; 6.207  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]        ; OSC_50              ; 6.005  ; 5.960  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]        ; OSC_50              ; 7.136  ; 7.022  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]        ; OSC_50              ; 5.736  ; 5.742  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_OE_N           ; OSC_50              ; 5.723  ; 5.719  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_WE_N           ; OSC_50              ; 5.532  ; 5.478  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_B[*]            ; OSC_50              ; 7.495  ; 7.435  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[0]           ; OSC_50              ; 5.964  ; 5.933  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[1]           ; OSC_50              ; 5.833  ; 5.843  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[2]           ; OSC_50              ; 6.188  ; 6.068  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[3]           ; OSC_50              ; 7.495  ; 7.435  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[4]           ; OSC_50              ; 6.334  ; 6.182  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[5]           ; OSC_50              ; 6.461  ; 6.372  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[6]           ; OSC_50              ; 4.776  ; 4.764  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[7]           ; OSC_50              ; 6.468  ; 6.507  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_BLANK_N         ; OSC_50              ; 6.735  ; 6.691  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_CLK             ; OSC_50              ; 5.834  ; 5.768  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_G[*]            ; OSC_50              ; 6.787  ; 6.743  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[0]           ; OSC_50              ; 6.004  ; 5.916  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[1]           ; OSC_50              ; 6.178  ; 6.058  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[2]           ; OSC_50              ; 5.609  ; 5.566  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[3]           ; OSC_50              ; 5.318  ; 5.267  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[4]           ; OSC_50              ; 6.787  ; 6.743  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[5]           ; OSC_50              ; 4.737  ; 4.716  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[6]           ; OSC_50              ; 4.750  ; 4.731  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[7]           ; OSC_50              ; 5.218  ; 5.146  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_HS              ; OSC_50              ; 6.146  ; 5.994  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_R[*]            ; OSC_50              ; 7.156  ; 7.083  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[0]           ; OSC_50              ; 6.205  ; 6.176  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[1]           ; OSC_50              ; 5.734  ; 5.766  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[2]           ; OSC_50              ; 6.966  ; 6.956  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[3]           ; OSC_50              ; 5.462  ; 5.381  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[4]           ; OSC_50              ; 5.709  ; 5.647  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[5]           ; OSC_50              ; 7.156  ; 7.083  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[6]           ; OSC_50              ; 5.402  ; 5.342  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[7]           ; OSC_50              ; 5.437  ; 5.366  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_VS              ; OSC_50              ; 5.836  ; 5.864  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; AUD_ADCLRCK         ; OSC_50              ; 7.150  ; 7.009  ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_BCLK            ; OSC_50              ; 5.735  ; 5.713  ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_DACDAT          ; OSC_50              ; 7.801  ; 7.614  ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_DACLRCK         ; OSC_50              ; 6.405  ; 6.434  ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_XCK             ; OSC_50              ; 5.991  ; 5.959  ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------+
; DRAM_ADDR[*]        ; OSC_50              ; 7.551  ; 7.443  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[0]       ; OSC_50              ; 7.551  ; 7.443  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[1]       ; OSC_50              ; 8.915  ; 8.794  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[2]       ; OSC_50              ; 8.369  ; 8.294  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[3]       ; OSC_50              ; 8.769  ; 8.580  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[4]       ; OSC_50              ; 9.770  ; 9.589  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[5]       ; OSC_50              ; 8.721  ; 8.628  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[6]       ; OSC_50              ; 9.668  ; 9.523  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[7]       ; OSC_50              ; 9.606  ; 9.403  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[8]       ; OSC_50              ; 8.483  ; 8.420  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[9]       ; OSC_50              ; 8.681  ; 8.666  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[10]      ; OSC_50              ; 7.655  ; 7.538  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[11]      ; OSC_50              ; 10.471 ; 10.241 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[12]      ; OSC_50              ; 9.734  ; 9.528  ; Rise       ; OSC_50                            ;
; DRAM_BA[*]          ; OSC_50              ; 7.222  ; 7.114  ; Rise       ; OSC_50                            ;
;  DRAM_BA[0]         ; OSC_50              ; 8.338  ; 8.198  ; Rise       ; OSC_50                            ;
;  DRAM_BA[1]         ; OSC_50              ; 7.222  ; 7.114  ; Rise       ; OSC_50                            ;
; DRAM_CAS_N          ; OSC_50              ; 8.292  ; 8.323  ; Rise       ; OSC_50                            ;
; DRAM_CLK            ; OSC_50              ; 5.550  ; 5.649  ; Rise       ; OSC_50                            ;
; DRAM_DQ[*]          ; OSC_50              ; 6.351  ; 6.291  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[0]         ; OSC_50              ; 9.301  ; 9.205  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[1]         ; OSC_50              ; 8.517  ; 8.437  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[2]         ; OSC_50              ; 8.516  ; 8.407  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[3]         ; OSC_50              ; 8.503  ; 8.509  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[4]         ; OSC_50              ; 7.217  ; 7.163  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[5]         ; OSC_50              ; 6.888  ; 6.814  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[6]         ; OSC_50              ; 7.551  ; 7.489  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[7]         ; OSC_50              ; 6.392  ; 6.332  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[8]         ; OSC_50              ; 9.790  ; 9.734  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[9]         ; OSC_50              ; 7.695  ; 7.611  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[10]        ; OSC_50              ; 7.706  ; 7.606  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[11]        ; OSC_50              ; 8.205  ; 8.099  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[12]        ; OSC_50              ; 7.046  ; 7.012  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[13]        ; OSC_50              ; 7.576  ; 7.511  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[14]        ; OSC_50              ; 7.788  ; 7.728  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[15]        ; OSC_50              ; 7.264  ; 7.166  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[16]        ; OSC_50              ; 8.936  ; 8.785  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[17]        ; OSC_50              ; 8.451  ; 8.386  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[18]        ; OSC_50              ; 6.802  ; 6.705  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[19]        ; OSC_50              ; 8.214  ; 8.098  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[20]        ; OSC_50              ; 7.846  ; 7.752  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[21]        ; OSC_50              ; 9.392  ; 9.272  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[22]        ; OSC_50              ; 8.036  ; 8.043  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[23]        ; OSC_50              ; 8.437  ; 8.385  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[24]        ; OSC_50              ; 7.716  ; 7.633  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[25]        ; OSC_50              ; 6.351  ; 6.291  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[26]        ; OSC_50              ; 6.383  ; 6.321  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[27]        ; OSC_50              ; 6.944  ; 6.882  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[28]        ; OSC_50              ; 6.364  ; 6.302  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[29]        ; OSC_50              ; 6.776  ; 6.685  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[30]        ; OSC_50              ; 6.819  ; 6.705  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[31]        ; OSC_50              ; 7.858  ; 7.792  ; Rise       ; OSC_50                            ;
; DRAM_RAS_N          ; OSC_50              ; 8.255  ; 8.366  ; Rise       ; OSC_50                            ;
; DRAM_WE_N           ; OSC_50              ; 8.898  ; 9.008  ; Rise       ; OSC_50                            ;
; I2C_SCLK            ; OSC_50              ; 8.173  ; 8.085  ; Rise       ; OSC_50                            ;
; I2C_SDAT            ; OSC_50              ; 8.543  ; 8.512  ; Rise       ; OSC_50                            ;
; LED_GREEN[*]        ; OSC_50              ; 9.369  ; 9.365  ; Rise       ; OSC_50                            ;
;  LED_GREEN[8]       ; OSC_50              ; 9.369  ; 9.365  ; Rise       ; OSC_50                            ;
; OTG_ADDR[*]         ; OSC_50              ; 7.692  ; 7.653  ; Rise       ; OSC_50                            ;
;  OTG_ADDR[0]        ; OSC_50              ; 11.660 ; 11.299 ; Rise       ; OSC_50                            ;
;  OTG_ADDR[1]        ; OSC_50              ; 7.692  ; 7.653  ; Rise       ; OSC_50                            ;
; OTG_CS_N            ; OSC_50              ; 9.173  ; 9.058  ; Rise       ; OSC_50                            ;
; OTG_DATA[*]         ; OSC_50              ; 7.124  ; 7.056  ; Rise       ; OSC_50                            ;
;  OTG_DATA[0]        ; OSC_50              ; 7.175  ; 7.142  ; Rise       ; OSC_50                            ;
;  OTG_DATA[1]        ; OSC_50              ; 7.415  ; 7.352  ; Rise       ; OSC_50                            ;
;  OTG_DATA[2]        ; OSC_50              ; 7.322  ; 7.256  ; Rise       ; OSC_50                            ;
;  OTG_DATA[3]        ; OSC_50              ; 7.945  ; 7.807  ; Rise       ; OSC_50                            ;
;  OTG_DATA[4]        ; OSC_50              ; 7.495  ; 7.415  ; Rise       ; OSC_50                            ;
;  OTG_DATA[5]        ; OSC_50              ; 7.317  ; 7.245  ; Rise       ; OSC_50                            ;
;  OTG_DATA[6]        ; OSC_50              ; 7.124  ; 7.056  ; Rise       ; OSC_50                            ;
;  OTG_DATA[7]        ; OSC_50              ; 7.984  ; 7.956  ; Rise       ; OSC_50                            ;
;  OTG_DATA[8]        ; OSC_50              ; 8.682  ; 8.643  ; Rise       ; OSC_50                            ;
;  OTG_DATA[9]        ; OSC_50              ; 8.801  ; 8.797  ; Rise       ; OSC_50                            ;
;  OTG_DATA[10]       ; OSC_50              ; 7.771  ; 7.690  ; Rise       ; OSC_50                            ;
;  OTG_DATA[11]       ; OSC_50              ; 8.324  ; 8.187  ; Rise       ; OSC_50                            ;
;  OTG_DATA[12]       ; OSC_50              ; 9.178  ; 9.038  ; Rise       ; OSC_50                            ;
;  OTG_DATA[13]       ; OSC_50              ; 8.371  ; 8.266  ; Rise       ; OSC_50                            ;
;  OTG_DATA[14]       ; OSC_50              ; 8.236  ; 8.152  ; Rise       ; OSC_50                            ;
;  OTG_DATA[15]       ; OSC_50              ; 9.221  ; 9.125  ; Rise       ; OSC_50                            ;
; OTG_RD_N            ; OSC_50              ; 7.577  ; 7.583  ; Rise       ; OSC_50                            ;
; OTG_RST_N           ; OSC_50              ; 9.513  ; 9.334  ; Rise       ; OSC_50                            ;
; OTG_WR_N            ; OSC_50              ; 8.484  ; 8.438  ; Rise       ; OSC_50                            ;
; SD_CLK              ; OSC_50              ; 10.497 ; 10.463 ; Rise       ; OSC_50                            ;
; SD_CMD              ; OSC_50              ; 8.921  ; 8.995  ; Rise       ; OSC_50                            ;
; SD_DAT[*]           ; OSC_50              ; 9.137  ; 9.260  ; Rise       ; OSC_50                            ;
;  SD_DAT[0]          ; OSC_50              ; 9.137  ; 9.260  ; Rise       ; OSC_50                            ;
; UART_TXD            ; OSC_50              ; 11.162 ; 10.775 ; Rise       ; OSC_50                            ;
; DRAM_CLK            ; OSC_50              ; 5.550  ; 5.649  ; Fall       ; OSC_50                            ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.230 ; 10.697 ; Fall       ; altera_reserved_tck               ;
; HEX0[*]             ; OSC_50              ; 5.584  ; 5.545  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[0]            ; OSC_50              ; 6.162  ; 6.067  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[1]            ; OSC_50              ; 10.047 ; 10.021 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[2]            ; OSC_50              ; 5.584  ; 5.545  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[3]            ; OSC_50              ; 7.157  ; 6.978  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[4]            ; OSC_50              ; 5.898  ; 5.865  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[5]            ; OSC_50              ; 9.480  ; 9.589  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[6]            ; OSC_50              ; 8.152  ; 8.150  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX1[*]             ; OSC_50              ; 5.729  ; 5.696  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[0]            ; OSC_50              ; 6.219  ; 6.300  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[1]            ; OSC_50              ; 5.729  ; 5.696  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[2]            ; OSC_50              ; 6.304  ; 6.306  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[3]            ; OSC_50              ; 7.499  ; 7.237  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[4]            ; OSC_50              ; 5.751  ; 5.716  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[5]            ; OSC_50              ; 7.380  ; 7.479  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[6]            ; OSC_50              ; 8.173  ; 8.198  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX2[*]             ; OSC_50              ; 5.862  ; 5.894  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[0]            ; OSC_50              ; 6.238  ; 6.267  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[1]            ; OSC_50              ; 8.727  ; 8.680  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[2]            ; OSC_50              ; 5.931  ; 6.048  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[3]            ; OSC_50              ; 5.862  ; 5.894  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[4]            ; OSC_50              ; 7.281  ; 7.302  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[5]            ; OSC_50              ; 7.365  ; 7.389  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[6]            ; OSC_50              ; 6.220  ; 6.242  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX3[*]             ; OSC_50              ; 6.207  ; 6.262  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[0]            ; OSC_50              ; 8.715  ; 8.770  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[1]            ; OSC_50              ; 8.629  ; 8.630  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[2]            ; OSC_50              ; 9.029  ; 8.574  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[3]            ; OSC_50              ; 6.675  ; 6.566  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[4]            ; OSC_50              ; 6.519  ; 6.376  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[5]            ; OSC_50              ; 7.132  ; 7.096  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[6]            ; OSC_50              ; 6.207  ; 6.262  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX4[*]             ; OSC_50              ; 5.690  ; 5.661  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[0]            ; OSC_50              ; 6.992  ; 6.866  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[1]            ; OSC_50              ; 6.905  ; 6.949  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[2]            ; OSC_50              ; 6.241  ; 6.032  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[3]            ; OSC_50              ; 6.143  ; 6.014  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[4]            ; OSC_50              ; 7.703  ; 7.625  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[5]            ; OSC_50              ; 5.690  ; 5.661  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[6]            ; OSC_50              ; 6.160  ; 6.301  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX5[*]             ; OSC_50              ; 5.207  ; 5.144  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[0]            ; OSC_50              ; 5.962  ; 5.877  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[1]            ; OSC_50              ; 7.750  ; 7.378  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[2]            ; OSC_50              ; 7.542  ; 7.288  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[3]            ; OSC_50              ; 5.207  ; 5.144  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[4]            ; OSC_50              ; 7.721  ; 7.588  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[5]            ; OSC_50              ; 7.280  ; 7.336  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[6]            ; OSC_50              ; 6.711  ; 6.845  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX6[*]             ; OSC_50              ; 5.180  ; 5.134  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[0]            ; OSC_50              ; 5.476  ; 5.441  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[1]            ; OSC_50              ; 5.932  ; 5.809  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[2]            ; OSC_50              ; 5.180  ; 5.134  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[3]            ; OSC_50              ; 5.828  ; 5.818  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[4]            ; OSC_50              ; 6.052  ; 5.950  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[5]            ; OSC_50              ; 7.754  ; 7.352  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[6]            ; OSC_50              ; 5.607  ; 5.731  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX7[*]             ; OSC_50              ; 5.252  ; 5.181  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[0]            ; OSC_50              ; 7.082  ; 6.882  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[1]            ; OSC_50              ; 5.252  ; 5.181  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[2]            ; OSC_50              ; 6.252  ; 5.977  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[3]            ; OSC_50              ; 6.778  ; 6.671  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[4]            ; OSC_50              ; 5.792  ; 5.736  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[5]            ; OSC_50              ; 5.331  ; 5.310  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[6]            ; OSC_50              ; 5.421  ; 5.521  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; LED_GREEN[*]        ; OSC_50              ; 5.252  ; 5.264  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[0]       ; OSC_50              ; 6.328  ; 6.492  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[1]       ; OSC_50              ; 7.059  ; 7.074  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[2]       ; OSC_50              ; 6.147  ; 6.254  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[3]       ; OSC_50              ; 6.064  ; 6.152  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[4]       ; OSC_50              ; 6.272  ; 6.406  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[5]       ; OSC_50              ; 5.612  ; 5.618  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[6]       ; OSC_50              ; 7.131  ; 7.233  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[7]       ; OSC_50              ; 5.252  ; 5.264  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; LED_RED[*]          ; OSC_50              ; 4.728  ; 4.779  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[0]         ; OSC_50              ; 6.460  ; 6.471  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[1]         ; OSC_50              ; 5.402  ; 5.572  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[2]         ; OSC_50              ; 5.838  ; 5.860  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[3]         ; OSC_50              ; 7.385  ; 7.352  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[4]         ; OSC_50              ; 5.641  ; 5.790  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[5]         ; OSC_50              ; 8.863  ; 8.652  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[6]         ; OSC_50              ; 7.024  ; 6.998  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[7]         ; OSC_50              ; 6.356  ; 6.437  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[8]         ; OSC_50              ; 4.728  ; 4.779  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[9]         ; OSC_50              ; 7.119  ; 7.293  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[10]        ; OSC_50              ; 5.003  ; 5.045  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[11]        ; OSC_50              ; 4.830  ; 4.894  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[12]        ; OSC_50              ; 6.701  ; 6.612  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[13]        ; OSC_50              ; 7.104  ; 7.078  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[14]        ; OSC_50              ; 6.144  ; 6.151  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[15]        ; OSC_50              ; 8.787  ; 8.922  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[16]        ; OSC_50              ; 5.012  ; 5.146  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[17]        ; OSC_50              ; 6.234  ; 6.171  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]        ; OSC_50              ; 4.831  ; 4.843  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[0]       ; OSC_50              ; 5.801  ; 5.683  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[1]       ; OSC_50              ; 4.998  ; 4.986  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[2]       ; OSC_50              ; 6.065  ; 5.928  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[3]       ; OSC_50              ; 6.330  ; 6.183  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[4]       ; OSC_50              ; 5.382  ; 5.357  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[5]       ; OSC_50              ; 6.997  ; 6.849  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[6]       ; OSC_50              ; 6.304  ; 6.291  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[7]       ; OSC_50              ; 6.925  ; 6.806  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[8]       ; OSC_50              ; 6.687  ; 6.523  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[9]       ; OSC_50              ; 6.493  ; 6.102  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[10]      ; OSC_50              ; 6.530  ; 6.403  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[11]      ; OSC_50              ; 5.668  ; 5.546  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[12]      ; OSC_50              ; 7.678  ; 7.323  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[13]      ; OSC_50              ; 4.831  ; 4.843  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[14]      ; OSC_50              ; 5.710  ; 5.595  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[15]      ; OSC_50              ; 7.277  ; 6.836  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[16]      ; OSC_50              ; 5.464  ; 5.394  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[17]      ; OSC_50              ; 6.497  ; 6.394  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[18]      ; OSC_50              ; 6.136  ; 6.092  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[19]      ; OSC_50              ; 7.645  ; 7.249  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]          ; OSC_50              ; 4.807  ; 4.810  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]         ; OSC_50              ; 6.652  ; 6.498  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]         ; OSC_50              ; 6.998  ; 6.847  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]         ; OSC_50              ; 6.450  ; 6.319  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]         ; OSC_50              ; 6.167  ; 6.109  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]         ; OSC_50              ; 5.617  ; 5.498  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]         ; OSC_50              ; 4.825  ; 4.810  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]         ; OSC_50              ; 4.866  ; 4.858  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]         ; OSC_50              ; 5.506  ; 5.424  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]         ; OSC_50              ; 4.807  ; 4.818  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]         ; OSC_50              ; 5.233  ; 5.128  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]        ; OSC_50              ; 5.517  ; 5.472  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]        ; OSC_50              ; 5.850  ; 5.755  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]        ; OSC_50              ; 5.476  ; 5.512  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]        ; OSC_50              ; 5.324  ; 5.276  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]        ; OSC_50              ; 6.409  ; 6.296  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]        ; OSC_50              ; 5.060  ; 5.070  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_OE_N           ; OSC_50              ; 5.051  ; 5.042  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_WE_N           ; OSC_50              ; 4.868  ; 4.812  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_B[*]            ; OSC_50              ; 4.142  ; 4.126  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[0]           ; OSC_50              ; 5.283  ; 5.248  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[1]           ; OSC_50              ; 5.158  ; 5.163  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[2]           ; OSC_50              ; 5.497  ; 5.377  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[3]           ; OSC_50              ; 6.753  ; 6.692  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[4]           ; OSC_50              ; 5.639  ; 5.488  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[5]           ; OSC_50              ; 5.759  ; 5.669  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[6]           ; OSC_50              ; 4.142  ; 4.126  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[7]           ; OSC_50              ; 5.766  ; 5.799  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_BLANK_N         ; OSC_50              ; 6.023  ; 5.975  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_CLK             ; OSC_50              ; 5.158  ; 5.090  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_G[*]            ; OSC_50              ; 4.106  ; 4.082  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[0]           ; OSC_50              ; 5.321  ; 5.232  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[1]           ; OSC_50              ; 5.486  ; 5.367  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[2]           ; OSC_50              ; 4.942  ; 4.897  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[3]           ; OSC_50              ; 4.661  ; 4.608  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[4]           ; OSC_50              ; 6.074  ; 6.027  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[5]           ; OSC_50              ; 4.106  ; 4.082  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[6]           ; OSC_50              ; 4.117  ; 4.094  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[7]           ; OSC_50              ; 4.567  ; 4.494  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_HS              ; OSC_50              ; 5.457  ; 5.306  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_R[*]            ; OSC_50              ; 4.742  ; 4.681  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[0]           ; OSC_50              ; 5.514  ; 5.481  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[1]           ; OSC_50              ; 5.060  ; 5.087  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[2]           ; OSC_50              ; 6.245  ; 6.231  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[3]           ; OSC_50              ; 4.800  ; 4.717  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[4]           ; OSC_50              ; 5.037  ; 4.973  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[5]           ; OSC_50              ; 6.426  ; 6.352  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[6]           ; OSC_50              ; 4.742  ; 4.681  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[7]           ; OSC_50              ; 4.776  ; 4.703  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_VS              ; OSC_50              ; 5.161  ; 5.184  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; AUD_ADCLRCK         ; OSC_50              ; 6.423  ; 6.284  ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_BCLK            ; OSC_50              ; 5.065  ; 5.040  ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_DACDAT          ; OSC_50              ; 7.048  ; 6.865  ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_DACLRCK         ; OSC_50              ; 5.708  ; 5.731  ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_XCK             ; OSC_50              ; 5.311  ; 5.277  ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Output Enable Times                                                                           ;
+---------------+------------+--------+--------+------------+-----------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------+------------+--------+--------+------------+-----------------------------------+
; DRAM_DQ[*]    ; OSC_50     ; 8.566  ; 8.421  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[0]   ; OSC_50     ; 10.298 ; 10.153 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[1]   ; OSC_50     ; 9.329  ; 9.184  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[2]   ; OSC_50     ; 8.940  ; 8.795  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[3]   ; OSC_50     ; 9.304  ; 9.159  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[4]   ; OSC_50     ; 8.940  ; 8.795  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[5]   ; OSC_50     ; 8.941  ; 8.796  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[6]   ; OSC_50     ; 8.941  ; 8.796  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[7]   ; OSC_50     ; 8.612  ; 8.467  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[8]   ; OSC_50     ; 9.305  ; 9.160  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[9]   ; OSC_50     ; 9.305  ; 9.160  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[10]  ; OSC_50     ; 9.281  ; 9.136  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[11]  ; OSC_50     ; 9.960  ; 9.815  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[12]  ; OSC_50     ; 9.281  ; 9.136  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[13]  ; OSC_50     ; 9.627  ; 9.482  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[14]  ; OSC_50     ; 9.506  ; 9.368  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[15]  ; OSC_50     ; 9.305  ; 9.160  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[16]  ; OSC_50     ; 9.200  ; 9.055  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[17]  ; OSC_50     ; 9.192  ; 9.047  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[18]  ; OSC_50     ; 9.178  ; 9.033  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[19]  ; OSC_50     ; 9.154  ; 9.009  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[20]  ; OSC_50     ; 9.154  ; 9.009  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[21]  ; OSC_50     ; 8.870  ; 8.725  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[22]  ; OSC_50     ; 9.200  ; 9.055  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[23]  ; OSC_50     ; 8.830  ; 8.685  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[24]  ; OSC_50     ; 9.305  ; 9.160  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[25]  ; OSC_50     ; 8.566  ; 8.421  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[26]  ; OSC_50     ; 8.566  ; 8.421  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[27]  ; OSC_50     ; 8.566  ; 8.421  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[28]  ; OSC_50     ; 8.612  ; 8.467  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[29]  ; OSC_50     ; 8.587  ; 8.442  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[30]  ; OSC_50     ; 8.612  ; 8.467  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[31]  ; OSC_50     ; 8.965  ; 8.820  ; Rise       ; OSC_50                            ;
; OTG_DATA[*]   ; OSC_50     ; 8.840  ; 8.695  ; Rise       ; OSC_50                            ;
;  OTG_DATA[0]  ; OSC_50     ; 10.273 ; 10.128 ; Rise       ; OSC_50                            ;
;  OTG_DATA[1]  ; OSC_50     ; 9.907  ; 9.762  ; Rise       ; OSC_50                            ;
;  OTG_DATA[2]  ; OSC_50     ; 10.273 ; 10.128 ; Rise       ; OSC_50                            ;
;  OTG_DATA[3]  ; OSC_50     ; 9.907  ; 9.762  ; Rise       ; OSC_50                            ;
;  OTG_DATA[4]  ; OSC_50     ; 9.553  ; 9.408  ; Rise       ; OSC_50                            ;
;  OTG_DATA[5]  ; OSC_50     ; 9.553  ; 9.408  ; Rise       ; OSC_50                            ;
;  OTG_DATA[6]  ; OSC_50     ; 10.244 ; 10.099 ; Rise       ; OSC_50                            ;
;  OTG_DATA[7]  ; OSC_50     ; 9.035  ; 8.897  ; Rise       ; OSC_50                            ;
;  OTG_DATA[8]  ; OSC_50     ; 8.840  ; 8.695  ; Rise       ; OSC_50                            ;
;  OTG_DATA[9]  ; OSC_50     ; 8.840  ; 8.695  ; Rise       ; OSC_50                            ;
;  OTG_DATA[10] ; OSC_50     ; 9.561  ; 9.416  ; Rise       ; OSC_50                            ;
;  OTG_DATA[11] ; OSC_50     ; 9.561  ; 9.416  ; Rise       ; OSC_50                            ;
;  OTG_DATA[12] ; OSC_50     ; 9.185  ; 9.040  ; Rise       ; OSC_50                            ;
;  OTG_DATA[13] ; OSC_50     ; 9.212  ; 9.067  ; Rise       ; OSC_50                            ;
;  OTG_DATA[14] ; OSC_50     ; 9.182  ; 9.037  ; Rise       ; OSC_50                            ;
;  OTG_DATA[15] ; OSC_50     ; 9.185  ; 9.040  ; Rise       ; OSC_50                            ;
; SD_CMD        ; OSC_50     ; 8.919  ; 8.766  ; Rise       ; OSC_50                            ;
; SD_DAT[*]     ; OSC_50     ; 9.496  ; 9.343  ; Rise       ; OSC_50                            ;
;  SD_DAT[0]    ; OSC_50     ; 9.496  ; 9.343  ; Rise       ; OSC_50                            ;
; SRAM_DQ[*]    ; OSC_50     ; 5.590  ; 5.445  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]   ; OSC_50     ; 5.823  ; 5.670  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]   ; OSC_50     ; 5.805  ; 5.652  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]   ; OSC_50     ; 5.820  ; 5.667  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]   ; OSC_50     ; 5.820  ; 5.667  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]   ; OSC_50     ; 5.805  ; 5.652  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]   ; OSC_50     ; 5.809  ; 5.656  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]   ; OSC_50     ; 5.809  ; 5.656  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]   ; OSC_50     ; 5.707  ; 5.554  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]   ; OSC_50     ; 5.600  ; 5.455  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]   ; OSC_50     ; 5.631  ; 5.486  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]  ; OSC_50     ; 5.607  ; 5.462  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]  ; OSC_50     ; 5.590  ; 5.445  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]  ; OSC_50     ; 6.392  ; 6.247  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]  ; OSC_50     ; 5.794  ; 5.641  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]  ; OSC_50     ; 5.805  ; 5.652  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
+---------------+------------+--------+--------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                 ;
+---------------+------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+------------+-------+-------+------------+-----------------------------------+
; DRAM_DQ[*]    ; OSC_50     ; 8.275 ; 8.130 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[0]   ; OSC_50     ; 9.938 ; 9.793 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[1]   ; OSC_50     ; 9.007 ; 8.862 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[2]   ; OSC_50     ; 8.634 ; 8.489 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[3]   ; OSC_50     ; 8.983 ; 8.838 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[4]   ; OSC_50     ; 8.634 ; 8.489 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[5]   ; OSC_50     ; 8.635 ; 8.490 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[6]   ; OSC_50     ; 8.635 ; 8.490 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[7]   ; OSC_50     ; 8.319 ; 8.174 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[8]   ; OSC_50     ; 8.984 ; 8.839 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[9]   ; OSC_50     ; 8.984 ; 8.839 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[10]  ; OSC_50     ; 8.961 ; 8.816 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[11]  ; OSC_50     ; 9.613 ; 9.468 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[12]  ; OSC_50     ; 8.961 ; 8.816 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[13]  ; OSC_50     ; 9.293 ; 9.148 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[14]  ; OSC_50     ; 9.171 ; 9.033 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[15]  ; OSC_50     ; 8.984 ; 8.839 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[16]  ; OSC_50     ; 8.883 ; 8.738 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[17]  ; OSC_50     ; 8.875 ; 8.730 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[18]  ; OSC_50     ; 8.862 ; 8.717 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[19]  ; OSC_50     ; 8.840 ; 8.695 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[20]  ; OSC_50     ; 8.840 ; 8.695 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[21]  ; OSC_50     ; 8.567 ; 8.422 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[22]  ; OSC_50     ; 8.883 ; 8.738 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[23]  ; OSC_50     ; 8.528 ; 8.383 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[24]  ; OSC_50     ; 8.984 ; 8.839 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[25]  ; OSC_50     ; 8.275 ; 8.130 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[26]  ; OSC_50     ; 8.275 ; 8.130 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[27]  ; OSC_50     ; 8.275 ; 8.130 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[28]  ; OSC_50     ; 8.319 ; 8.174 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[29]  ; OSC_50     ; 8.295 ; 8.150 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[30]  ; OSC_50     ; 8.319 ; 8.174 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[31]  ; OSC_50     ; 8.658 ; 8.513 ; Rise       ; OSC_50                            ;
; OTG_DATA[*]   ; OSC_50     ; 8.537 ; 8.392 ; Rise       ; OSC_50                            ;
;  OTG_DATA[0]  ; OSC_50     ; 9.914 ; 9.769 ; Rise       ; OSC_50                            ;
;  OTG_DATA[1]  ; OSC_50     ; 9.562 ; 9.417 ; Rise       ; OSC_50                            ;
;  OTG_DATA[2]  ; OSC_50     ; 9.914 ; 9.769 ; Rise       ; OSC_50                            ;
;  OTG_DATA[3]  ; OSC_50     ; 9.562 ; 9.417 ; Rise       ; OSC_50                            ;
;  OTG_DATA[4]  ; OSC_50     ; 9.223 ; 9.078 ; Rise       ; OSC_50                            ;
;  OTG_DATA[5]  ; OSC_50     ; 9.223 ; 9.078 ; Rise       ; OSC_50                            ;
;  OTG_DATA[6]  ; OSC_50     ; 9.885 ; 9.740 ; Rise       ; OSC_50                            ;
;  OTG_DATA[7]  ; OSC_50     ; 8.720 ; 8.582 ; Rise       ; OSC_50                            ;
;  OTG_DATA[8]  ; OSC_50     ; 8.537 ; 8.392 ; Rise       ; OSC_50                            ;
;  OTG_DATA[9]  ; OSC_50     ; 8.537 ; 8.392 ; Rise       ; OSC_50                            ;
;  OTG_DATA[10] ; OSC_50     ; 9.230 ; 9.085 ; Rise       ; OSC_50                            ;
;  OTG_DATA[11] ; OSC_50     ; 9.230 ; 9.085 ; Rise       ; OSC_50                            ;
;  OTG_DATA[12] ; OSC_50     ; 8.869 ; 8.724 ; Rise       ; OSC_50                            ;
;  OTG_DATA[13] ; OSC_50     ; 8.895 ; 8.750 ; Rise       ; OSC_50                            ;
;  OTG_DATA[14] ; OSC_50     ; 8.866 ; 8.721 ; Rise       ; OSC_50                            ;
;  OTG_DATA[15] ; OSC_50     ; 8.869 ; 8.724 ; Rise       ; OSC_50                            ;
; SD_CMD        ; OSC_50     ; 8.296 ; 8.143 ; Rise       ; OSC_50                            ;
; SD_DAT[*]     ; OSC_50     ; 8.570 ; 8.417 ; Rise       ; OSC_50                            ;
;  SD_DAT[0]    ; OSC_50     ; 8.570 ; 8.417 ; Rise       ; OSC_50                            ;
; SRAM_DQ[*]    ; OSC_50     ; 4.931 ; 4.786 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]   ; OSC_50     ; 5.121 ; 4.968 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]   ; OSC_50     ; 5.104 ; 4.951 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]   ; OSC_50     ; 5.118 ; 4.965 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]   ; OSC_50     ; 5.118 ; 4.965 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]   ; OSC_50     ; 5.104 ; 4.951 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]   ; OSC_50     ; 5.108 ; 4.955 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]   ; OSC_50     ; 5.108 ; 4.955 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]   ; OSC_50     ; 5.010 ; 4.857 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]   ; OSC_50     ; 4.941 ; 4.796 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]   ; OSC_50     ; 4.971 ; 4.826 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]  ; OSC_50     ; 4.948 ; 4.803 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]  ; OSC_50     ; 4.931 ; 4.786 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]  ; OSC_50     ; 5.702 ; 5.557 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]  ; OSC_50     ; 5.093 ; 4.940 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]  ; OSC_50     ; 5.104 ; 4.951 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
+---------------+------------+-------+-------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                ;
+---------------+------------+-----------+-----------+------------+-----------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                   ;
+---------------+------------+-----------+-----------+------------+-----------------------------------+
; DRAM_DQ[*]    ; OSC_50     ; 8.390     ; 8.535     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[0]   ; OSC_50     ; 10.107    ; 10.252    ; Rise       ; OSC_50                            ;
;  DRAM_DQ[1]   ; OSC_50     ; 9.140     ; 9.285     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[2]   ; OSC_50     ; 8.765     ; 8.910     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[3]   ; OSC_50     ; 9.128     ; 9.273     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[4]   ; OSC_50     ; 8.765     ; 8.910     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[5]   ; OSC_50     ; 8.766     ; 8.911     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[6]   ; OSC_50     ; 8.766     ; 8.911     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[7]   ; OSC_50     ; 8.426     ; 8.571     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[8]   ; OSC_50     ; 9.129     ; 9.274     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[9]   ; OSC_50     ; 9.129     ; 9.274     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[10]  ; OSC_50     ; 9.102     ; 9.247     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[11]  ; OSC_50     ; 9.775     ; 9.920     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[12]  ; OSC_50     ; 9.102     ; 9.247     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[13]  ; OSC_50     ; 9.447     ; 9.592     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[14]  ; OSC_50     ; 9.335     ; 9.473     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[15]  ; OSC_50     ; 9.129     ; 9.274     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[16]  ; OSC_50     ; 9.052     ; 9.197     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[17]  ; OSC_50     ; 9.039     ; 9.184     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[18]  ; OSC_50     ; 9.028     ; 9.173     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[19]  ; OSC_50     ; 9.003     ; 9.148     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[20]  ; OSC_50     ; 9.003     ; 9.148     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[21]  ; OSC_50     ; 8.720     ; 8.865     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[22]  ; OSC_50     ; 9.052     ; 9.197     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[23]  ; OSC_50     ; 8.686     ; 8.831     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[24]  ; OSC_50     ; 9.129     ; 9.274     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[25]  ; OSC_50     ; 8.390     ; 8.535     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[26]  ; OSC_50     ; 8.390     ; 8.535     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[27]  ; OSC_50     ; 8.390     ; 8.535     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[28]  ; OSC_50     ; 8.426     ; 8.571     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[29]  ; OSC_50     ; 8.414     ; 8.559     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[30]  ; OSC_50     ; 8.426     ; 8.571     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[31]  ; OSC_50     ; 8.777     ; 8.922     ; Rise       ; OSC_50                            ;
; OTG_DATA[*]   ; OSC_50     ; 8.773     ; 8.918     ; Rise       ; OSC_50                            ;
;  OTG_DATA[0]  ; OSC_50     ; 10.186    ; 10.331    ; Rise       ; OSC_50                            ;
;  OTG_DATA[1]  ; OSC_50     ; 9.827     ; 9.972     ; Rise       ; OSC_50                            ;
;  OTG_DATA[2]  ; OSC_50     ; 10.186    ; 10.331    ; Rise       ; OSC_50                            ;
;  OTG_DATA[3]  ; OSC_50     ; 9.827     ; 9.972     ; Rise       ; OSC_50                            ;
;  OTG_DATA[4]  ; OSC_50     ; 9.475     ; 9.620     ; Rise       ; OSC_50                            ;
;  OTG_DATA[5]  ; OSC_50     ; 9.475     ; 9.620     ; Rise       ; OSC_50                            ;
;  OTG_DATA[6]  ; OSC_50     ; 10.158    ; 10.303    ; Rise       ; OSC_50                            ;
;  OTG_DATA[7]  ; OSC_50     ; 8.967     ; 9.105     ; Rise       ; OSC_50                            ;
;  OTG_DATA[8]  ; OSC_50     ; 8.773     ; 8.918     ; Rise       ; OSC_50                            ;
;  OTG_DATA[9]  ; OSC_50     ; 8.773     ; 8.918     ; Rise       ; OSC_50                            ;
;  OTG_DATA[10] ; OSC_50     ; 9.484     ; 9.629     ; Rise       ; OSC_50                            ;
;  OTG_DATA[11] ; OSC_50     ; 9.484     ; 9.629     ; Rise       ; OSC_50                            ;
;  OTG_DATA[12] ; OSC_50     ; 9.090     ; 9.235     ; Rise       ; OSC_50                            ;
;  OTG_DATA[13] ; OSC_50     ; 9.139     ; 9.284     ; Rise       ; OSC_50                            ;
;  OTG_DATA[14] ; OSC_50     ; 9.106     ; 9.251     ; Rise       ; OSC_50                            ;
;  OTG_DATA[15] ; OSC_50     ; 9.090     ; 9.235     ; Rise       ; OSC_50                            ;
; SD_CMD        ; OSC_50     ; 8.915     ; 9.068     ; Rise       ; OSC_50                            ;
; SD_DAT[*]     ; OSC_50     ; 9.411     ; 9.564     ; Rise       ; OSC_50                            ;
;  SD_DAT[0]    ; OSC_50     ; 9.411     ; 9.564     ; Rise       ; OSC_50                            ;
; SRAM_DQ[*]    ; OSC_50     ; 5.529     ; 5.674     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]   ; OSC_50     ; 5.770     ; 5.923     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]   ; OSC_50     ; 5.753     ; 5.906     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]   ; OSC_50     ; 5.767     ; 5.920     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]   ; OSC_50     ; 5.767     ; 5.920     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]   ; OSC_50     ; 5.752     ; 5.905     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]   ; OSC_50     ; 5.757     ; 5.910     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]   ; OSC_50     ; 5.757     ; 5.910     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]   ; OSC_50     ; 5.614     ; 5.767     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]   ; OSC_50     ; 5.541     ; 5.686     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]   ; OSC_50     ; 5.575     ; 5.720     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]  ; OSC_50     ; 5.547     ; 5.692     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]  ; OSC_50     ; 5.529     ; 5.674     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]  ; OSC_50     ; 6.369     ; 6.514     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]  ; OSC_50     ; 5.740     ; 5.893     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]  ; OSC_50     ; 5.752     ; 5.905     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
+---------------+------------+-----------+-----------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                        ;
+---------------+------------+-----------+-----------+------------+-----------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                   ;
+---------------+------------+-----------+-----------+------------+-----------------------------------+
; DRAM_DQ[*]    ; OSC_50     ; 8.100     ; 8.245     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[0]   ; OSC_50     ; 9.749     ; 9.894     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[1]   ; OSC_50     ; 8.820     ; 8.965     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[2]   ; OSC_50     ; 8.460     ; 8.605     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[3]   ; OSC_50     ; 8.808     ; 8.953     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[4]   ; OSC_50     ; 8.460     ; 8.605     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[5]   ; OSC_50     ; 8.461     ; 8.606     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[6]   ; OSC_50     ; 8.461     ; 8.606     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[7]   ; OSC_50     ; 8.135     ; 8.280     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[8]   ; OSC_50     ; 8.809     ; 8.954     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[9]   ; OSC_50     ; 8.809     ; 8.954     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[10]  ; OSC_50     ; 8.784     ; 8.929     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[11]  ; OSC_50     ; 9.429     ; 9.574     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[12]  ; OSC_50     ; 8.784     ; 8.929     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[13]  ; OSC_50     ; 9.115     ; 9.260     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[14]  ; OSC_50     ; 9.002     ; 9.140     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[15]  ; OSC_50     ; 8.809     ; 8.954     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[16]  ; OSC_50     ; 8.736     ; 8.881     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[17]  ; OSC_50     ; 8.723     ; 8.868     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[18]  ; OSC_50     ; 8.712     ; 8.857     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[19]  ; OSC_50     ; 8.688     ; 8.833     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[20]  ; OSC_50     ; 8.688     ; 8.833     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[21]  ; OSC_50     ; 8.416     ; 8.561     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[22]  ; OSC_50     ; 8.736     ; 8.881     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[23]  ; OSC_50     ; 8.385     ; 8.530     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[24]  ; OSC_50     ; 8.809     ; 8.954     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[25]  ; OSC_50     ; 8.100     ; 8.245     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[26]  ; OSC_50     ; 8.100     ; 8.245     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[27]  ; OSC_50     ; 8.100     ; 8.245     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[28]  ; OSC_50     ; 8.135     ; 8.280     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[29]  ; OSC_50     ; 8.123     ; 8.268     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[30]  ; OSC_50     ; 8.135     ; 8.280     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[31]  ; OSC_50     ; 8.472     ; 8.617     ; Rise       ; OSC_50                            ;
; OTG_DATA[*]   ; OSC_50     ; 8.467     ; 8.612     ; Rise       ; OSC_50                            ;
;  OTG_DATA[0]  ; OSC_50     ; 9.824     ; 9.969     ; Rise       ; OSC_50                            ;
;  OTG_DATA[1]  ; OSC_50     ; 9.480     ; 9.625     ; Rise       ; OSC_50                            ;
;  OTG_DATA[2]  ; OSC_50     ; 9.824     ; 9.969     ; Rise       ; OSC_50                            ;
;  OTG_DATA[3]  ; OSC_50     ; 9.480     ; 9.625     ; Rise       ; OSC_50                            ;
;  OTG_DATA[4]  ; OSC_50     ; 9.142     ; 9.287     ; Rise       ; OSC_50                            ;
;  OTG_DATA[5]  ; OSC_50     ; 9.142     ; 9.287     ; Rise       ; OSC_50                            ;
;  OTG_DATA[6]  ; OSC_50     ; 9.798     ; 9.943     ; Rise       ; OSC_50                            ;
;  OTG_DATA[7]  ; OSC_50     ; 8.648     ; 8.786     ; Rise       ; OSC_50                            ;
;  OTG_DATA[8]  ; OSC_50     ; 8.467     ; 8.612     ; Rise       ; OSC_50                            ;
;  OTG_DATA[9]  ; OSC_50     ; 8.467     ; 8.612     ; Rise       ; OSC_50                            ;
;  OTG_DATA[10] ; OSC_50     ; 9.150     ; 9.295     ; Rise       ; OSC_50                            ;
;  OTG_DATA[11] ; OSC_50     ; 9.150     ; 9.295     ; Rise       ; OSC_50                            ;
;  OTG_DATA[12] ; OSC_50     ; 8.772     ; 8.917     ; Rise       ; OSC_50                            ;
;  OTG_DATA[13] ; OSC_50     ; 8.819     ; 8.964     ; Rise       ; OSC_50                            ;
;  OTG_DATA[14] ; OSC_50     ; 8.788     ; 8.933     ; Rise       ; OSC_50                            ;
;  OTG_DATA[15] ; OSC_50     ; 8.772     ; 8.917     ; Rise       ; OSC_50                            ;
; SD_CMD        ; OSC_50     ; 8.240     ; 8.393     ; Rise       ; OSC_50                            ;
; SD_DAT[*]     ; OSC_50     ; 8.536     ; 8.689     ; Rise       ; OSC_50                            ;
;  SD_DAT[0]    ; OSC_50     ; 8.536     ; 8.689     ; Rise       ; OSC_50                            ;
; SRAM_DQ[*]    ; OSC_50     ; 4.868     ; 5.013     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]   ; OSC_50     ; 5.064     ; 5.217     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]   ; OSC_50     ; 5.047     ; 5.200     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]   ; OSC_50     ; 5.061     ; 5.214     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]   ; OSC_50     ; 5.061     ; 5.214     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]   ; OSC_50     ; 5.047     ; 5.200     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]   ; OSC_50     ; 5.052     ; 5.205     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]   ; OSC_50     ; 5.052     ; 5.205     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]   ; OSC_50     ; 4.914     ; 5.067     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]   ; OSC_50     ; 4.879     ; 5.024     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]   ; OSC_50     ; 4.912     ; 5.057     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]  ; OSC_50     ; 4.885     ; 5.030     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]  ; OSC_50     ; 4.868     ; 5.013     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]  ; OSC_50     ; 5.673     ; 5.818     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]  ; OSC_50     ; 5.035     ; 5.188     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]  ; OSC_50     ; 5.047     ; 5.200     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
+---------------+------------+-----------+-----------+------------+-----------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                       ;
+------------+-----------------+-----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note ;
+------------+-----------------+-----------------------------------+------+
; 81.72 MHz  ; 81.72 MHz       ; OSC_50                            ;      ;
; 94.48 MHz  ; 94.48 MHz       ; altera_reserved_tck               ;      ;
; 106.84 MHz ; 106.84 MHz      ; u1|u1|altpll_component|pll|clk[0] ;      ;
; 118.89 MHz ; 118.89 MHz      ; u1|u1|altpll_component|pll|clk[2] ;      ;
+------------+-----------------+-----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                         ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; u1|u1|altpll_component|pll|clk[0] ; 0.640  ; 0.000         ;
; OSC_50                            ; 7.763  ; 0.000         ;
; u1|u1|altpll_component|pll|clk[2] ; 15.352 ; 0.000         ;
; altera_reserved_tck               ; 44.708 ; 0.000         ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                         ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; OSC_50                            ; 0.284 ; 0.000         ;
; u1|u1|altpll_component|pll|clk[2] ; 0.349 ; 0.000         ;
; altera_reserved_tck               ; 0.353 ; 0.000         ;
; u1|u1|altpll_component|pll|clk[0] ; 0.354 ; 0.000         ;
+-----------------------------------+-------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                      ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; u1|u1|altpll_component|pll|clk[0] ; 7.469  ; 0.000         ;
; OSC_50                            ; 12.795 ; 0.000         ;
; altera_reserved_tck               ; 48.780 ; 0.000         ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                      ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; altera_reserved_tck               ; 1.102 ; 0.000         ;
; u1|u1|altpll_component|pll|clk[0] ; 1.528 ; 0.000         ;
; OSC_50                            ; 5.226 ; 0.000         ;
+-----------------------------------+-------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary           ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; u1|u1|altpll_component|pll|clk[0] ; 4.634  ; 0.000         ;
; OSC_50                            ; 9.478  ; 0.000         ;
; u1|u1|altpll_component|pll|clk[2] ; 19.686 ; 0.000         ;
; altera_reserved_tck               ; 49.399 ; 0.000         ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u1|u1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                               ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                                                             ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.640 ; control:u142|state.state_and4  ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.109     ; 9.250      ;
; 0.640 ; control:u142|state.state_sr4   ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.109     ; 9.250      ;
; 0.756 ; control:u142|state.state_and4  ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.054      ; 9.089      ;
; 0.756 ; control:u142|state.state_sr4   ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.054      ; 9.089      ;
; 0.823 ; control:u142|state.state_sl4   ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.109     ; 9.067      ;
; 0.828 ; control:u142|state.state_and4  ; register:u9|data_out[14]~_Duplicate_1                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.055      ; 9.018      ;
; 0.828 ; control:u142|state.state_sr4   ; register:u9|data_out[14]~_Duplicate_1                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.055      ; 9.018      ;
; 0.839 ; control:u142|state.state_div2  ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.106     ; 9.054      ;
; 0.840 ; control:u142|state.state_sub2  ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.106     ; 9.053      ;
; 0.857 ; control:u142|state.state_and4  ; register:u9|data_out[23]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 8.986      ;
; 0.857 ; control:u142|state.state_sr4   ; register:u9|data_out[23]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 8.986      ;
; 0.927 ; register:u27|data_out[21]      ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 8.994      ;
; 0.931 ; register:u27|data_out[23]      ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 8.990      ;
; 0.939 ; control:u142|state.state_or4   ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.109     ; 8.951      ;
; 0.939 ; control:u142|state.state_sl4   ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.054      ; 8.906      ;
; 0.949 ; control:u142|state.state_and4  ; register:u10|data_out[3]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.114     ; 8.936      ;
; 0.949 ; control:u142|state.state_sr4   ; register:u10|data_out[3]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.114     ; 8.936      ;
; 0.955 ; control:u142|state.state_div2  ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.057      ; 8.893      ;
; 0.956 ; control:u142|state.state_sub2  ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.057      ; 8.892      ;
; 0.962 ; control:u142|state.state_and4  ; register:u9|data_out[25]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 8.881      ;
; 0.962 ; control:u142|state.state_sr4   ; register:u9|data_out[25]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 8.881      ;
; 0.965 ; register:u27|data_out[6]       ; register:u10|data_out[2]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.494     ; 8.540      ;
; 0.969 ; control:u142|state.state_and4  ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a42~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.221      ; 9.282      ;
; 0.969 ; control:u142|state.state_sr4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a42~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.221      ; 9.282      ;
; 0.970 ; register:u27|data_out[13]      ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.512     ; 8.517      ;
; 0.975 ; register:u27|data_out[30]      ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.512     ; 8.512      ;
; 0.988 ; control:u142|state.state_blt2  ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.088     ; 8.923      ;
; 0.989 ; control:u142|state.state_sr2   ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.088     ; 8.922      ;
; 0.992 ; register:u27|data_out[29]      ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.086     ; 8.921      ;
; 0.996 ; register:u27|data_out[25]      ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.086     ; 8.917      ;
; 1.003 ; register:u27|data_out[24]      ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.084     ; 8.912      ;
; 1.010 ; register:u27|data_out[28]      ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.084     ; 8.905      ;
; 1.011 ; control:u142|state.state_and4  ; register:u27|data_out[19]                                                                                                           ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.095     ; 8.893      ;
; 1.011 ; control:u142|state.state_sl4   ; register:u9|data_out[14]~_Duplicate_1                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.055      ; 8.835      ;
; 1.011 ; control:u142|state.state_sr4   ; register:u27|data_out[19]                                                                                                           ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.095     ; 8.893      ;
; 1.014 ; control:u142|state.state_and4  ; register:u9|data_out[30]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 8.829      ;
; 1.014 ; control:u142|state.state_sr4   ; register:u9|data_out[30]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 8.829      ;
; 1.025 ; control:u142|state.state_mult2 ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.106     ; 8.868      ;
; 1.027 ; control:u142|state.state_div2  ; register:u9|data_out[14]~_Duplicate_1                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 8.822      ;
; 1.028 ; control:u142|state.state_sub2  ; register:u9|data_out[14]~_Duplicate_1                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.058      ; 8.821      ;
; 1.038 ; control:u142|state.state_or2   ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 8.869      ;
; 1.039 ; control:u142|state.state_not2  ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 8.868      ;
; 1.040 ; control:u142|state.state_sl4   ; register:u9|data_out[23]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.052      ; 8.803      ;
; 1.043 ; register:u27|data_out[21]      ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.085      ; 8.833      ;
; 1.045 ; register:u27|data_out[17]      ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.082     ; 8.872      ;
; 1.047 ; register:u27|data_out[23]      ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.085      ; 8.829      ;
; 1.051 ; control:u142|state.state_be4   ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.087     ; 8.861      ;
; 1.054 ; register:u27|data_out[18]      ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.082     ; 8.863      ;
; 1.055 ; control:u142|state.state_or4   ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.054      ; 8.790      ;
; 1.056 ; control:u142|state.state_div2  ; register:u9|data_out[23]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.055      ; 8.790      ;
; 1.057 ; control:u142|state.state_sub2  ; register:u9|data_out[23]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.055      ; 8.789      ;
; 1.062 ; control:u142|state.state_and4  ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a39~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.191      ; 9.159      ;
; 1.062 ; control:u142|state.state_sr4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a39~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.191      ; 9.159      ;
; 1.064 ; control:u142|state.state_cpfa3 ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.087     ; 8.848      ;
; 1.064 ; control:u142|state.state_and4  ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a21~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.186      ; 9.152      ;
; 1.064 ; control:u142|state.state_sr4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a21~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.186      ; 9.152      ;
; 1.085 ; control:u142|state.state_and4  ; register:u12|data_out[23]                                                                                                           ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.274      ; 9.188      ;
; 1.085 ; control:u142|state.state_sr4   ; register:u12|data_out[23]                                                                                                           ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.274      ; 9.188      ;
; 1.086 ; register:u27|data_out[13]      ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.349     ; 8.356      ;
; 1.089 ; control:u142|state.state_and4  ; out_port:u45|register:u1|data_out[14]                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.235      ; 9.145      ;
; 1.089 ; control:u142|state.state_sr4   ; out_port:u45|register:u1|data_out[14]                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.235      ; 9.145      ;
; 1.091 ; register:u27|data_out[30]      ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.349     ; 8.351      ;
; 1.102 ; control:u142|state.state_and4  ; out_port:u56|register:u1|data_out[4]                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.258      ; 9.155      ;
; 1.102 ; control:u142|state.state_and4  ; register:u10|data_out[2]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.114     ; 8.783      ;
; 1.102 ; control:u142|state.state_sr4   ; out_port:u56|register:u1|data_out[4]                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.258      ; 9.155      ;
; 1.102 ; control:u142|state.state_sr4   ; register:u10|data_out[2]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.114     ; 8.783      ;
; 1.103 ; control:u142|state.state_and4  ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a12~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.231      ; 9.158      ;
; 1.103 ; control:u142|state.state_sr4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a12~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.231      ; 9.158      ;
; 1.104 ; control:u142|state.state_blt2  ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.075      ; 8.762      ;
; 1.105 ; control:u142|state.state_sr2   ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.075      ; 8.761      ;
; 1.106 ; control:u142|state.state_and4  ; out_port:u135|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.241      ; 9.134      ;
; 1.106 ; control:u142|state.state_sr4   ; out_port:u135|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.241      ; 9.134      ;
; 1.108 ; register:u27|data_out[29]      ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.077      ; 8.760      ;
; 1.109 ; control:u142|state.state_and4  ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a24~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.229      ; 9.150      ;
; 1.109 ; control:u142|state.state_sr4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a24~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.229      ; 9.150      ;
; 1.112 ; register:u27|data_out[25]      ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.077      ; 8.756      ;
; 1.113 ; control:u142|state.state_and4  ; register:u9|data_out[17]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.054      ; 8.732      ;
; 1.113 ; control:u142|state.state_sr4   ; register:u9|data_out[17]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.054      ; 8.732      ;
; 1.115 ; register:u27|data_out[21]      ; register:u9|data_out[14]~_Duplicate_1                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.086      ; 8.762      ;
; 1.115 ; control:u142|state.state_and4  ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a56~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.226      ; 9.141      ;
; 1.115 ; control:u142|state.state_sr4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a56~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.226      ; 9.141      ;
; 1.116 ; control:u142|state.state_div4  ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 8.791      ;
; 1.117 ; control:u142|state.state_mult4 ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 8.790      ;
; 1.118 ; control:u142|state.state_and4  ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a11~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.233      ; 9.145      ;
; 1.118 ; control:u142|state.state_sr4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a11~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.233      ; 9.145      ;
; 1.119 ; register:u27|data_out[24]      ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.079      ; 8.751      ;
; 1.119 ; register:u27|data_out[23]      ; register:u9|data_out[14]~_Duplicate_1                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.086      ; 8.758      ;
; 1.124 ; control:u142|state.state_and4  ; register:u10|data_out[14]                                                                                                           ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.116     ; 8.759      ;
; 1.124 ; control:u142|state.state_sr4   ; register:u10|data_out[14]                                                                                                           ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.116     ; 8.759      ;
; 1.126 ; register:u27|data_out[28]      ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.079      ; 8.744      ;
; 1.127 ; control:u142|state.state_or4   ; register:u9|data_out[14]~_Duplicate_1                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.055      ; 8.719      ;
; 1.132 ; control:u142|state.state_sl4   ; register:u10|data_out[3]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.114     ; 8.753      ;
; 1.138 ; control:u142|state.state_and4  ; register:u10|data_out[0]~_Duplicate_84                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.097     ; 8.764      ;
; 1.138 ; control:u142|state.state_sr4   ; register:u10|data_out[0]~_Duplicate_84                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.097     ; 8.764      ;
; 1.139 ; control:u142|state.state_add2  ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.106     ; 8.754      ;
; 1.139 ; control:u142|state.state_and4  ; register:u9|data_out[3]                                                                                                             ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.054      ; 8.706      ;
; 1.139 ; control:u142|state.state_sr4   ; register:u9|data_out[3]                                                                                                             ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.054      ; 8.706      ;
; 1.141 ; control:u142|state.state_mult2 ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.057      ; 8.707      ;
; 1.143 ; control:u142|state.state_and4  ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a43~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.231      ; 9.118      ;
; 1.143 ; control:u142|state.state_sr4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a43~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.231      ; 9.118      ;
+-------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'OSC_50'                                                                                                                                   ;
+-------+----------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.763 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.039      ; 12.067     ;
; 7.766 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.039      ; 12.064     ;
; 7.852 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.056      ; 11.995     ;
; 7.883 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u4|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; 0.040      ; 11.948     ;
; 7.886 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u4|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; 0.040      ; 11.945     ;
; 7.915 ; usb:u96|control:u57|state.state_decode ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.039      ; 11.915     ;
; 7.948 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u4|data_out[11]~_Duplicate_2   ; OSC_50       ; OSC_50      ; 20.000       ; -0.132     ; 11.919     ;
; 7.951 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u4|data_out[11]~_Duplicate_2   ; OSC_50       ; OSC_50      ; 20.000       ; -0.132     ; 11.916     ;
; 7.972 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u4|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; 0.057      ; 11.876     ;
; 7.978 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u5|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.131     ; 11.890     ;
; 7.981 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u5|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.131     ; 11.887     ;
; 8.030 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.039      ; 11.800     ;
; 8.035 ; usb:u96|control:u57|state.state_decode ; usb:u96|register:u4|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; 0.040      ; 11.796     ;
; 8.037 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u4|data_out[11]~_Duplicate_2   ; OSC_50       ; OSC_50      ; 20.000       ; -0.115     ; 11.847     ;
; 8.067 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u5|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.114     ; 11.818     ;
; 8.100 ; usb:u96|control:u57|state.state_decode ; usb:u96|register:u4|data_out[11]~_Duplicate_2   ; OSC_50       ; OSC_50      ; 20.000       ; -0.132     ; 11.767     ;
; 8.130 ; usb:u96|control:u57|state.state_decode ; usb:u96|register:u5|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.131     ; 11.738     ;
; 8.150 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|register:u4|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; 0.040      ; 11.681     ;
; 8.172 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|inout_port:u52|register:u3|data_out[11] ; OSC_50       ; OSC_50      ; 20.000       ; -0.117     ; 11.710     ;
; 8.175 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|inout_port:u52|register:u3|data_out[11] ; OSC_50       ; OSC_50      ; 20.000       ; -0.117     ; 11.707     ;
; 8.201 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u9|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.129     ; 11.669     ;
; 8.201 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u6|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.079     ; 11.719     ;
; 8.204 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u9|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.129     ; 11.666     ;
; 8.204 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u6|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.079     ; 11.716     ;
; 8.207 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u3|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.093     ; 11.699     ;
; 8.208 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u8|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.093     ; 11.698     ;
; 8.210 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u3|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.093     ; 11.696     ;
; 8.211 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u8|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.093     ; 11.695     ;
; 8.214 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u7|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.096     ; 11.689     ;
; 8.215 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|register:u4|data_out[11]~_Duplicate_2   ; OSC_50       ; OSC_50      ; 20.000       ; -0.132     ; 11.652     ;
; 8.217 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u7|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.096     ; 11.686     ;
; 8.231 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|out_port:u41|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 11.696     ;
; 8.234 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|out_port:u41|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 11.693     ;
; 8.245 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|register:u5|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.131     ; 11.623     ;
; 8.261 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|inout_port:u52|register:u3|data_out[11] ; OSC_50       ; OSC_50      ; 20.000       ; -0.100     ; 11.638     ;
; 8.290 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u9|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.112     ; 11.597     ;
; 8.290 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u6|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.062     ; 11.647     ;
; 8.296 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u3|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.076     ; 11.627     ;
; 8.297 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u8|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.076     ; 11.626     ;
; 8.301 ; usb:u96|control:u57|state.state_sub6   ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.042      ; 11.532     ;
; 8.303 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u7|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.079     ; 11.617     ;
; 8.314 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|out_port:u42|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.070     ; 11.615     ;
; 8.317 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|out_port:u42|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.070     ; 11.612     ;
; 8.320 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|out_port:u41|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.055     ; 11.624     ;
; 8.324 ; usb:u96|control:u57|state.state_decode ; usb:u96|inout_port:u52|register:u3|data_out[11] ; OSC_50       ; OSC_50      ; 20.000       ; -0.117     ; 11.558     ;
; 8.344 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|out_port:u42|register:u1|data_out[11]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.091     ; 11.564     ;
; 8.347 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|out_port:u42|register:u1|data_out[11]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.091     ; 11.561     ;
; 8.353 ; usb:u96|control:u57|state.state_decode ; usb:u96|register:u9|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.129     ; 11.517     ;
; 8.353 ; usb:u96|control:u57|state.state_decode ; usb:u96|register:u6|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.079     ; 11.567     ;
; 8.359 ; usb:u96|control:u57|state.state_decode ; usb:u96|register:u3|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.093     ; 11.547     ;
; 8.360 ; usb:u96|control:u57|state.state_decode ; usb:u96|register:u8|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.093     ; 11.546     ;
; 8.366 ; usb:u96|control:u57|state.state_decode ; usb:u96|register:u7|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.096     ; 11.537     ;
; 8.383 ; usb:u96|control:u57|state.state_decode ; usb:u96|out_port:u41|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 11.544     ;
; 8.385 ; usb:u96|control:u57|state.state_call2  ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.041      ; 11.447     ;
; 8.403 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|out_port:u42|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.053     ; 11.543     ;
; 8.421 ; usb:u96|control:u57|state.state_sub6   ; usb:u96|register:u4|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; 0.043      ; 11.413     ;
; 8.427 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u4|data_out[8]~_Duplicate_1    ; OSC_50       ; OSC_50      ; 20.000       ; 0.039      ; 11.403     ;
; 8.432 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u4|data_out[8]~_Duplicate_1    ; OSC_50       ; OSC_50      ; 20.000       ; 0.039      ; 11.398     ;
; 8.433 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|out_port:u42|register:u1|data_out[11]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.074     ; 11.492     ;
; 8.439 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|inout_port:u52|register:u3|data_out[11] ; OSC_50       ; OSC_50      ; 20.000       ; -0.117     ; 11.443     ;
; 8.444 ; usb:u96|register:u5|data_out[2]        ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.101      ; 11.448     ;
; 8.466 ; usb:u96|control:u57|state.state_decode ; usb:u96|out_port:u42|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.070     ; 11.463     ;
; 8.468 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|register:u9|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.129     ; 11.402     ;
; 8.468 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|register:u6|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.079     ; 11.452     ;
; 8.474 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|register:u3|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.093     ; 11.432     ;
; 8.475 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|register:u8|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.093     ; 11.431     ;
; 8.481 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|register:u7|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.096     ; 11.422     ;
; 8.485 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u4|data_out[8]~_Duplicate_1    ; OSC_50       ; OSC_50      ; 20.000       ; 0.056      ; 11.362     ;
; 8.486 ; usb:u96|control:u57|state.state_sub6   ; usb:u96|register:u4|data_out[11]~_Duplicate_2   ; OSC_50       ; OSC_50      ; 20.000       ; -0.129     ; 11.384     ;
; 8.486 ; usb:u96|control:u57|state.state_cpfa4  ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.042      ; 11.347     ;
; 8.496 ; usb:u96|control:u57|state.state_decode ; usb:u96|out_port:u42|register:u1|data_out[11]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.091     ; 11.412     ;
; 8.498 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|out_port:u41|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 11.429     ;
; 8.505 ; usb:u96|control:u57|state.state_call2  ; usb:u96|register:u4|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; 0.042      ; 11.328     ;
; 8.516 ; usb:u96|control:u57|state.state_sub6   ; usb:u96|register:u5|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.128     ; 11.355     ;
; 8.564 ; usb:u96|register:u5|data_out[2]        ; usb:u96|register:u4|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; 0.102      ; 11.329     ;
; 8.570 ; usb:u96|control:u57|state.state_call2  ; usb:u96|register:u4|data_out[11]~_Duplicate_2   ; OSC_50       ; OSC_50      ; 20.000       ; -0.130     ; 11.299     ;
; 8.581 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|out_port:u42|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.070     ; 11.348     ;
; 8.590 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u9|data_out[8]                 ; OSC_50       ; OSC_50      ; 20.000       ; -0.090     ; 11.319     ;
; 8.595 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u9|data_out[8]                 ; OSC_50       ; OSC_50      ; 20.000       ; -0.090     ; 11.314     ;
; 8.600 ; usb:u96|control:u57|state.state_call2  ; usb:u96|register:u5|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.129     ; 11.270     ;
; 8.601 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|out_port:u41|register:u1|data_out[11]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.084     ; 11.314     ;
; 8.601 ; usb:u96|control:u57|state.state_decode ; usb:u96|register:u4|data_out[8]~_Duplicate_1    ; OSC_50       ; OSC_50      ; 20.000       ; 0.039      ; 11.229     ;
; 8.603 ; usb:u96|register:u22|data_out[9]       ; usb:u96|out_port:u41|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.062     ; 11.334     ;
; 8.604 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|out_port:u41|register:u1|data_out[11]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.084     ; 11.311     ;
; 8.606 ; usb:u96|control:u57|state.state_cpfa4  ; usb:u96|register:u4|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; 0.043      ; 11.228     ;
; 8.611 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|out_port:u42|register:u1|data_out[11]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.091     ; 11.297     ;
; 8.611 ; usb:u96|register:u22|data_out[22]      ; usb:u96|out_port:u41|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.062     ; 11.326     ;
; 8.629 ; usb:u96|register:u5|data_out[2]        ; usb:u96|register:u4|data_out[11]~_Duplicate_2   ; OSC_50       ; OSC_50      ; 20.000       ; -0.070     ; 11.300     ;
; 8.634 ; usb:u96|control:u57|state.state_add6   ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.042      ; 11.199     ;
; 8.648 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u9|data_out[8]                 ; OSC_50       ; OSC_50      ; 20.000       ; -0.073     ; 11.278     ;
; 8.659 ; usb:u96|register:u5|data_out[2]        ; usb:u96|register:u5|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.069     ; 11.271     ;
; 8.671 ; usb:u96|control:u57|state.state_cpfa4  ; usb:u96|register:u4|data_out[11]~_Duplicate_2   ; OSC_50       ; OSC_50      ; 20.000       ; -0.129     ; 11.199     ;
; 8.686 ; usb:u96|register:u22|data_out[9]       ; usb:u96|out_port:u42|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.060     ; 11.253     ;
; 8.690 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|out_port:u41|register:u1|data_out[11]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.067     ; 11.242     ;
; 8.694 ; usb:u96|register:u22|data_out[22]      ; usb:u96|out_port:u42|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.060     ; 11.245     ;
; 8.701 ; usb:u96|control:u57|state.state_cpfa4  ; usb:u96|register:u5|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.128     ; 11.170     ;
; 8.708 ; usb:u96|register:u22|data_out[15]      ; usb:u96|out_port:u41|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.063     ; 11.228     ;
; 8.710 ; usb:u96|control:u57|state.state_sub6   ; usb:u96|inout_port:u52|register:u3|data_out[11] ; OSC_50       ; OSC_50      ; 20.000       ; -0.114     ; 11.175     ;
; 8.716 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|register:u4|data_out[8]~_Duplicate_1    ; OSC_50       ; OSC_50      ; 20.000       ; 0.039      ; 11.114     ;
; 8.720 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u4|data_out[8]                 ; OSC_50       ; OSC_50      ; 20.000       ; 0.040      ; 11.111     ;
+-------+----------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u1|u1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 15.352 ; i2c_config:u77|i2c_audio_done                                                                                                                                                    ; microphone:u82|cpu_state.cpu_state_idle                                                                                                                            ; OSC_50                            ; u1|u1|altpll_component|pll|clk[2] ; 20.000       ; -2.871     ; 1.726      ;
; 15.355 ; i2c_config:u77|i2c_audio_done                                                                                                                                                    ; microphone:u82|cpu_state.cpu_state_response                                                                                                                        ; OSC_50                            ; u1|u1|altpll_component|pll|clk[2] ; 20.000       ; -2.871     ; 1.723      ;
; 15.411 ; i2c_config:u77|i2c_audio_done                                                                                                                                                    ; speaker:u78|cpu_state.cpu_state_add                                                                                                                                ; OSC_50                            ; u1|u1|altpll_component|pll|clk[2] ; 20.000       ; -2.871     ; 1.667      ;
; 15.724 ; i2c_config:u77|i2c_audio_done                                                                                                                                                    ; speaker:u78|cpu_state.cpu_state_idle                                                                                                                               ; OSC_50                            ; u1|u1|altpll_component|pll|clk[2] ; 20.000       ; -2.871     ; 1.354      ;
; 31.589 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_address_reg0                                    ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.066     ; 8.375      ;
; 31.878 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|lowercase_out[1]                                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.391     ; 7.730      ;
; 32.136 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|lowercase_out[3]                                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.392     ; 7.471      ;
; 32.157 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|lowercase_out[7]                                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.392     ; 7.450      ;
; 32.356 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|lowercase_out[2]                                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.390     ; 7.253      ;
; 32.546 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|lowercase_out[4]                                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.392     ; 7.061      ;
; 32.567 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|lowercase_out[6]                                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.392     ; 7.040      ;
; 32.752 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|lowercase_out[5]                                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.392     ; 6.855      ;
; 33.048 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|state.state_shift_pressed                                                                                                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.387     ; 6.564      ;
; 33.048 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|state.state_check                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.387     ; 6.564      ;
; 33.075 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|state.state_extended                                                                                                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.387     ; 6.537      ;
; 33.111 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|lowercase_out[0]                                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.392     ; 6.496      ;
; 33.566 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|state.state_shift_released                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.387     ; 6.046      ;
; 33.590 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|state.state_break                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.387     ; 6.022      ;
; 33.680 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|state.state_extended_ignorebyte                                                                                                                   ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.387     ; 5.932      ;
; 33.693 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|state.state_break_check                                                                                                                           ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.387     ; 5.919      ;
; 34.854 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|buf_in[7]                                                                                                                           ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.060     ; 5.085      ;
; 34.854 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|buf_in[6]                                                                                                                           ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.060     ; 5.085      ;
; 34.854 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|buf_in[5]                                                                                                                           ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.060     ; 5.085      ;
; 34.854 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|buf_in[4]                                                                                                                           ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.060     ; 5.085      ;
; 34.854 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|buf_in[3]                                                                                                                           ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.060     ; 5.085      ;
; 34.854 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|buf_in[2]                                                                                                                           ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.060     ; 5.085      ;
; 34.854 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|buf_in[1]                                                                                                                           ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.060     ; 5.085      ;
; 34.854 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|buf_in[0]                                                                                                                           ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.060     ; 5.085      ;
; 35.074 ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_we_reg                                                        ; ps2_keyboard:u65|ps2_ascii_sync[6]                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.404     ; 4.521      ;
; 35.106 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data1                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.062     ; 4.831      ;
; 35.106 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data2                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.062     ; 4.831      ;
; 35.106 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data3                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.062     ; 4.831      ;
; 35.106 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data4                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.062     ; 4.831      ;
; 35.106 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data5                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.062     ; 4.831      ;
; 35.106 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data6                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.062     ; 4.831      ;
; 35.106 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data7                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.062     ; 4.831      ;
; 35.106 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_parity                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.062     ; 4.831      ;
; 35.187 ; ps2_keyboard:u65|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_bjv:auto_generated|ram_block1a0~porta_address_reg0                                                        ; ps2_keyboard:u65|ps2_ascii_sync[5]                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.400     ; 4.412      ;
; 35.211 ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_we_reg                                                        ; ps2_keyboard:u65|ps2_ascii_sync[5]                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.404     ; 4.384      ;
; 35.258 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_stop                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.063     ; 4.678      ;
; 35.258 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_start                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.063     ; 4.678      ;
; 35.283 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[0] ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.073     ; 4.643      ;
; 35.283 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[1] ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.073     ; 4.643      ;
; 35.283 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[2] ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.073     ; 4.643      ;
; 35.283 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[3] ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.073     ; 4.643      ;
; 35.283 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[4] ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.073     ; 4.643      ;
; 35.303 ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_we_reg                                                        ; ps2_keyboard:u65|state.state_idle                                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.395     ; 4.301      ;
; 35.334 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.073     ; 4.592      ;
; 35.334 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.073     ; 4.592      ;
; 35.334 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.073     ; 4.592      ;
; 35.334 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.073     ; 4.592      ;
; 35.334 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.073     ; 4.592      ;
; 35.342 ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_we_reg                                                        ; ps2_keyboard:u65|ps2_ascii_sync[4]                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.400     ; 4.257      ;
; 35.409 ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_we_reg                                                        ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_datain_reg0                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.069     ; 4.552      ;
; 35.413 ; ps2_keyboard:u65|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_bjv:auto_generated|ram_block1a0~porta_address_reg0                                                        ; ps2_keyboard:u65|ps2_ascii_sync[6]                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.400     ; 4.186      ;
; 35.470 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|rd_ptr_lsb                                ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.073     ; 4.456      ;
; 35.527 ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_we_reg                                                        ; ps2_keyboard:u65|ps2_ascii_sync[1]                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.398     ; 4.074      ;
; 35.528 ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_we_reg                                                        ; ps2_keyboard:u65|ps2_ascii_sync[3]                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.398     ; 4.073      ;
; 35.531 ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_we_reg                                                        ; ps2_keyboard:u65|ps2_ascii_sync[0]                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.398     ; 4.070      ;
; 35.547 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[0]    ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.068     ; 4.384      ;
; 35.547 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[1]    ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.068     ; 4.384      ;
; 35.547 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[2]    ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.068     ; 4.384      ;
; 35.547 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[3]    ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.068     ; 4.384      ;
; 35.647 ; ps2_keyboard:u65|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_bjv:auto_generated|ram_block1a0~porta_address_reg0                                                        ; ps2_keyboard:u65|ps2_ascii_sync[4]                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.396     ; 3.956      ;
; 35.745 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_bjv:auto_generated|ram_block1a0~porta_address_reg0                                          ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.070     ; 4.215      ;
; 35.760 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|state.state_break                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.066     ; 4.173      ;
; 35.763 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|state.state_data4                                                                                                                   ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.062     ; 4.174      ;
; 35.805 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|usedw_is_1_dff                            ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.073     ; 4.121      ;
; 35.832 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|empty_dff                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.073     ; 4.094      ;
; 35.841 ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_we_reg                                                        ; ps2_keyboard:u65|ps2_ascii_sync[2]                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.398     ; 3.760      ;
; 35.852 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|consumer_state.state_consumer_validlow                                                                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.066     ; 4.081      ;
; 35.867 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|state.state_shift_pressed                                                                                                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.066     ; 4.066      ;
; 35.867 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|state.state_check                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.066     ; 4.066      ;
; 35.876 ; speaker:u78|current_sample[14]                                                                                                                                                   ; speaker:u78|current_sample[11]                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.071     ; 4.052      ;
; 35.876 ; speaker:u78|current_sample[14]                                                                                                                                                   ; speaker:u78|current_sample[12]                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.071     ; 4.052      ;
; 35.876 ; speaker:u78|current_sample[14]                                                                                                                                                   ; speaker:u78|current_sample[13]                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.071     ; 4.052      ;
; 35.876 ; speaker:u78|current_sample[14]                                                                                                                                                   ; speaker:u78|current_sample[14]                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.071     ; 4.052      ;
; 35.876 ; speaker:u78|current_sample[14]                                                                                                                                                   ; speaker:u78|current_sample[15]                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.071     ; 4.052      ;
; 35.876 ; speaker:u78|current_sample[14]                                                                                                                                                   ; speaker:u78|current_sample[16]                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.071     ; 4.052      ;
; 35.876 ; speaker:u78|current_sample[14]                                                                                                                                                   ; speaker:u78|current_sample[17]                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.071     ; 4.052      ;
; 35.876 ; speaker:u78|current_sample[14]                                                                                                                                                   ; speaker:u78|current_sample[18]                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.071     ; 4.052      ;
; 35.876 ; speaker:u78|current_sample[14]                                                                                                                                                   ; speaker:u78|current_sample[19]                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.071     ; 4.052      ;
; 35.876 ; speaker:u78|current_sample[14]                                                                                                                                                   ; speaker:u78|current_sample[20]                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.071     ; 4.052      ;
; 35.876 ; speaker:u78|current_sample[14]                                                                                                                                                   ; speaker:u78|current_sample[21]                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.071     ; 4.052      ;
; 35.876 ; speaker:u78|current_sample[14]                                                                                                                                                   ; speaker:u78|current_sample[22]                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.071     ; 4.052      ;
; 35.881 ; ps2_keyboard:u65|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_bjv:auto_generated|ram_block1a0~porta_address_reg0                                                        ; ps2_keyboard:u65|ps2_ascii_sync[1]                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.394     ; 3.724      ;
; 35.882 ; ps2_keyboard:u65|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_bjv:auto_generated|ram_block1a0~porta_address_reg0                                                        ; ps2_keyboard:u65|ps2_ascii_sync[3]                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.394     ; 3.723      ;
; 35.903 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|state.state_parity                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.062     ; 4.034      ;
; 35.903 ; synchronizer:u6|out[0]                                                                                                                                                           ; microphone:u82|microphone_sample[23]                                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.068     ; 4.028      ;
; 35.903 ; synchronizer:u6|out[0]                                                                                                                                                           ; microphone:u82|microphone_sample[22]                                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.068     ; 4.028      ;
; 35.903 ; synchronizer:u6|out[0]                                                                                                                                                           ; microphone:u82|microphone_sample[18]                                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.068     ; 4.028      ;
; 35.905 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|state.state_data2                                                                                                                   ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.062     ; 4.032      ;
; 35.908 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|state.state_data6                                                                                                                   ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.062     ; 4.029      ;
; 35.910 ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_we_reg                                                        ; ps2_keyboard:u65|state.state_prevalid                                                                                                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.395     ; 3.694      ;
; 35.912 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|state.state_data3                                                                                                                   ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.062     ; 4.025      ;
; 35.913 ; synchronizer:u6|out[0]                                                                                                                                                           ; microphone:u82|microphone_sample[19]                                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.070     ; 4.016      ;
; 35.913 ; synchronizer:u6|out[0]                                                                                                                                                           ; microphone:u82|microphone_sample[25]                                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.070     ; 4.016      ;
; 35.913 ; synchronizer:u6|out[0]                                                                                                                                                           ; microphone:u82|microphone_sample[26]                                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.070     ; 4.016      ;
; 35.913 ; synchronizer:u6|out[0]                                                                                                                                                           ; microphone:u82|microphone_sample[27]                                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.070     ; 4.016      ;
; 35.913 ; synchronizer:u6|out[0]                                                                                                                                                           ; microphone:u82|microphone_sample[8]                                                                                                                                ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.070     ; 4.016      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.708 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 5.544      ;
; 45.302 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 4.949      ;
; 45.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 4.525      ;
; 45.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 4.270      ;
; 46.069 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 4.182      ;
; 46.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 3.912      ;
; 46.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.592      ;
; 47.116 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 3.133      ;
; 47.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 3.052      ;
; 47.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 3.013      ;
; 47.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.788      ;
; 47.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.523      ;
; 47.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.457      ;
; 48.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.161      ;
; 48.131 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.112      ;
; 48.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.894      ;
; 48.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.379      ;
; 93.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a1~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.141      ; 6.900      ;
; 93.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.625      ;
; 93.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.625      ;
; 93.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.625      ;
; 93.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.625      ;
; 93.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.625      ;
; 93.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.625      ;
; 93.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.625      ;
; 93.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.625      ;
; 93.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 6.625      ;
; 93.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a3~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.147      ; 6.873      ;
; 93.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a1~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.144      ; 6.628      ;
; 93.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.353      ;
; 93.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.353      ;
; 93.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.353      ;
; 93.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.353      ;
; 93.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.353      ;
; 93.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.353      ;
; 93.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.353      ;
; 93.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.353      ;
; 93.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.353      ;
; 93.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a3~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.150      ; 6.601      ;
; 93.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a39~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.107      ; 6.442      ;
; 93.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a53~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.118      ; 6.413      ;
; 93.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a47~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.165      ; 6.430      ;
; 93.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                               ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a1~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.144      ; 6.388      ;
; 93.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                               ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a3~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.150      ; 6.361      ;
; 93.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a61~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.124      ; 6.325      ;
; 93.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.029      ;
; 93.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.029      ;
; 93.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.029      ;
; 93.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.029      ;
; 93.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.029      ;
; 93.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.029      ;
; 93.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.029      ;
; 93.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.029      ;
; 93.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.029      ;
; 93.970 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a39~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.110      ; 6.170      ;
; 93.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a42~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.148      ; 6.205      ;
; 93.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a4~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 6.228      ;
; 94.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a53~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.121      ; 6.141      ;
; 94.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a47~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.168      ; 6.158      ;
; 94.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a49~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.141      ; 6.123      ;
; 94.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a44~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 6.129      ;
; 94.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a57~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.137      ; 6.099      ;
; 94.104 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a61~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.127      ; 6.053      ;
; 94.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a55~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.160      ; 6.076      ;
; 94.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a46~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 6.076      ;
; 94.139 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a33~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.131      ; 6.022      ;
; 94.141 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a35~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.135      ; 6.024      ;
; 94.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.750      ;
; 94.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.750      ;
; 94.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.750      ;
; 94.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.750      ;
; 94.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.750      ;
; 94.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.750      ;
; 94.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.750      ;
; 94.157 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.750      ;
; 94.161 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.757      ;
; 94.161 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.757      ;
; 94.161 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.757      ;
; 94.161 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.757      ;
; 94.161 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.757      ;
; 94.161 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.757      ;
; 94.161 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.757      ;
; 94.161 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.757      ;
; 94.161 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.757      ;
; 94.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a10~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.151      ; 6.012      ;
; 94.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                               ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a39~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.110      ; 5.911      ;
; 94.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a42~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.151      ; 5.933      ;
; 94.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a14~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.158      ; 5.932      ;
; 94.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a4~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.186      ; 5.956      ;
; 94.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                               ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a53~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.121      ; 5.882      ;
; 94.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a56~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.154      ; 5.900      ;
; 94.290 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a25~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 5.911      ;
; 94.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a18~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 5.917      ;
; 94.299 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                               ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a47~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.168      ; 5.899      ;
; 94.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a16~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 5.902      ;
; 94.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a30~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.182      ; 5.894      ;
; 94.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                    ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a1~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.150      ; 5.861      ;
; 94.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a49~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.144      ; 5.851      ;
; 94.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a44~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.157      ; 5.857      ;
; 94.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a57~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.140      ; 5.827      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'OSC_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.284 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[13]                                                                                    ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; OSC_50       ; OSC_50      ; 0.000        ; 0.393      ; 0.878      ;
; 0.305 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[120]                                                                                                           ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.391      ; 0.897      ;
; 0.327 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[95]                                                                                                            ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.410      ; 0.938      ;
; 0.329 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[77]                                                                                                            ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.408      ; 0.938      ;
; 0.333 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[10]                                                                                                                ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                             ; OSC_50       ; OSC_50      ; 0.000        ; 0.437      ; 0.971      ;
; 0.335 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[34]                                                                                                            ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.407      ; 0.943      ;
; 0.336 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[51]                                                                                                            ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.411      ; 0.948      ;
; 0.336 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[115]                                                                                                           ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.412      ; 0.949      ;
; 0.337 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[15]                                                                                                                ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                             ; OSC_50       ; OSC_50      ; 0.000        ; 0.437      ; 0.975      ;
; 0.337 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[37]                                                                                                            ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.410      ; 0.948      ;
; 0.338 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[57]                                                                                                            ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.409      ; 0.948      ;
; 0.339 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[28]                                                                                                            ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.407      ; 0.947      ;
; 0.341 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[33]                                                                                                            ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.408      ; 0.950      ;
; 0.342 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[31]                                                                                                            ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.409      ; 0.952      ;
; 0.343 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[12]                                                                                                                ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                             ; OSC_50       ; OSC_50      ; 0.000        ; 0.437      ; 0.981      ;
; 0.343 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[9]                                                                                     ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; OSC_50       ; OSC_50      ; 0.000        ; 0.395      ; 0.939      ;
; 0.343 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[27]                                                                                    ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; OSC_50       ; OSC_50      ; 0.000        ; 0.393      ; 0.937      ;
; 0.343 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[121]                                                                                                           ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.410      ; 0.954      ;
; 0.344 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[6]                                                                                     ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; OSC_50       ; OSC_50      ; 0.000        ; 0.395      ; 0.940      ;
; 0.344 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[98]                                                                                                            ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.408      ; 0.953      ;
; 0.345 ; serial_receive:u116|uart_data[0]                                                                                                                                                                                                                          ; serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|dpram_r311:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.399      ; 0.945      ;
; 0.345 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[36]                                                                                                            ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.412      ; 0.958      ;
; 0.347 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[29]                                                                                    ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; OSC_50       ; OSC_50      ; 0.000        ; 0.393      ; 0.941      ;
; 0.347 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[100]                                                                                                           ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.413      ; 0.961      ;
; 0.348 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[22]                                                                                    ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; OSC_50       ; OSC_50      ; 0.000        ; 0.395      ; 0.944      ;
; 0.349 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[15]                                                                                                            ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.394      ; 0.944      ;
; 0.349 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[24]                                                                                    ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; OSC_50       ; OSC_50      ; 0.000        ; 0.395      ; 0.945      ;
; 0.349 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[22]                                                                                                                ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                             ; OSC_50       ; OSC_50      ; 0.000        ; 0.403      ; 0.953      ;
; 0.349 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[110]                                                                                                           ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.394      ; 0.944      ;
; 0.350 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[0]                                                                                     ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; OSC_50       ; OSC_50      ; 0.000        ; 0.393      ; 0.944      ;
; 0.350 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[12]                                                                                    ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; OSC_50       ; OSC_50      ; 0.000        ; 0.393      ; 0.944      ;
; 0.350 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[16]                                                                                                            ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.394      ; 0.945      ;
; 0.352 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[32]                                                                                                            ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.394      ; 0.947      ;
; 0.352 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[41]                                                                                                            ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.392      ; 0.945      ;
; 0.352 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_twadgen_dual_fft_130:twid_factors|twad_tdlo[6][4]                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|ram_block1a0~portb_address_reg0                                    ; OSC_50       ; OSC_50      ; 0.000        ; 0.396      ; 0.949      ;
; 0.353 ; sdram:u70|sdram_response                                                                                                                                                                                                                                  ; sdram:u70|sdram_response                                                                                                                                                                                                                                                                         ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sdram:u70|initialized                                                                                                                                                                                                                                     ; sdram:u70|initialized                                                                                                                                                                                                                                                                            ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|command_valid                                                                                         ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|command_valid                                                                                                                                ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sd:u109|state.state_write_sdcard5                                                                                                                                                                                                                         ; sd:u109|state.state_write_sdcard5                                                                                                                                                                                                                                                                ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|cpu_state.cpu_state_read_valid                                                                                                                                                                                                                   ; fft:u131|cpu_state.cpu_state_read_valid                                                                                                                                                                                                                                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|state.state_wait1                                                                                                                                                                                                                                ; fft:u131|state.state_wait1                                                                                                                                                                                                                                                                       ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|have_data                                                                                                                                                                                                                                        ; fft:u131|have_data                                                                                                                                                                                                                                                                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|state.state_wait_read                                                                                                                                                                                                                            ; fft:u131|state.state_wait_read                                                                                                                                                                                                                                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                                                                                                 ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                                                                                                                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_csd_reg                                                                                     ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_csd_reg                                                                                                                            ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_SEND_COMMAND                                                                                             ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_SEND_COMMAND                                                                                                                                    ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_RESPONSE                                                                                            ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_RESPONSE                                                                                                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|waiting_for_vdd_setup                                                                                                    ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|waiting_for_vdd_setup                                                                                                                                           ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED                                                                      ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED                                                                                                             ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE                                                                         ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE                                                                                                                ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                                                                                     ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg                                                                                                                            ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg                                                                                  ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg                                                                                                                         ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|SD_clock_mode                                                                                                            ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|SD_clock_mode                                                                                                                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|local_mode                                                                                                                 ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|local_mode                                                                                                                                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sd:u109|buffer_dirty                                                                                                                                                                                                                                      ; sd:u109|buffer_dirty                                                                                                                                                                                                                                                                             ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sd:u109|state.state_read_sdcard2                                                                                                                                                                                                                          ; sd:u109|state.state_read_sdcard2                                                                                                                                                                                                                                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sd:u109|state.state_write_sdcard2                                                                                                                                                                                                                         ; sd:u109|state.state_write_sdcard2                                                                                                                                                                                                                                                                ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sd:u109|state.state_write_buffer2                                                                                                                                                                                                                         ; sd:u109|state.state_write_buffer2                                                                                                                                                                                                                                                                ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sd:u109|state.state_response                                                                                                                                                                                                                              ; sd:u109|state.state_response                                                                                                                                                                                                                                                                     ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sd:u109|state.state_idle                                                                                                                                                                                                                                  ; sd:u109|state.state_idle                                                                                                                                                                                                                                                                         ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                                                                                                    ; serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                                                                                                                                           ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sd:u109|sd_response                                                                                                                                                                                                                                       ; sd:u109|sd_response                                                                                                                                                                                                                                                                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_m_k_counter_fft_130:ctrl|p[1]                                                                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_m_k_counter_fft_130:ctrl|p[1]                                                                                                                                                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_m_k_counter_fft_130:ctrl|p[2]                                                                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_m_k_counter_fft_130:ctrl|p[2]                                                                                                                                                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_m_k_counter_fft_130:ctrl|k_state.HOLD                                                                                                                           ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_m_k_counter_fft_130:ctrl|k_state.HOLD                                                                                                                                                                  ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_m_k_counter_fft_130:ctrl|k_state.RUN_CNT                                                                                                                        ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_m_k_counter_fft_130:ctrl|k_state.RUN_CNT                                                                                                                                                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|data_rdy_int                                                                                                                        ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|data_rdy_int                                                                                                                                                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; reset_toggle:u2|reset_n                                                                                                                                                                                                                                   ; reset_toggle:u2|reset_n                                                                                                                                                                                                                                                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_start                                                                                              ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_start                                                                                                                                     ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_out_state.normal                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_out_state.normal                                                                                                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_out_state.empty_and_ready                                                                          ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_out_state.empty_and_ready                                                                                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|burst_count_en                                                                                                                      ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|burst_count_en                                                                                                                                                             ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|fft_s1_cur.WAIT_FOR_INPUT                                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|fft_s1_cur.WAIT_FOR_INPUT                                                                                                                                                                                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|sop                                                                                                                                                                     ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|sop                                                                                                                                                                                                            ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_wrengen_fft_130:sel_we|wc_state.WAIT_LAT                                                                                                                        ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_wrengen_fft_130:sel_we|wc_state.WAIT_LAT                                                                                                                                                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_wrengen_fft_130:sel_we|wait_count[1]                                                                                                                            ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_wrengen_fft_130:sel_we|wait_count[1]                                                                                                                                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_wrengen_fft_130:sel_we|wait_count[2]                                                                                                                            ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_wrengen_fft_130:sel_we|wait_count[2]                                                                                                                                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_wrengen_fft_130:sel_we|wait_count[3]                                                                                                                            ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_wrengen_fft_130:sel_we|wait_count[3]                                                                                                                                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_wrengen_fft_130:sel_we|wc_state.ENABLE                                                                                                                          ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_wrengen_fft_130:sel_we|wc_state.ENABLE                                                                                                                                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_wrengen_fft_130:sel_we|lpp_c_i                                                                                                                                  ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_wrengen_fft_130:sel_we|lpp_c_i                                                                                                                                                                         ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_de_lpp_ad:gen_radix_4_last_pass:lpp|data_val_i                                                                                          ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_de_lpp_ad:gen_radix_4_last_pass:lpp|data_val_i                                                                                                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|fft_s2_cur.WAIT_FOR_LPP_INPUT                                                                                                                                           ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|fft_s2_cur.WAIT_FOR_LPP_INPUT                                                                                                                                                                                  ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|fft_s2_cur.LPP_OUTPUT_RDY                                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|fft_s2_cur.LPP_OUTPUT_RDY                                                                                                                                                                                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|source_state.run1                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|source_state.run1                                                                                                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|max_reached                                                                                             ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|max_reached                                                                                                                                    ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|dffe_af                              ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|dffe_af                                                                     ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|was_stalled                                                                                         ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|was_stalled                                                                                                                                ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|valid_ctrl_int1                                                                                     ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|valid_ctrl_int1                                                                                                                            ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|first_data                                                                                          ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|first_data                                                                                                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_valid_s                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_valid_s                                                                                                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_bfp_o_fft_130:\gen_disc:bfp_detect|sdetd.BLOCK_READY                                                                           ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_bfp_o_fft_130:\gen_disc:bfp_detect|sdetd.BLOCK_READY                                                                                                                  ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_bfp_o_fft_130:\gen_disc:bfp_detect|sdetd.DISABLE                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_bfp_o_fft_130:\gen_disc:bfp_detect|sdetd.DISABLE                                                                                                                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|fft_dirn                                                                                                                                                                ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|fft_dirn                                                                                                                                                                                                       ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[58]                                                                                                            ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.391      ; 0.945      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[2] ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[2]                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[1] ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[1]                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[0] ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[0]                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[15]                                                                                    ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0 ; OSC_50       ; OSC_50      ; 0.000        ; 0.393      ; 0.947      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_bfp_o_fft_130:\gen_disc:bfp_detect|gain_lut_blk[0]                                                                             ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_bfp_o_fft_130:\gen_disc:bfp_detect|gain_lut_blk[0]                                                                                                                    ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_bfp_o_fft_130:\gen_disc:bfp_detect|gain_lut_blk[1]                                                                             ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_bfp_o_fft_130:\gen_disc:bfp_detect|gain_lut_blk[1]                                                                                                                    ; OSC_50       ; OSC_50      ; 0.000        ; 0.073      ; 0.597      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u1|u1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.349 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0] ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.394      ; 0.944      ;
; 0.354 ; ps2_keyboard:u65|ps2_serial:u3|state.state_clockhigh                                                                                                        ; ps2_keyboard:u65|ps2_serial:u3|state.state_clockhigh                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2_keyboard:u65|ps2_serial:u3|state.state_clocklow                                                                                                         ; ps2_keyboard:u65|ps2_serial:u3|state.state_clocklow                                                                                                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data0                                                                                                ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data0                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[4]                    ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[4]                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[3]                    ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[3]                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[2]                    ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[2]                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[1]                    ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[1]                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[0]                    ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[0]                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2_keyboard:u65|shift_actual_out                                                                                                                           ; ps2_keyboard:u65|shift_actual_out                                                                                                                                                ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2_keyboard:u65|state.state_valid                                                                                                                          ; ps2_keyboard:u65|state.state_valid                                                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2_keyboard:u65|state.state_response                                                                                                                       ; ps2_keyboard:u65|state.state_response                                                                                                                                            ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; microphone:u82|clock_8_1k_sync_last                                                                                                                         ; microphone:u82|clock_8_1k_sync_last                                                                                                                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; microphone:u82|AUD_ADCLRCK                                                                                                                                  ; microphone:u82|AUD_ADCLRCK                                                                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; speaker:u78|clock_8_1k_sync_last                                                                                                                            ; speaker:u78|clock_8_1k_sync_last                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; speaker:u78|AUD_DACLRCK                                                                                                                                     ; speaker:u78|AUD_DACLRCK                                                                                                                                                          ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; microphone:u82|sample_avail                                                                                                                                 ; microphone:u82|sample_avail                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; microphone:u82|cpu_state.cpu_state_idle                                                                                                                     ; microphone:u82|cpu_state.cpu_state_idle                                                                                                                                          ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; microphone:u82|cpu_state.cpu_state_response                                                                                                                 ; microphone:u82|cpu_state.cpu_state_response                                                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; speaker:u78|current_sample_played                                                                                                                           ; speaker:u78|current_sample_played                                                                                                                                                ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; speaker:u78|cpu_state.cpu_state_response                                                                                                                    ; speaker:u78|cpu_state.cpu_state_response                                                                                                                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; speaker:u78|current_sample[23]                                                                                                                              ; speaker:u78|current_sample[23]                                                                                                                                                   ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|full_dff                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|full_dff                                                ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ps2_keyboard:u65|ps2_serial:u3|consumer_state.state_consumer_valid                                                                                          ; ps2_keyboard:u65|ps2_serial:u3|consumer_state.state_consumer_valid                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ps2_keyboard:u65|state.state_extended_waitnext                                                                                                              ; ps2_keyboard:u65|state.state_extended_waitnext                                                                                                                                   ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ps2_keyboard:u65|state.state_break_waitnext                                                                                                                 ; ps2_keyboard:u65|state.state_break_waitnext                                                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; speaker:u78|AUD_XCK                                                                                                                                         ; speaker:u78|AUD_XCK                                                                                                                                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; microphone:u82|count[0]                                                                                                                                     ; microphone:u82|count[0]                                                                                                                                                          ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|rd_ptr_lsb                         ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|rd_ptr_lsb                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.608      ;
; 0.381 ; out_port:u81|synchronizer:u2|sync_reg_out[13]                                                                                                               ; out_port:u81|synchronizer:u2|out[13]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3] ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.394      ; 0.976      ;
; 0.382 ; out_port:u81|synchronizer:u2|sync_reg_out[9]                                                                                                                ; out_port:u81|synchronizer:u2|out[9]                                                                                                                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.088      ; 0.641      ;
; 0.382 ; out_port:u81|synchronizer:u2|sync_reg_out[27]                                                                                                               ; out_port:u81|synchronizer:u2|out[27]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.086      ; 0.639      ;
; 0.384 ; ps2_keyboard:u65|ps2_serial:u3|buf_in[0]                                                                                                                    ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~porta_datain_reg0  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.386      ; 0.971      ;
; 0.387 ; microphone:u82|cpu_state.cpu_state_consume                                                                                                                  ; microphone:u82|sample_avail                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.629      ;
; 0.388 ; microphone:u82|clock_8_1k_sync_last                                                                                                                         ; microphone:u82|mic_state.mic_state_samplesave                                                                                                                                    ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.630      ;
; 0.388 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4] ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.394      ; 0.983      ;
; 0.391 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2] ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.394      ; 0.986      ;
; 0.392 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1] ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.394      ; 0.987      ;
; 0.393 ; ps2_keyboard:u65|ps2_serial:u3|consumer_state.state_consumer_idle                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|consumer_state.state_consumer_validlow                                                                                                            ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.635      ;
; 0.396 ; speaker:u78|play_state.play_state_pulse0                                                                                                                    ; speaker:u78|play_state.play_state_pulse1                                                                                                                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; out_port:u81|synchronizer:u2|sync_reg_out[31]                                                                                                               ; out_port:u81|synchronizer:u2|out[31]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; speaker:u78|shift_reg[9]                                                                                                                                    ; speaker:u78|shift_reg[10]                                                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; ps2_keyboard:u65|ps2_serial:u3|state.state_data5                                                                                                            ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data6                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; microphone:u82|synchronizer:u1|sync_reg_out[0]                                                                                                              ; microphone:u82|synchronizer:u1|out[0]                                                                                                                                            ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; microphone:u82|mic_state.mic_state_pulse0                                                                                                                   ; microphone:u82|mic_state.mic_state_pulse1                                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; microphone:u82|shift_reg[23]                                                                                                                                ; microphone:u82|microphone_sample[31]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; out_port:u83|synchronizer:u2|sync_reg_out[0]                                                                                                                ; out_port:u83|synchronizer:u2|out[0]                                                                                                                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; out_port:u81|synchronizer:u2|sync_reg_out[20]                                                                                                               ; out_port:u81|synchronizer:u2|out[20]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; out_port:u81|synchronizer:u2|sync_reg_out[21]                                                                                                               ; out_port:u81|synchronizer:u2|out[21]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; out_port:u81|synchronizer:u2|sync_reg_out[22]                                                                                                               ; out_port:u81|synchronizer:u2|out[22]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; out_port:u81|synchronizer:u2|sync_reg_out[26]                                                                                                               ; out_port:u81|synchronizer:u2|out[26]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; out_port:u81|synchronizer:u2|sync_reg_out[14]                                                                                                               ; out_port:u81|synchronizer:u2|out[14]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; out_port:u81|synchronizer:u2|sync_reg_out[8]                                                                                                                ; out_port:u81|synchronizer:u2|out[8]                                                                                                                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; speaker:u78|current_sample[1]                                                                                                                               ; speaker:u78|shift_reg[1]                                                                                                                                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; speaker:u78|current_sample[2]                                                                                                                               ; speaker:u78|shift_reg[2]                                                                                                                                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; speaker:u78|shift_reg[21]                                                                                                                                   ; speaker:u78|shift_reg[22]                                                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; ps2_keyboard:u65|ps2_serial:u3|state.state_data1                                                                                                            ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data2                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; ps2_keyboard:u65|ps2_serial:u3|state.state_data3                                                                                                            ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data4                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; ps2_keyboard:u65|ps2_serial:u3|state.state_data4                                                                                                            ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data5                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; ps2_keyboard:u65|state.state_valid                                                                                                                          ; ps2_keyboard:u65|state.state_response                                                                                                                                            ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; speaker:u78|synchronizer:u1|sync_reg_out[0]                                                                                                                 ; speaker:u78|synchronizer:u1|out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; out_port:u81|synchronizer:u2|sync_reg_out[28]                                                                                                               ; out_port:u81|synchronizer:u2|out[28]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; out_port:u81|synchronizer:u2|sync_reg_out[24]                                                                                                               ; out_port:u81|synchronizer:u2|out[24]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; out_port:u81|synchronizer:u2|sync_reg_out[29]                                                                                                               ; out_port:u81|synchronizer:u2|out[29]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; out_port:u81|synchronizer:u2|sync_reg_out[12]                                                                                                               ; out_port:u81|synchronizer:u2|out[12]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; speaker:u78|shift_reg[2]                                                                                                                                    ; speaker:u78|shift_reg[3]                                                                                                                                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; speaker:u78|shift_reg[7]                                                                                                                                    ; speaker:u78|shift_reg[8]                                                                                                                                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; speaker:u78|shift_reg[14]                                                                                                                                   ; speaker:u78|shift_reg[15]                                                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; speaker:u78|shift_reg[15]                                                                                                                                   ; speaker:u78|shift_reg[16]                                                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; speaker:u78|shift_reg[20]                                                                                                                                   ; speaker:u78|shift_reg[21]                                                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; speaker:u78|shift_reg[22]                                                                                                                                   ; speaker:u78|shift_reg[23]                                                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; microphone:u82|cpu_state.cpu_state_idle                                                                                                                     ; microphone:u82|cpu_state.cpu_state_response                                                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; ps2_keyboard:u65|ps2_serial:u3|state.state_data6                                                                                                            ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data7                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; ps2_keyboard:u65|ps2_serial:u3|state.state_data7                                                                                                            ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_parity                                                                                                                    ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; speaker:u78|shift_reg[12]                                                                                                                                   ; speaker:u78|shift_reg[13]                                                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.641      ;
; 0.400 ; speaker:u78|shift_reg[8]                                                                                                                                    ; speaker:u78|shift_reg[9]                                                                                                                                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.642      ;
; 0.400 ; speaker:u78|shift_reg[17]                                                                                                                                   ; speaker:u78|shift_reg[18]                                                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.642      ;
; 0.402 ; microphone:u82|shift_reg[4]                                                                                                                                 ; microphone:u82|microphone_sample[12]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.644      ;
; 0.403 ; microphone:u82|shift_reg[2]                                                                                                                                 ; microphone:u82|shift_reg[3]                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; microphone:u82|shift_reg[4]                                                                                                                                 ; microphone:u82|shift_reg[5]                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; microphone:u82|shift_reg[17]                                                                                                                                ; microphone:u82|microphone_sample[25]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; microphone:u82|shift_reg[7]                                                                                                                                 ; microphone:u82|microphone_sample[15]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; microphone:u82|cpu_state.cpu_state_response                                                                                                                 ; microphone:u82|microphone_response                                                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; ps2_keyboard:u65|state.state_extended                                                                                                                       ; ps2_keyboard:u65|state.state_extended_waitnext                                                                                                                                   ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.645      ;
; 0.404 ; microphone:u82|shift_reg[7]                                                                                                                                 ; microphone:u82|shift_reg[8]                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; microphone:u82|shift_reg[17]                                                                                                                                ; microphone:u82|shift_reg[18]                                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; microphone:u82|shift_reg[18]                                                                                                                                ; microphone:u82|microphone_sample[26]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; microphone:u82|shift_reg[18]                                                                                                                                ; microphone:u82|shift_reg[19]                                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; microphone:u82|shift_reg[2]                                                                                                                                 ; microphone:u82|microphone_sample[10]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; speaker:u78|cpu_state.cpu_state_response                                                                                                                    ; speaker:u78|speaker_response                                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.646      ;
; 0.405 ; microphone:u82|shift_reg[5]                                                                                                                                 ; microphone:u82|microphone_sample[13]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.647      ;
; 0.405 ; microphone:u82|shift_reg[20]                                                                                                                                ; microphone:u82|microphone_sample[28]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.647      ;
; 0.405 ; microphone:u82|shift_reg[20]                                                                                                                                ; microphone:u82|shift_reg[21]                                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.647      ;
; 0.406 ; microphone:u82|shift_reg[5]                                                                                                                                 ; microphone:u82|shift_reg[6]                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.648      ;
; 0.406 ; microphone:u82|cpu_state.cpu_state_response                                                                                                                 ; microphone:u82|cpu_state.cpu_state_consume                                                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.648      ;
; 0.406 ; ps2_keyboard:u65|ps2_serial:u3|buf_in[4]                                                                                                                    ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~porta_datain_reg0  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.386      ; 0.993      ;
; 0.406 ; ps2_keyboard:u65|state.state_break                                                                                                                          ; ps2_keyboard:u65|state.state_break_waitnext                                                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.071      ; 0.648      ;
; 0.407 ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_history[5]                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_history[4]                                                                                                                                ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.650      ;
; 0.408 ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_history[2]                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_history[1]                                                                                                                                ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.072      ; 0.651      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.629      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.629      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.636      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.636      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.641      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.644      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.645      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.647      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.648      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.648      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.648      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.650      ;
; 0.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.654      ;
; 0.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.658      ;
; 0.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.659      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.660      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.672      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.673      ;
; 0.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.690      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.776      ;
; 0.539 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.782      ;
; 0.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.786      ;
; 0.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.792      ;
; 0.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.797      ;
; 0.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.797      ;
; 0.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.798      ;
; 0.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.799      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.803      ;
; 0.561 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.805      ;
; 0.566 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.809      ;
; 0.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.813      ;
; 0.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.819      ;
; 0.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.822      ;
; 0.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.826      ;
; 0.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.827      ;
; 0.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.844      ;
; 0.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.851      ;
; 0.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.854      ;
; 0.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.855      ;
; 0.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.857      ;
; 0.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.860      ;
; 0.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.863      ;
; 0.621 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.865      ;
; 0.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.868      ;
; 0.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.869      ;
; 0.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.871      ;
; 0.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.875      ;
; 0.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.877      ;
; 0.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.884      ;
; 0.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.887      ;
; 0.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.887      ;
; 0.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.891      ;
; 0.676 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.920      ;
; 0.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.964      ;
; 0.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.981      ;
; 0.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.988      ;
; 0.745 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.990      ;
; 0.749 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.992      ;
; 0.764 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.010      ;
; 0.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.014      ;
; 0.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.016      ;
; 0.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.041      ;
; 0.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.064      ;
; 0.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.072      ;
; 0.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.085      ;
; 0.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.089      ;
; 0.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.092      ;
; 0.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                               ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.101      ;
; 0.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.109      ;
; 0.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.130      ;
; 0.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.140      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u1|u1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                                                             ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.354 ; vga:u86|VGA_CLK                                                                                                                          ; vga:u86|VGA_CLK                                                                                                                                                                     ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; out_port:u71|register:u1|data_out[0]                                                                                                     ; out_port:u71|register:u1|data_out[0]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; out_port:u73|register:u1|data_out[0]                                                                                                     ; out_port:u73|register:u1|data_out[0]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; out_port:u112|register:u1|data_out[0]                                                                                                    ; out_port:u112|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; out_port:u110|register:u1|data_out[0]                                                                                                    ; out_port:u110|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; out_port:u138|register:u1|data_out[0]                                                                                                    ; out_port:u138|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; out_port:u125|register:u1|data_out[0]                                                                                                    ; out_port:u125|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera:u124|halfdone                                                                                                                     ; camera:u124|halfdone                                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera:u124|camera_abs_y_pos[0]                                                                                                          ; camera:u124|camera_abs_y_pos[0]                                                                                                                                                     ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|a_fefifo_c6e:fifo_state|b_full      ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|a_fefifo_c6e:fifo_state|b_full                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; out_port:u66|register:u1|data_out[0]                                                                                                     ; out_port:u66|register:u1|data_out[0]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; out_port:u117|register:u1|data_out[0]                                                                                                    ; out_port:u117|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; out_port:u104|register:u1|data_out[0]                                                                                                    ; out_port:u104|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; out_port:u60|register:u1|data_out[0]                                                                                                     ; out_port:u60|register:u1|data_out[0]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; out_port:u83|register:u1|data_out[0]                                                                                                     ; out_port:u83|register:u1|data_out[0]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; out_port:u79|register:u1|data_out[0]                                                                                                     ; out_port:u79|register:u1|data_out[0]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; out_port:u121|register:u1|data_out[0]                                                                                                    ; out_port:u121|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:u86|state.state_write                                                                                                                ; vga:u86|state.state_write                                                                                                                                                           ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:u86|return_to_write                                                                                                                  ; vga:u86|return_to_write                                                                                                                                                             ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:u86|vga_response                                                                                                                     ; vga:u86|vga_response                                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; out_port:u87|register:u1|data_out[0]                                                                                                     ; out_port:u87|register:u1|data_out[0]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:u86|cpu_done                                                                                                                         ; vga:u86|cpu_done                                                                                                                                                                    ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:u86|state.state_camera                                                                                                               ; vga:u86|state.state_camera                                                                                                                                                          ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; out_port:u63|register:u1|data_out[0]                                                                                                     ; out_port:u63|register:u1|data_out[0]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; vga:u86|SRAM_OE_N                                                                                                                        ; vga:u86|SRAM_OE_N                                                                                                                                                                   ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; out_port:u132|register:u1|data_out[0]                                                                                                    ; out_port:u132|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; out_port:u137|register:u1|data_out[0]                                                                                                    ; out_port:u137|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; out_port:u136|register:u1|data_out[0]                                                                                                    ; out_port:u136|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; out_port:u89|register:u1|data_out[0]                                                                                                     ; out_port:u89|register:u1|data_out[0]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; camera:u124|data_valid                                                                                                                   ; camera:u124|data_valid                                                                                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; camera:u124|byte_counter[0]                                                                                                              ; camera:u124|byte_counter[0]                                                                                                                                                         ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; camera:u124|byte_counter[1]                                                                                                              ; camera:u124|byte_counter[1]                                                                                                                                                         ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; camera:u124|state.state_frame_record5                                                                                                    ; camera:u124|state.state_frame_record5                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; camera:u124|cpu_state.cpu_state_reset                                                                                                    ; camera:u124|cpu_state.cpu_state_reset                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; camera:u124|cpu_state.cpu_state_ack                                                                                                      ; camera:u124|cpu_state.cpu_state_ack                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; camera:u124|cpu_state.cpu_state_start                                                                                                    ; camera:u124|cpu_state.cpu_state_start                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; camera:u124|state.state_idle                                                                                                             ; camera:u124|state.state_idle                                                                                                                                                        ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; camera:u124|state.state_wait_frame_begin                                                                                                 ; camera:u124|state.state_wait_frame_begin                                                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; out_port:u97|register:u1|data_out[0]                                                                                                     ; out_port:u97|register:u1|data_out[0]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; out_port:u130|register:u1|data_out[0]                                                                                                    ; out_port:u130|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; camera:u124|camera_y_pos[0]                                                                                                              ; camera:u124|camera_y_pos[0]                                                                                                                                                         ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|dpram_0411:FIFOram|altsyncram_u3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.389      ; 0.947      ;
; 0.369 ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|dpram_0411:FIFOram|altsyncram_u3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.389      ; 0.959      ;
; 0.378 ; in_port:u141|synchronizer:u1|sync_reg_out[18]                                                                                            ; in_port:u141|synchronizer:u1|out[18]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.090      ; 0.639      ;
; 0.381 ; in_port:u76|synchronizer:u1|sync_reg_out[17]                                                                                             ; in_port:u76|synchronizer:u1|out[17]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.639      ;
; 0.381 ; in_port:u100|synchronizer:u1|sync_reg_out[6]                                                                                             ; in_port:u100|synchronizer:u1|out[6]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; out_port:u46|synchronizer:u2|sync_reg_out[2]                                                                                             ; out_port:u46|synchronizer:u2|out[2]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.639      ;
; 0.381 ; out_port:u46|synchronizer:u2|sync_reg_out[3]                                                                                             ; out_port:u46|synchronizer:u2|out[3]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.639      ;
; 0.382 ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|dpram_0411:FIFOram|altsyncram_u3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.389      ; 0.972      ;
; 0.383 ; out_port:u46|synchronizer:u2|sync_reg_out[6]                                                                                             ; out_port:u46|synchronizer:u2|out[6]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.087      ; 0.641      ;
; 0.394 ; in_port:u140|synchronizer:u1|sync_reg_out[20]                                                                                            ; in_port:u140|synchronizer:u1|out[20]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.638      ;
; 0.394 ; in_port:u140|synchronizer:u1|sync_reg_out[27]                                                                                            ; in_port:u140|synchronizer:u1|out[27]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; control:u142|state.state_mult6                                                                                                           ; control:u142|state.state_mult7                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; control:u142|state.state_div8                                                                                                            ; control:u142|state.state_div9                                                                                                                                                       ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; control:u142|state.state_div10                                                                                                           ; control:u142|state.state_div11                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; control:u142|state.state_div11                                                                                                           ; control:u142|state.state_div12                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; in_port:u141|synchronizer:u1|sync_reg_out[28]                                                                                            ; in_port:u141|synchronizer:u1|out[28]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; in_port:u140|synchronizer:u1|sync_reg_out[15]                                                                                            ; in_port:u140|synchronizer:u1|out[15]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; in_port:u141|synchronizer:u1|sync_reg_out[27]                                                                                            ; in_port:u141|synchronizer:u1|out[27]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; out_port:u45|synchronizer:u2|sync_reg_out[17]                                                                                            ; out_port:u45|synchronizer:u2|out[17]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; out_port:u51|synchronizer:u2|sync_reg_out[8]                                                                                             ; out_port:u51|synchronizer:u2|out[8]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; synchronizer:u3|sync_reg_out[0]                                                                                                          ; synchronizer:u3|out[0]                                                                                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; in_port:u141|synchronizer:u1|sync_reg_out[4]                                                                                             ; in_port:u141|synchronizer:u1|out[4]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; control:u142|state.state_div7                                                                                                            ; control:u142|state.state_div8                                                                                                                                                       ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; control:u142|state.state_div13                                                                                                           ; control:u142|state.state_div14                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; control:u142|state.state_div16                                                                                                           ; control:u142|state.state_div17                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; in_port:u141|synchronizer:u1|sync_reg_out[16]                                                                                            ; in_port:u141|synchronizer:u1|out[16]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; in_port:u141|synchronizer:u1|sync_reg_out[23]                                                                                            ; in_port:u141|synchronizer:u1|out[23]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; in_port:u76|synchronizer:u1|sync_reg_out[26]                                                                                             ; in_port:u76|synchronizer:u1|out[26]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; in_port:u76|synchronizer:u1|sync_reg_out[1]                                                                                              ; in_port:u76|synchronizer:u1|out[1]                                                                                                                                                  ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; out_port:u51|synchronizer:u2|sync_reg_out[5]                                                                                             ; out_port:u51|synchronizer:u2|out[5]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; out_port:u56|synchronizer:u2|sync_reg_out[12]                                                                                            ; out_port:u56|synchronizer:u2|out[12]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; out_port:u56|synchronizer:u2|sync_reg_out[14]                                                                                            ; out_port:u56|synchronizer:u2|out[14]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; in_port:u85|synchronizer:u1|sync_reg_out[9]                                                                                              ; in_port:u85|synchronizer:u1|out[9]                                                                                                                                                  ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; in_port:u58|synchronizer:u1|sync_reg_out[21]                                                                                             ; in_port:u58|synchronizer:u1|out[21]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; in_port:u122|synchronizer:u1|sync_reg_out[0]                                                                                             ; in_port:u122|synchronizer:u1|out[0]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; in_port:u103|synchronizer:u1|sync_reg_out[0]                                                                                             ; in_port:u103|synchronizer:u1|out[0]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; out_port:u127|synchronizer:u2|sync_reg_out[5]                                                                                            ; out_port:u127|synchronizer:u2|out[5]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; out_port:u45|synchronizer:u2|sync_reg_out[4]                                                                                             ; out_port:u45|synchronizer:u2|out[4]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; out_port:u45|synchronizer:u2|sync_reg_out[12]                                                                                            ; out_port:u45|synchronizer:u2|out[12]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; out_port:u51|synchronizer:u2|sync_reg_out[0]                                                                                             ; out_port:u51|synchronizer:u2|out[0]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; in_port:u85|synchronizer:u1|sync_reg_out[13]                                                                                             ; in_port:u85|synchronizer:u1|out[13]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; in_port:u76|synchronizer:u1|sync_reg_out[16]                                                                                             ; in_port:u76|synchronizer:u1|out[16]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; out_port:u51|synchronizer:u2|sync_reg_out[6]                                                                                             ; out_port:u51|synchronizer:u2|out[6]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; out_port:u56|synchronizer:u2|sync_reg_out[4]                                                                                             ; out_port:u56|synchronizer:u2|out[4]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; out_port:u56|synchronizer:u2|sync_reg_out[6]                                                                                             ; out_port:u56|synchronizer:u2|out[6]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; out_port:u56|synchronizer:u2|sync_reg_out[7]                                                                                             ; out_port:u56|synchronizer:u2|out[7]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; out_port:u56|synchronizer:u2|sync_reg_out[8]                                                                                             ; out_port:u56|synchronizer:u2|out[8]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; out_port:u56|synchronizer:u2|sync_reg_out[15]                                                                                            ; out_port:u56|synchronizer:u2|out[15]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; synchronizer:u4|sync_reg_out[0]                                                                                                          ; synchronizer:u4|out[0]                                                                                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; in_port:u58|synchronizer:u1|sync_reg_out[1]                                                                                              ; in_port:u58|synchronizer:u1|out[1]                                                                                                                                                  ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; in_port:u140|synchronizer:u1|sync_reg_out[1]                                                                                             ; in_port:u140|synchronizer:u1|out[1]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; in_port:u69|synchronizer:u1|sync_reg_out[5]                                                                                              ; in_port:u69|synchronizer:u1|out[5]                                                                                                                                                  ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; in_port:u99|synchronizer:u1|sync_reg_out[2]                                                                                              ; in_port:u99|synchronizer:u1|out[2]                                                                                                                                                  ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; out_port:u45|synchronizer:u2|sync_reg_out[1]                                                                                             ; out_port:u45|synchronizer:u2|out[1]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; out_port:u45|synchronizer:u2|sync_reg_out[11]                                                                                            ; out_port:u45|synchronizer:u2|out[11]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; out_port:u45|synchronizer:u2|sync_reg_out[14]                                                                                            ; out_port:u45|synchronizer:u2|out[14]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; in_port:u140|synchronizer:u1|sync_reg_out[29]                                                                                            ; in_port:u140|synchronizer:u1|out[29]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; in_port:u140|synchronizer:u1|sync_reg_out[12]                                                                                            ; in_port:u140|synchronizer:u1|out[12]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u1|u1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                            ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                                                                                     ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10                         ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT1                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT2                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT3                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT4                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT5                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT6                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT7                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT8                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT9                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT10               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT11               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT12               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT13               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT14               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT15               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT16               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT17               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT18               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT19               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT20               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT21               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT22               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT23               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.469 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT24               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.020      ; 2.342      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10                         ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT1                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT2                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT3                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT4                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT5                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT6                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT7                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT8                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT9                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT10               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT11               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT12               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT13               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT14               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT15               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT16               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT17               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT18               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT19               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT20               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT21               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT22               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT23               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.507 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT24               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.026      ; 2.310      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10                         ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT1                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT2                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT3                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT4                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT5                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT6                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT7                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT8                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT9                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT10               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT11               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT12               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT13               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT14               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT15               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT16               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT17               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT18               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT19               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT20               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT21               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT22               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT23               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.513 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT24               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.041      ; 2.319      ;
; 7.589 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.237     ; 1.965      ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'OSC_50'                                                                                                                                                                                                                                                ;
+--------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[0]                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.132      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[1]                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.132      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[2]                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.132      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[3]                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.132      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[4]                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.132      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[5]                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.132      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[6]                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.132      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[7]                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.132      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[8]                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.132      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[9]                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.132      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[3]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.132      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[2]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.133      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[33]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.132      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[21]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.133      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[21]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.133      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[13]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.133      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[13]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.133      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[12]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.132      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[12]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.133      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[12]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.133      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[16]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.133      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[16]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.133      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[23]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.132      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[23]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.132      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[23]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.133      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[8]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.133      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[8]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.133      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[34]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.132      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[32]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.133      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[32]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.133      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[27]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.133      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[27]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.133      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[24]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.132      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[24]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.132      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[24]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.133      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[36]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.132      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[22]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.132      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[22]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.132      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[22]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.133      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[6]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.132      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[6]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.132      ;
; 12.795 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[6]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.133      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1|sink_stall_reg    ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.131      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_stall_s                   ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.131      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_out_state.normal          ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.131      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1|source_stall_reg  ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.131      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_out_state.empty_and_ready ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.131      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|send_sop_s                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.131      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1|stall_reg         ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.131      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|send_eop_s                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.131      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|sink_ready_ctrl_d                                                                              ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.131      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|sop                                                                                            ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.131      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|source_stall_d                                                                                 ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.131      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|was_stalled                ; OSC_50       ; OSC_50      ; 20.000       ; -0.070     ; 7.133      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|valid_ctrl_int             ; OSC_50       ; OSC_50      ; 20.000       ; -0.070     ; 7.133      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|valid_ctrl_int1            ; OSC_50       ; OSC_50      ; 20.000       ; -0.070     ; 7.133      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|first_data                 ; OSC_50       ; OSC_50      ; 20.000       ; -0.070     ; 7.133      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[17]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.131      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[4]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.131      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[5]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.131      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[1]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.131      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[0]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.132      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[0]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.132      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[0]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.131      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[3]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.132      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[3]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.132      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[33]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.132      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[33]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.132      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[21]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.070     ; 7.133      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[20]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.070     ; 7.133      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[20]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.070     ; 7.133      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[20]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.069     ; 7.134      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[19]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.132      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[19]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.132      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[19]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.131      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[18]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.132      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[18]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.132      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[18]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.131      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[7]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.070     ; 7.133      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[7]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.070     ; 7.133      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[7]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.069     ; 7.134      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[15]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.070     ; 7.133      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[15]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.070     ; 7.133      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[15]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.132      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[14]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.131      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[13]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.070     ; 7.133      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[16]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.074     ; 7.129      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[11]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.132      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[11]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.132      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[11]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.131      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[10]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.132      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[10]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.132      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[10]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.131      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[8]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.074     ; 7.129      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[9]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.132      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[9]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.132      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[9]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.131      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[34]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.132      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[34]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.071     ; 7.132      ;
; 12.796 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[35]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.072     ; 7.131      ;
+--------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.463      ;
; 97.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.513      ;
; 97.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.513      ;
; 97.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.513      ;
; 97.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.513      ;
; 97.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.445      ;
; 97.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.445      ;
; 97.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.445      ;
; 97.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.445      ;
; 97.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.445      ;
; 97.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.445      ;
; 97.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.445      ;
; 97.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.445      ;
; 97.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.445      ;
; 97.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.122      ;
; 98.012 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.905      ;
; 98.012 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.905      ;
; 98.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.881      ;
; 98.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.881      ;
; 98.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.881      ;
; 98.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.881      ;
; 98.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.718      ;
; 98.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.719      ;
; 98.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.719      ;
; 98.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.719      ;
; 98.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.719      ;
; 98.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.660      ;
; 98.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.660      ;
; 98.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.660      ;
; 98.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.660      ;
; 98.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.660      ;
; 98.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.660      ;
; 98.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.660      ;
; 98.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.660      ;
; 98.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.660      ;
; 98.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.660      ;
; 98.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.660      ;
; 98.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.660      ;
; 98.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.660      ;
; 98.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.660      ;
; 98.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.575      ;
; 98.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.575      ;
; 98.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.575      ;
; 98.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.575      ;
; 98.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.575      ;
; 98.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.575      ;
; 98.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.443      ;
; 98.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.443      ;
; 98.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.443      ;
; 98.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.443      ;
; 98.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.443      ;
; 98.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.443      ;
; 98.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.443      ;
; 98.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.443      ;
; 98.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.443      ;
; 98.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.443      ;
; 98.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.443      ;
; 98.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.443      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.102  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.347      ;
; 1.102  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.347      ;
; 1.102  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.347      ;
; 1.102  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.347      ;
; 1.102  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.347      ;
; 1.102  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.347      ;
; 1.102  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.347      ;
; 1.102  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.347      ;
; 1.102  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.347      ;
; 1.102  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.347      ;
; 1.102  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.347      ;
; 1.102  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.347      ;
; 1.267  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.509      ;
; 1.267  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.509      ;
; 1.267  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.509      ;
; 1.267  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.509      ;
; 1.267  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.509      ;
; 1.267  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.509      ;
; 1.334  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.577      ;
; 1.334  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.577      ;
; 1.334  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.577      ;
; 1.334  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.577      ;
; 1.334  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.577      ;
; 1.334  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.577      ;
; 1.334  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.577      ;
; 1.334  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.577      ;
; 1.334  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.577      ;
; 1.334  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.577      ;
; 1.334  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.577      ;
; 1.334  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.577      ;
; 1.334  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.577      ;
; 1.334  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.577      ;
; 1.349  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.591      ;
; 1.385  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.629      ;
; 1.385  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.629      ;
; 1.385  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.629      ;
; 1.385  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.629      ;
; 1.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.750      ;
; 1.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.750      ;
; 1.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.750      ;
; 1.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.750      ;
; 1.589  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.823      ;
; 1.589  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.823      ;
; 1.765  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 2.000      ;
; 2.058  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.294      ;
; 2.058  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.294      ;
; 2.058  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.294      ;
; 2.058  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.294      ;
; 2.058  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.294      ;
; 2.058  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.294      ;
; 2.058  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.294      ;
; 2.058  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.294      ;
; 2.058  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.294      ;
; 2.120  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.362      ;
; 2.120  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.362      ;
; 2.120  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.362      ;
; 2.120  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.362      ;
; 50.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.396      ; 1.359      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u1|u1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                             ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                                                                                     ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 1.528 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[0]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.759      ;
; 1.528 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[1]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.759      ;
; 1.528 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[2]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.759      ;
; 1.528 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[3]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.759      ;
; 1.528 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[4]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.759      ;
; 1.528 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[5]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.759      ;
; 1.528 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[6]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.759      ;
; 1.528 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[7]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.759      ;
; 1.528 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[8]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.759      ;
; 1.528 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[9]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.759      ;
; 1.528 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[10]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.759      ;
; 1.528 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[11]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.759      ;
; 1.528 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[12]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.759      ;
; 1.566 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[1]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 1.794      ;
; 1.566 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[0]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 1.794      ;
; 1.566 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[2]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 1.794      ;
; 1.566 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[3]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 1.794      ;
; 1.566 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[4]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 1.794      ;
; 1.566 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[5]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 1.794      ;
; 1.566 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[6]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 1.794      ;
; 1.566 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[7]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 1.794      ;
; 1.566 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[8]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 1.794      ;
; 1.566 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[9]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 1.794      ;
; 1.566 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[10]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 1.794      ;
; 1.566 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[11]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 1.794      ;
; 1.566 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[12]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 1.794      ;
; 1.600 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[13]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.834      ;
; 1.600 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[14]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.834      ;
; 1.600 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[15]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.834      ;
; 1.600 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[16]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.834      ;
; 1.600 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[17]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.834      ;
; 1.600 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[18]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.834      ;
; 1.600 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[19]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.834      ;
; 1.600 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[20]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.834      ;
; 1.600 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[21]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.834      ;
; 1.600 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[22]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.834      ;
; 1.600 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[23]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.834      ;
; 1.600 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[24]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.834      ;
; 1.600 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[25]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.834      ;
; 1.600 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[26]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.834      ;
; 1.648 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[13]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.869      ;
; 1.648 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[14]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.869      ;
; 1.648 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[15]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.869      ;
; 1.648 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[16]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.869      ;
; 1.648 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[17]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.869      ;
; 1.648 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[18]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.869      ;
; 1.648 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[19]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.869      ;
; 1.648 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[20]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.869      ;
; 1.648 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[21]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.869      ;
; 1.648 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[22]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.869      ;
; 1.648 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[23]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.869      ;
; 1.648 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[24]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.869      ;
; 1.648 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[25]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.869      ;
; 1.648 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[26]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 1.869      ;
; 1.657 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[13]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.893      ;
; 1.657 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[14]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.893      ;
; 1.657 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[15]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.893      ;
; 1.657 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[16]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.893      ;
; 1.657 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[17]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.893      ;
; 1.657 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[18]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.893      ;
; 1.657 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[19]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.893      ;
; 1.657 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[20]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.893      ;
; 1.657 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[21]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.893      ;
; 1.657 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[22]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.893      ;
; 1.657 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[23]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.893      ;
; 1.657 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[24]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.893      ;
; 1.657 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[25]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.893      ;
; 1.657 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[26]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.893      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10                         ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT1                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT2                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT3                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT4                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT5                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT6                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT7                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT8                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT9                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT10               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT11               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT12               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT13               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT14               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT15               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT16               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT17               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT18               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT19               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT20               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT21               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT22               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
; 1.674 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT23               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 1.447      ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'OSC_50'                                                                                                                                                                                                                                        ;
+-------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[40] ; OSC_50       ; OSC_50      ; 0.000        ; 0.112      ; 5.509      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[41] ; OSC_50       ; OSC_50      ; 0.000        ; 0.112      ; 5.509      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[72] ; OSC_50       ; OSC_50      ; 0.000        ; 0.112      ; 5.509      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[73] ; OSC_50       ; OSC_50      ; 0.000        ; 0.112      ; 5.509      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[74] ; OSC_50       ; OSC_50      ; 0.000        ; 0.112      ; 5.509      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[75] ; OSC_50       ; OSC_50      ; 0.000        ; 0.112      ; 5.509      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[76] ; OSC_50       ; OSC_50      ; 0.000        ; 0.112      ; 5.509      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[77] ; OSC_50       ; OSC_50      ; 0.000        ; 0.112      ; 5.509      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[78] ; OSC_50       ; OSC_50      ; 0.000        ; 0.112      ; 5.509      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[79] ; OSC_50       ; OSC_50      ; 0.000        ; 0.112      ; 5.509      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[36]   ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|command_valid      ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[34]   ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[35]   ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[14]                                                ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[80] ; OSC_50       ; OSC_50      ; 0.000        ; 0.112      ; 5.509      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[81] ; OSC_50       ; OSC_50      ; 0.000        ; 0.112      ; 5.509      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[82] ; OSC_50       ; OSC_50      ; 0.000        ; 0.112      ; 5.509      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[83] ; OSC_50       ; OSC_50      ; 0.000        ; 0.112      ; 5.509      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[84] ; OSC_50       ; OSC_50      ; 0.000        ; 0.112      ; 5.509      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[85] ; OSC_50       ; OSC_50      ; 0.000        ; 0.112      ; 5.509      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[0]                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.105      ; 5.502      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[16]                                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.106      ; 5.503      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[23]                                                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[23]                                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[20]                                                                                                  ; OSC_50       ; OSC_50      ; 0.000        ; 0.113      ; 5.510      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[20]                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.113      ; 5.510      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[84]                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.113      ; 5.510      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[52]                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.113      ; 5.510      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[4]                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[17]                                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[1]                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.105      ; 5.502      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[8]                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.106      ; 5.503      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[24]                                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.106      ; 5.503      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[9]                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.105      ; 5.502      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[25]                                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[25]                                                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.105      ; 5.502      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[2]                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.106      ; 5.503      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|argument_reg[18]                                                                                                         ; OSC_50       ; OSC_50      ; 0.000        ; 0.103      ; 5.500      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[10]   ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|argument_reg[11]                                                                                                         ; OSC_50       ; OSC_50      ; 0.000        ; 0.103      ; 5.500      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[11]   ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|argument_reg[12]                                                                                                         ; OSC_50       ; OSC_50      ; 0.000        ; 0.103      ; 5.500      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[12]   ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[13]   ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[14]   ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[15]   ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[16]   ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[17]   ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[18]   ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[19]   ; OSC_50       ; OSC_50      ; 0.000        ; 0.103      ; 5.500      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[20]   ; OSC_50       ; OSC_50      ; 0.000        ; 0.103      ; 5.500      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[21]   ; OSC_50       ; OSC_50      ; 0.000        ; 0.103      ; 5.500      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[6]                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.105      ; 5.502      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|argument_reg[22]                                                                                                         ; OSC_50       ; OSC_50      ; 0.000        ; 0.103      ; 5.500      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[22]   ; OSC_50       ; OSC_50      ; 0.000        ; 0.103      ; 5.500      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[23]   ; OSC_50       ; OSC_50      ; 0.000        ; 0.103      ; 5.500      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[10]                                                ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|argument_reg[26]                                                                                                         ; OSC_50       ; OSC_50      ; 0.000        ; 0.103      ; 5.500      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[12]                                                ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[28]   ; OSC_50       ; OSC_50      ; 0.000        ; 0.102      ; 5.499      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[13]                                                ; OSC_50       ; OSC_50      ; 0.000        ; 0.105      ; 5.502      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[29]   ; OSC_50       ; OSC_50      ; 0.000        ; 0.102      ; 5.499      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[30]   ; OSC_50       ; OSC_50      ; 0.000        ; 0.102      ; 5.499      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_relative_card_address[15]                                                ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[31]   ; OSC_50       ; OSC_50      ; 0.000        ; 0.102      ; 5.499      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[32]   ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[33]   ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[37]   ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_in_reg[12]                                                                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.103      ; 5.500      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_in_reg[28]                                                                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.103      ; 5.500      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_in_reg[26]                                                                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.103      ; 5.500      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_in_reg[10]                                                                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.103      ; 5.500      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_in_reg[23]                                                                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.103      ; 5.500      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_in_reg[7]                                                                                                    ; OSC_50       ; OSC_50      ; 0.000        ; 0.103      ; 5.500      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_in_reg[6]                                                                                                    ; OSC_50       ; OSC_50      ; 0.000        ; 0.103      ; 5.500      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_in_reg[22]                                                                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.103      ; 5.500      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_in_reg[5]                                                                                                    ; OSC_50       ; OSC_50      ; 0.000        ; 0.103      ; 5.500      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_in_reg[21]                                                                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.103      ; 5.500      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_in_reg[4]                                                                                                    ; OSC_50       ; OSC_50      ; 0.000        ; 0.103      ; 5.500      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_in_reg[20]                                                                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.103      ; 5.500      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[14]                                                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[30]                                                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[30]                                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[29]                                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.106      ; 5.503      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[15]                                                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.105      ; 5.502      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[15]                                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[13]                                                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.105      ; 5.502      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[13]                                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[22]                                                                                                  ; OSC_50       ; OSC_50      ; 0.000        ; 0.113      ; 5.510      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[54]                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.113      ; 5.510      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[118]                                                  ; OSC_50       ; OSC_50      ; 0.000        ; 0.113      ; 5.510      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_status_register[22]                                                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[22]                                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.104      ; 5.501      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[2]                                                           ; OSC_50       ; OSC_50      ; 0.000        ; 0.106      ; 5.503      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[100]                                                  ; OSC_50       ; OSC_50      ; 0.000        ; 0.107      ; 5.504      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[36]                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.107      ; 5.504      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[4]                                                    ; OSC_50       ; OSC_50      ; 0.000        ; 0.107      ; 5.504      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[68]                                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.107      ; 5.504      ;
; 5.226 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[68]                                           ; OSC_50       ; OSC_50      ; 0.000        ; 0.107      ; 5.504      ;
+-------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u1|u1|altpll_component|pll|clk[0]'                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+-----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                             ; Clock Edge ; Target                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+-----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0 ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT1 ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT2 ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT3 ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT4 ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT5 ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT6 ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT7 ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10                         ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT1                ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT10               ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT11               ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT12               ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT13               ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT14               ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT15               ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT16               ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT17               ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT18               ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT19               ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT2                ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT20               ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT21               ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT22               ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT23               ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT24               ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT3                ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT4                ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT5                ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT6                ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT7                ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT8                ;
; 4.634 ; 4.964        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT9                ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10                         ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT1                ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT10               ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT11               ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT12               ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT13               ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT14               ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT15               ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT16               ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT17               ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT18               ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT19               ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT2                ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT20               ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT21               ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT22               ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT23               ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT24               ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT3                ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT4                ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT5                ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT6                ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT7                ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT8                ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT9                ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT0 ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT1 ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT2 ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT3 ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT4 ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT5 ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT6 ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_mult9~OBSERVABLEDATAA_REGOUT7 ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10                         ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT1                ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT10               ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT11               ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT12               ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT13               ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT14               ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT15               ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT16               ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT17               ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT18               ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT19               ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT2                ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT20               ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT21               ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT22               ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT23               ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT24               ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT3                ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT4                ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT5                ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT6                ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT7                ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT8                ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|mac_out10~DATAOUT9                ;
; 4.635 ; 4.965        ; 0.330          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ;
+-------+--------------+----------------+-----------------+-----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'OSC_50'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+--------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+--------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT0  ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT1  ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT10 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT11 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT12 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT13 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT14 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT15 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT2  ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT3  ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT4  ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT5  ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT6  ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT7  ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT8  ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT9  ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT0  ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT1  ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT10 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT11 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT12 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT13 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT14 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT15 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT2  ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT3  ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT4  ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT5  ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT6  ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT7  ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT8  ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT9  ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9                           ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT1                  ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT10                 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT11                 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT12                 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT13                 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT14                 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT15                 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT16                 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT17                 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT18                 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT19                 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT2                  ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT20                 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT21                 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT22                 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT23                 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT24                 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT25                 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT26                 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT27                 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT28                 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT29                 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT3                  ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT30                 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT31                 ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT4                  ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT5                  ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT6                  ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT7                  ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT8                  ;
; 9.478 ; 9.808        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|mac_out9~DATAOUT9                  ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT0  ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT1  ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT10 ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT11 ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT12 ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT13 ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT14 ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT15 ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT2  ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT3  ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT4  ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT5  ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT6  ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT7  ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT8  ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT9  ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT0  ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT1  ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT10 ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT11 ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT12 ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT13 ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT14 ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT15 ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT2  ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT3  ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT4  ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT5  ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT6  ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT7  ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT8  ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT9  ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_out9                           ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_out9~DATAOUT1                  ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_out9~DATAOUT10                 ;
; 9.479 ; 9.809        ; 0.330          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|mac_out9~DATAOUT11                 ;
+-------+--------------+----------------+-----------------+--------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u1|u1|altpll_component|pll|clk[2]'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.686 ; 19.904       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|out[27]                                                                                                                               ;
; 19.686 ; 19.904       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|sync_reg_out[27]                                                                                                                      ;
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u79|synchronizer:u2|out[0]                                                                                                                                ;
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u79|synchronizer:u2|sync_reg_out[0]                                                                                                                       ;
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|out[10]                                                                                                                               ;
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|out[13]                                                                                                                               ;
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|out[9]                                                                                                                                ;
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|sync_reg_out[10]                                                                                                                      ;
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|sync_reg_out[13]                                                                                                                      ;
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|sync_reg_out[15]                                                                                                                      ;
; 19.693 ; 19.911       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|sync_reg_out[9]                                                                                                                       ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u66|synchronizer:u2|out[0]                                                                                                                                ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_ascii_sync[5]                                                                                                                                 ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_ascii_sync[6]                                                                                                                                 ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[0] ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[1] ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[2] ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[3] ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[4] ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]        ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]        ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]        ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]        ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]        ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|empty_dff                                 ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|full_dff                                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|rd_ptr_lsb                                ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|usedw_is_0_dff                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|usedw_is_1_dff                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|usedw_is_2_dff                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|cpu_state.cpu_state_consume                                                                                                                         ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|cpu_state.cpu_state_idle                                                                                                                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|cpu_state.cpu_state_reset                                                                                                                           ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|cpu_state.cpu_state_response                                                                                                                        ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|microphone_response                                                                                                                                 ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|sample_avail                                                                                                                                        ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u66|synchronizer:u2|sync_reg_out[0]                                                                                                                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|out[11]                                                                                                                               ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|out[12]                                                                                                                               ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|out[8]                                                                                                                                ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|sync_reg_out[11]                                                                                                                      ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|sync_reg_out[12]                                                                                                                      ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|sync_reg_out[8]                                                                                                                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u83|synchronizer:u2|out[0]                                                                                                                                ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u83|synchronizer:u2|sync_reg_out[0]                                                                                                                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|lowercase_out[0]                                                                                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|lowercase_out[1]                                                                                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|lowercase_out[2]                                                                                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|lowercase_out[3]                                                                                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|lowercase_out[4]                                                                                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|lowercase_out[5]                                                                                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|lowercase_out[6]                                                                                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|lowercase_out[7]                                                                                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_ascii_sync[0]                                                                                                                                 ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_ascii_sync[1]                                                                                                                                 ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_ascii_sync[2]                                                                                                                                 ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_ascii_sync[3]                                                                                                                                 ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_ascii_sync[4]                                                                                                                                 ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_ascii_sync[7]                                                                                                                                 ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_pressed_sync                                                                                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_response_sync                                                                                                                                 ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|consumer_state.state_consumer_idle                                                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|consumer_state.state_consumer_valid                                                                                                 ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|consumer_state.state_consumer_validlow                                                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data1                                                                                                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data2                                                                                                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data3                                                                                                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data4                                                                                                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data5                                                                                                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data6                                                                                                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data7                                                                                                       ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_parity                                                                                                      ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_history[0]                                                                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_history[1]                                                                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_history[2]                                                                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_history[3]                                                                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_history[4]                                                                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_history[5]                                                                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_history[6]                                                                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_history[7]                                                                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_sync                                                                                                                        ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_dat_sync                                                                                                                        ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[0]    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[1]    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[2]    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[3]    ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[0]                           ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[1]                           ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[2]                           ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[3]                           ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[4]                           ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|state.state_data1                                                                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|state.state_data2                                                                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|state.state_data3                                                                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|state.state_data4                                                                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|state.state_data5                                                                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|state.state_data6                                                                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|state.state_data7                                                                                                                   ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|state.state_parity                                                                                                                  ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|shift_actual_out                                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                   ;
+--------+--------------+----------------+-----------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock               ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+-----------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 49.399 ; 49.632       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a13~portb_address_reg0 ;
; 49.399 ; 49.632       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a13~portb_we_reg       ;
; 49.399 ; 49.632       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a23~portb_address_reg0 ;
; 49.399 ; 49.632       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a23~portb_we_reg       ;
; 49.399 ; 49.632       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a54~portb_address_reg0 ;
; 49.399 ; 49.632       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a54~portb_we_reg       ;
; 49.399 ; 49.632       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a55~portb_address_reg0 ;
; 49.399 ; 49.632       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a55~portb_we_reg       ;
; 49.399 ; 49.632       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a59~portb_address_reg0 ;
; 49.399 ; 49.632       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a59~portb_we_reg       ;
; 49.399 ; 49.632       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a6~portb_address_reg0  ;
; 49.399 ; 49.632       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a6~portb_we_reg        ;
; 49.399 ; 49.632       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a8~portb_address_reg0  ;
; 49.399 ; 49.632       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a8~portb_we_reg        ;
; 49.400 ; 49.633       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a19~portb_address_reg0 ;
; 49.400 ; 49.633       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a19~portb_we_reg       ;
; 49.400 ; 49.633       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a1~portb_address_reg0  ;
; 49.400 ; 49.633       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a1~portb_we_reg        ;
; 49.400 ; 49.633       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a22~portb_address_reg0 ;
; 49.400 ; 49.633       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a22~portb_we_reg       ;
; 49.400 ; 49.633       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a28~portb_address_reg0 ;
; 49.400 ; 49.633       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a28~portb_we_reg       ;
; 49.400 ; 49.633       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a36~portb_address_reg0 ;
; 49.400 ; 49.633       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a36~portb_we_reg       ;
; 49.400 ; 49.633       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a44~portb_address_reg0 ;
; 49.400 ; 49.633       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a44~portb_we_reg       ;
; 49.400 ; 49.633       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a48~portb_address_reg0 ;
; 49.400 ; 49.633       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a48~portb_we_reg       ;
; 49.400 ; 49.633       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a5~portb_address_reg0  ;
; 49.400 ; 49.633       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a5~portb_we_reg        ;
; 49.400 ; 49.633       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a63~portb_address_reg0 ;
; 49.400 ; 49.633       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a63~portb_we_reg       ;
; 49.400 ; 49.633       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a7~portb_address_reg0  ;
; 49.400 ; 49.633       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a7~portb_we_reg        ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a13~portb_datain_reg0  ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a15~portb_address_reg0 ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a15~portb_we_reg       ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a16~portb_address_reg0 ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a16~portb_we_reg       ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a17~portb_address_reg0 ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a17~portb_we_reg       ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a23~portb_datain_reg0  ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a25~portb_address_reg0 ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a25~portb_we_reg       ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a26~portb_address_reg0 ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a26~portb_we_reg       ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a30~portb_address_reg0 ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a30~portb_we_reg       ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a39~portb_address_reg0 ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a39~portb_we_reg       ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a45~portb_address_reg0 ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a45~portb_we_reg       ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a47~portb_address_reg0 ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a47~portb_we_reg       ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a51~portb_address_reg0 ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a51~portb_we_reg       ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a54~portb_datain_reg0  ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a55~portb_datain_reg0  ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a59~portb_datain_reg0  ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a6~portb_datain_reg0   ;
; 49.401 ; 49.634       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a8~portb_datain_reg0   ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a0~portb_address_reg0  ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a0~portb_we_reg        ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a14~portb_address_reg0 ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a14~portb_we_reg       ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a18~portb_address_reg0 ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a18~portb_we_reg       ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a19~portb_datain_reg0  ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a1~portb_datain_reg0   ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a20~portb_address_reg0 ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a20~portb_we_reg       ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a21~portb_address_reg0 ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a21~portb_we_reg       ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a22~portb_datain_reg0  ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a27~portb_address_reg0 ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a27~portb_we_reg       ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a28~portb_datain_reg0  ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a29~portb_address_reg0 ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a29~portb_we_reg       ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a31~portb_address_reg0 ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a31~portb_we_reg       ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a33~portb_address_reg0 ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a33~portb_we_reg       ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a36~portb_datain_reg0  ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a40~portb_address_reg0 ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a40~portb_we_reg       ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a44~portb_datain_reg0  ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a46~portb_address_reg0 ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a46~portb_we_reg       ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a48~portb_datain_reg0  ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a4~portb_address_reg0  ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a4~portb_we_reg        ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a50~portb_address_reg0 ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a50~portb_we_reg       ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a5~portb_datain_reg0   ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a60~portb_address_reg0 ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a60~portb_we_reg       ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a63~portb_datain_reg0  ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a7~portb_datain_reg0   ;
; 49.402 ; 49.635       ; 0.233          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a9~portb_address_reg0  ;
+--------+--------------+----------------+-----------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------+
; DRAM_DQ[*]          ; OSC_50              ; 2.163 ; 2.497 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[0]         ; OSC_50              ; 2.163 ; 2.497 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[1]         ; OSC_50              ; 1.611 ; 1.947 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[2]         ; OSC_50              ; 1.838 ; 2.163 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[3]         ; OSC_50              ; 1.512 ; 1.843 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[4]         ; OSC_50              ; 1.836 ; 2.127 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[5]         ; OSC_50              ; 1.623 ; 1.962 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[6]         ; OSC_50              ; 1.641 ; 1.962 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[7]         ; OSC_50              ; 1.499 ; 1.809 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[8]         ; OSC_50              ; 1.407 ; 1.728 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[9]         ; OSC_50              ; 1.532 ; 1.865 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[10]        ; OSC_50              ; 1.632 ; 1.958 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[11]        ; OSC_50              ; 1.734 ; 2.029 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[12]        ; OSC_50              ; 1.898 ; 2.211 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[13]        ; OSC_50              ; 1.524 ; 1.857 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[14]        ; OSC_50              ; 1.444 ; 1.760 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[15]        ; OSC_50              ; 1.537 ; 1.862 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[16]        ; OSC_50              ; 1.904 ; 2.234 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[17]        ; OSC_50              ; 1.911 ; 2.245 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[18]        ; OSC_50              ; 1.636 ; 1.968 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[19]        ; OSC_50              ; 1.493 ; 1.797 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[20]        ; OSC_50              ; 1.493 ; 1.812 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[21]        ; OSC_50              ; 1.511 ; 1.844 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[22]        ; OSC_50              ; 1.478 ; 1.770 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[23]        ; OSC_50              ; 1.662 ; 1.967 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[24]        ; OSC_50              ; 1.719 ; 2.083 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[25]        ; OSC_50              ; 1.005 ; 1.312 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[26]        ; OSC_50              ; 1.068 ; 1.359 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[27]        ; OSC_50              ; 1.095 ; 1.393 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[28]        ; OSC_50              ; 1.135 ; 1.459 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[29]        ; OSC_50              ; 1.123 ; 1.434 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[30]        ; OSC_50              ; 1.449 ; 1.767 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[31]        ; OSC_50              ; 1.145 ; 1.464 ; Rise       ; OSC_50                            ;
; I2C_SDAT            ; OSC_50              ; 1.814 ; 2.185 ; Rise       ; OSC_50                            ;
; KEY[*]              ; OSC_50              ; 1.611 ; 1.868 ; Rise       ; OSC_50                            ;
;  KEY[0]             ; OSC_50              ; 1.611 ; 1.868 ; Rise       ; OSC_50                            ;
; SD_CMD              ; OSC_50              ; 6.081 ; 6.581 ; Rise       ; OSC_50                            ;
; SD_DAT[*]           ; OSC_50              ; 1.996 ; 2.366 ; Rise       ; OSC_50                            ;
;  SD_DAT[0]          ; OSC_50              ; 1.996 ; 2.366 ; Rise       ; OSC_50                            ;
; UART_RXD            ; OSC_50              ; 1.841 ; 2.240 ; Rise       ; OSC_50                            ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.287 ; 2.593 ; Rise       ; altera_reserved_tck               ;
; altera_reserved_tms ; altera_reserved_tck ; 6.305 ; 6.443 ; Rise       ; altera_reserved_tck               ;
; SRAM_DQ[*]          ; OSC_50              ; 5.945 ; 6.258 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]         ; OSC_50              ; 5.186 ; 5.630 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]         ; OSC_50              ; 5.241 ; 5.654 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]         ; OSC_50              ; 5.945 ; 6.256 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]         ; OSC_50              ; 5.475 ; 5.881 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]         ; OSC_50              ; 5.786 ; 6.139 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]         ; OSC_50              ; 5.120 ; 5.536 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]         ; OSC_50              ; 5.236 ; 5.664 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]         ; OSC_50              ; 5.638 ; 5.940 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]         ; OSC_50              ; 5.489 ; 5.777 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]         ; OSC_50              ; 5.039 ; 5.366 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]        ; OSC_50              ; 5.119 ; 5.439 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]        ; OSC_50              ; 4.808 ; 5.149 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]        ; OSC_50              ; 5.942 ; 6.207 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]        ; OSC_50              ; 5.926 ; 6.258 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]        ; OSC_50              ; 5.424 ; 5.821 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; TD_CLK27            ; OSC_50              ; 3.159 ; 3.329 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; TD_DATA[*]          ; OSC_50              ; 8.476 ; 8.629 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[0]         ; OSC_50              ; 4.831 ; 5.244 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[1]         ; OSC_50              ; 5.013 ; 5.396 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[2]         ; OSC_50              ; 4.534 ; 4.896 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[3]         ; OSC_50              ; 4.923 ; 5.263 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[4]         ; OSC_50              ; 5.233 ; 5.612 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[5]         ; OSC_50              ; 5.102 ; 5.414 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[6]         ; OSC_50              ; 4.835 ; 5.173 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[7]         ; OSC_50              ; 8.476 ; 8.629 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; AUD_ADCDAT          ; OSC_50              ; 4.897 ; 5.209 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; PS2_CLK             ; OSC_50              ; 5.351 ; 5.722 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; PS2_DAT             ; OSC_50              ; 5.266 ; 5.636 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------+
; DRAM_DQ[*]          ; OSC_50              ; -0.611 ; -0.899 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[0]         ; OSC_50              ; -1.727 ; -2.041 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[1]         ; OSC_50              ; -1.208 ; -1.533 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[2]         ; OSC_50              ; -1.415 ; -1.721 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[3]         ; OSC_50              ; -1.102 ; -1.414 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[4]         ; OSC_50              ; -1.412 ; -1.684 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[5]         ; OSC_50              ; -1.209 ; -1.528 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[6]         ; OSC_50              ; -1.238 ; -1.548 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[7]         ; OSC_50              ; -1.089 ; -1.380 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[8]         ; OSC_50              ; -0.998 ; -1.301 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[9]         ; OSC_50              ; -1.120 ; -1.433 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[10]        ; OSC_50              ; -1.231 ; -1.545 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[11]        ; OSC_50              ; -1.314 ; -1.591 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[12]        ; OSC_50              ; -1.473 ; -1.768 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[13]        ; OSC_50              ; -1.113 ; -1.427 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[14]        ; OSC_50              ; -1.035 ; -1.331 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[15]        ; OSC_50              ; -1.127 ; -1.432 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[16]        ; OSC_50              ; -1.489 ; -1.808 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[17]        ; OSC_50              ; -1.498 ; -1.820 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[18]        ; OSC_50              ; -1.234 ; -1.554 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[19]        ; OSC_50              ; -1.083 ; -1.368 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[20]        ; OSC_50              ; -1.082 ; -1.383 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[21]        ; OSC_50              ; -1.099 ; -1.413 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[22]        ; OSC_50              ; -1.068 ; -1.341 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[23]        ; OSC_50              ; -1.243 ; -1.529 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[24]        ; OSC_50              ; -1.312 ; -1.663 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[25]        ; OSC_50              ; -0.611 ; -0.899 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[26]        ; OSC_50              ; -0.674 ; -0.947 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[27]        ; OSC_50              ; -0.700 ; -0.979 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[28]        ; OSC_50              ; -0.736 ; -1.041 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[29]        ; OSC_50              ; -0.725 ; -1.017 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[30]        ; OSC_50              ; -1.040 ; -1.340 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[31]        ; OSC_50              ; -0.747 ; -1.048 ; Rise       ; OSC_50                            ;
; I2C_SDAT            ; OSC_50              ; -1.386 ; -1.742 ; Rise       ; OSC_50                            ;
; KEY[*]              ; OSC_50              ; -1.187 ; -1.439 ; Rise       ; OSC_50                            ;
;  KEY[0]             ; OSC_50              ; -1.187 ; -1.439 ; Rise       ; OSC_50                            ;
; SD_CMD              ; OSC_50              ; -1.993 ; -2.407 ; Rise       ; OSC_50                            ;
; SD_DAT[*]           ; OSC_50              ; -1.561 ; -1.910 ; Rise       ; OSC_50                            ;
;  SD_DAT[0]          ; OSC_50              ; -1.561 ; -1.910 ; Rise       ; OSC_50                            ;
; UART_RXD            ; OSC_50              ; -1.413 ; -1.793 ; Rise       ; OSC_50                            ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.144  ; 0.954  ; Rise       ; altera_reserved_tck               ;
; altera_reserved_tms ; altera_reserved_tck ; -0.896 ; -1.114 ; Rise       ; altera_reserved_tck               ;
; SRAM_DQ[*]          ; OSC_50              ; -3.638 ; -3.956 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]         ; OSC_50              ; -4.200 ; -4.594 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]         ; OSC_50              ; -4.232 ; -4.617 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]         ; OSC_50              ; -4.164 ; -4.540 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]         ; OSC_50              ; -4.364 ; -4.767 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]         ; OSC_50              ; -4.341 ; -4.757 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]         ; OSC_50              ; -4.132 ; -4.506 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]         ; OSC_50              ; -4.224 ; -4.621 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]         ; OSC_50              ; -3.818 ; -4.157 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]         ; OSC_50              ; -3.638 ; -3.956 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]         ; OSC_50              ; -3.981 ; -4.307 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]        ; OSC_50              ; -4.317 ; -4.622 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]        ; OSC_50              ; -4.019 ; -4.344 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]        ; OSC_50              ; -4.142 ; -4.440 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]        ; OSC_50              ; -4.317 ; -4.717 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]        ; OSC_50              ; -4.250 ; -4.648 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; TD_CLK27            ; OSC_50              ; -2.481 ; -2.651 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; TD_DATA[*]          ; OSC_50              ; -3.485 ; -3.849 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[0]         ; OSC_50              ; -4.041 ; -4.417 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[1]         ; OSC_50              ; -4.038 ; -4.456 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[2]         ; OSC_50              ; -3.485 ; -3.849 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[3]         ; OSC_50              ; -3.728 ; -4.057 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[4]         ; OSC_50              ; -3.789 ; -4.125 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[5]         ; OSC_50              ; -3.505 ; -3.855 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[6]         ; OSC_50              ; -3.703 ; -4.087 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[7]         ; OSC_50              ; -3.922 ; -4.289 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; AUD_ADCDAT          ; OSC_50              ; -4.132 ; -4.426 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; PS2_CLK             ; OSC_50              ; -4.564 ; -4.915 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; PS2_DAT             ; OSC_50              ; -4.358 ; -4.736 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------+
; DRAM_ADDR[*]        ; OSC_50              ; 11.508 ; 11.228 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[0]       ; OSC_50              ; 8.936  ; 8.767  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[1]       ; OSC_50              ; 9.763  ; 9.484  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[2]       ; OSC_50              ; 10.583 ; 10.399 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[3]       ; OSC_50              ; 10.950 ; 10.597 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[4]       ; OSC_50              ; 11.123 ; 10.740 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[5]       ; OSC_50              ; 10.078 ; 9.846  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[6]       ; OSC_50              ; 11.508 ; 11.228 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[7]       ; OSC_50              ; 11.015 ; 10.679 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[8]       ; OSC_50              ; 10.058 ; 9.944  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[9]       ; OSC_50              ; 10.489 ; 10.382 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[10]      ; OSC_50              ; 8.512  ; 8.382  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[11]      ; OSC_50              ; 10.957 ; 10.542 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[12]      ; OSC_50              ; 10.484 ; 10.162 ; Rise       ; OSC_50                            ;
; DRAM_BA[*]          ; OSC_50              ; 8.677  ; 8.428  ; Rise       ; OSC_50                            ;
;  DRAM_BA[0]         ; OSC_50              ; 8.677  ; 8.428  ; Rise       ; OSC_50                            ;
;  DRAM_BA[1]         ; OSC_50              ; 7.312  ; 7.120  ; Rise       ; OSC_50                            ;
; DRAM_CAS_N          ; OSC_50              ; 7.949  ; 8.180  ; Rise       ; OSC_50                            ;
; DRAM_CLK            ; OSC_50              ; 5.176  ; 5.368  ; Rise       ; OSC_50                            ;
; DRAM_DQ[*]          ; OSC_50              ; 9.289  ; 9.012  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[0]         ; OSC_50              ; 8.798  ; 8.533  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[1]         ; OSC_50              ; 8.021  ; 7.822  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[2]         ; OSC_50              ; 8.048  ; 7.771  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[3]         ; OSC_50              ; 8.015  ; 7.866  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[4]         ; OSC_50              ; 6.753  ; 6.617  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[5]         ; OSC_50              ; 6.437  ; 6.294  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[6]         ; OSC_50              ; 7.081  ; 6.927  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[7]         ; OSC_50              ; 5.945  ; 5.844  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[8]         ; OSC_50              ; 9.289  ; 9.012  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[9]         ; OSC_50              ; 7.234  ; 7.034  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[10]        ; OSC_50              ; 7.246  ; 7.027  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[11]        ; OSC_50              ; 7.746  ; 7.479  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[12]        ; OSC_50              ; 6.582  ; 6.480  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[13]        ; OSC_50              ; 7.109  ; 6.945  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[14]        ; OSC_50              ; 7.359  ; 7.222  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[15]        ; OSC_50              ; 6.806  ; 6.629  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[16]        ; OSC_50              ; 8.466  ; 8.127  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[17]        ; OSC_50              ; 7.942  ; 7.779  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[18]        ; OSC_50              ; 6.363  ; 6.184  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[19]        ; OSC_50              ; 7.744  ; 7.487  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[20]        ; OSC_50              ; 7.394  ; 7.155  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[21]        ; OSC_50              ; 8.895  ; 8.577  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[22]        ; OSC_50              ; 7.538  ; 7.440  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[23]        ; OSC_50              ; 7.944  ; 7.753  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[24]        ; OSC_50              ; 7.246  ; 7.053  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[25]        ; OSC_50              ; 5.905  ; 5.804  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[26]        ; OSC_50              ; 5.937  ; 5.834  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[27]        ; OSC_50              ; 6.490  ; 6.356  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[28]        ; OSC_50              ; 5.917  ; 5.814  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[29]        ; OSC_50              ; 6.338  ; 6.170  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[30]        ; OSC_50              ; 6.382  ; 6.192  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[31]        ; OSC_50              ; 7.378  ; 7.212  ; Rise       ; OSC_50                            ;
; DRAM_RAS_N          ; OSC_50              ; 8.903  ; 9.072  ; Rise       ; OSC_50                            ;
; DRAM_WE_N           ; OSC_50              ; 8.799  ; 9.101  ; Rise       ; OSC_50                            ;
; I2C_SCLK            ; OSC_50              ; 7.708  ; 7.551  ; Rise       ; OSC_50                            ;
; I2C_SDAT            ; OSC_50              ; 8.428  ; 8.231  ; Rise       ; OSC_50                            ;
; LED_GREEN[*]        ; OSC_50              ; 8.718  ; 8.868  ; Rise       ; OSC_50                            ;
;  LED_GREEN[8]       ; OSC_50              ; 8.718  ; 8.868  ; Rise       ; OSC_50                            ;
; OTG_ADDR[*]         ; OSC_50              ; 10.936 ; 10.361 ; Rise       ; OSC_50                            ;
;  OTG_ADDR[0]        ; OSC_50              ; 10.936 ; 10.361 ; Rise       ; OSC_50                            ;
;  OTG_ADDR[1]        ; OSC_50              ; 7.267  ; 7.129  ; Rise       ; OSC_50                            ;
; OTG_CS_N            ; OSC_50              ; 8.710  ; 8.456  ; Rise       ; OSC_50                            ;
; OTG_DATA[*]         ; OSC_50              ; 8.718  ; 8.443  ; Rise       ; OSC_50                            ;
;  OTG_DATA[0]        ; OSC_50              ; 6.710  ; 6.588  ; Rise       ; OSC_50                            ;
;  OTG_DATA[1]        ; OSC_50              ; 6.955  ; 6.782  ; Rise       ; OSC_50                            ;
;  OTG_DATA[2]        ; OSC_50              ; 6.866  ; 6.694  ; Rise       ; OSC_50                            ;
;  OTG_DATA[3]        ; OSC_50              ; 7.498  ; 7.197  ; Rise       ; OSC_50                            ;
;  OTG_DATA[4]        ; OSC_50              ; 7.041  ; 6.837  ; Rise       ; OSC_50                            ;
;  OTG_DATA[5]        ; OSC_50              ; 6.861  ; 6.677  ; Rise       ; OSC_50                            ;
;  OTG_DATA[6]        ; OSC_50              ; 6.669  ; 6.506  ; Rise       ; OSC_50                            ;
;  OTG_DATA[7]        ; OSC_50              ; 7.553  ; 7.412  ; Rise       ; OSC_50                            ;
;  OTG_DATA[8]        ; OSC_50              ; 8.199  ; 7.989  ; Rise       ; OSC_50                            ;
;  OTG_DATA[9]        ; OSC_50              ; 8.294  ; 8.133  ; Rise       ; OSC_50                            ;
;  OTG_DATA[10]       ; OSC_50              ; 7.300  ; 7.107  ; Rise       ; OSC_50                            ;
;  OTG_DATA[11]       ; OSC_50              ; 7.862  ; 7.558  ; Rise       ; OSC_50                            ;
;  OTG_DATA[12]       ; OSC_50              ; 8.706  ; 8.348  ; Rise       ; OSC_50                            ;
;  OTG_DATA[13]       ; OSC_50              ; 7.915  ; 7.626  ; Rise       ; OSC_50                            ;
;  OTG_DATA[14]       ; OSC_50              ; 7.756  ; 7.534  ; Rise       ; OSC_50                            ;
;  OTG_DATA[15]       ; OSC_50              ; 8.718  ; 8.443  ; Rise       ; OSC_50                            ;
; OTG_RD_N            ; OSC_50              ; 7.143  ; 7.067  ; Rise       ; OSC_50                            ;
; OTG_RST_N           ; OSC_50              ; 9.051  ; 8.700  ; Rise       ; OSC_50                            ;
; OTG_WR_N            ; OSC_50              ; 8.055  ; 7.861  ; Rise       ; OSC_50                            ;
; SD_CLK              ; OSC_50              ; 10.189 ; 9.957  ; Rise       ; OSC_50                            ;
; SD_CMD              ; OSC_50              ; 8.333  ; 8.517  ; Rise       ; OSC_50                            ;
; SD_DAT[*]           ; OSC_50              ; 8.544  ; 8.784  ; Rise       ; OSC_50                            ;
;  SD_DAT[0]          ; OSC_50              ; 8.544  ; 8.784  ; Rise       ; OSC_50                            ;
; UART_TXD            ; OSC_50              ; 10.455 ; 9.867  ; Rise       ; OSC_50                            ;
; DRAM_CLK            ; OSC_50              ; 5.176  ; 5.368  ; Fall       ; OSC_50                            ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.721 ; 12.027 ; Fall       ; altera_reserved_tck               ;
; HEX0[*]             ; OSC_50              ; 10.384 ; 10.166 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[0]            ; OSC_50              ; 6.737  ; 6.532  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[1]            ; OSC_50              ; 10.384 ; 10.166 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[2]            ; OSC_50              ; 6.220  ; 6.077  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[3]            ; OSC_50              ; 7.771  ; 7.446  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[4]            ; OSC_50              ; 6.384  ; 6.345  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[5]            ; OSC_50              ; 9.832  ; 9.729  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[6]            ; OSC_50              ; 8.498  ; 8.635  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX1[*]             ; OSC_50              ; 9.702  ; 9.916  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[0]            ; OSC_50              ; 8.118  ; 8.084  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[1]            ; OSC_50              ; 7.639  ; 7.498  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[2]            ; OSC_50              ; 8.110  ; 8.000  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[3]            ; OSC_50              ; 9.363  ; 8.935  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[4]            ; OSC_50              ; 7.588  ; 7.456  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[5]            ; OSC_50              ; 9.118  ; 9.000  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[6]            ; OSC_50              ; 9.702  ; 9.916  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX2[*]             ; OSC_50              ; 9.240  ; 8.981  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[0]            ; OSC_50              ; 6.832  ; 6.726  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[1]            ; OSC_50              ; 9.240  ; 8.981  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[2]            ; OSC_50              ; 6.520  ; 6.428  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[3]            ; OSC_50              ; 6.522  ; 6.418  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[4]            ; OSC_50              ; 8.002  ; 7.844  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[5]            ; OSC_50              ; 7.931  ; 7.770  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[6]            ; OSC_50              ; 6.719  ; 6.890  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX3[*]             ; OSC_50              ; 9.395  ; 9.114  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[0]            ; OSC_50              ; 9.295  ; 9.114  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[1]            ; OSC_50              ; 9.133  ; 8.907  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[2]            ; OSC_50              ; 9.395  ; 8.782  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[3]            ; OSC_50              ; 7.313  ; 7.038  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[4]            ; OSC_50              ; 7.033  ; 6.849  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[5]            ; OSC_50              ; 8.041  ; 7.848  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[6]            ; OSC_50              ; 6.723  ; 6.888  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX4[*]             ; OSC_50              ; 8.247  ; 7.861  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[0]            ; OSC_50              ; 7.564  ; 7.278  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[1]            ; OSC_50              ; 7.435  ; 7.366  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[2]            ; OSC_50              ; 6.771  ; 6.537  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[3]            ; OSC_50              ; 6.806  ; 6.559  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[4]            ; OSC_50              ; 8.247  ; 7.861  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[5]            ; OSC_50              ; 6.462  ; 6.315  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[6]            ; OSC_50              ; 6.707  ; 6.918  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX5[*]             ; OSC_50              ; 8.879  ; 8.535  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[0]            ; OSC_50              ; 7.165  ; 6.997  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[1]            ; OSC_50              ; 8.681  ; 8.186  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[2]            ; OSC_50              ; 8.592  ; 8.285  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[3]            ; OSC_50              ; 6.438  ; 6.323  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[4]            ; OSC_50              ; 8.879  ; 8.535  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[5]            ; OSC_50              ; 8.408  ; 8.269  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[6]            ; OSC_50              ; 7.777  ; 8.026  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX6[*]             ; OSC_50              ; 8.116  ; 7.637  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[0]            ; OSC_50              ; 6.108  ; 5.979  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[1]            ; OSC_50              ; 6.542  ; 6.302  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[2]            ; OSC_50              ; 5.833  ; 5.675  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[3]            ; OSC_50              ; 6.442  ; 6.331  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[4]            ; OSC_50              ; 6.710  ; 6.456  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[5]            ; OSC_50              ; 8.116  ; 7.637  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[6]            ; OSC_50              ; 6.165  ; 6.378  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX7[*]             ; OSC_50              ; 7.629  ; 7.273  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[0]            ; OSC_50              ; 7.629  ; 7.273  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[1]            ; OSC_50              ; 5.825  ; 5.683  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[2]            ; OSC_50              ; 6.737  ; 6.448  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[3]            ; OSC_50              ; 7.317  ; 7.127  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[4]            ; OSC_50              ; 6.357  ; 6.148  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[5]            ; OSC_50              ; 5.910  ; 5.784  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[6]            ; OSC_50              ; 5.929  ; 6.089  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; LED_GREEN[*]        ; OSC_50              ; 7.298  ; 7.261  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[0]       ; OSC_50              ; 6.518  ; 6.560  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[1]       ; OSC_50              ; 7.241  ; 7.091  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[2]       ; OSC_50              ; 6.336  ; 6.353  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[3]       ; OSC_50              ; 6.257  ; 6.257  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[4]       ; OSC_50              ; 6.462  ; 6.470  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[5]       ; OSC_50              ; 5.829  ; 5.739  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[6]       ; OSC_50              ; 7.298  ; 7.261  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[7]       ; OSC_50              ; 5.486  ; 5.407  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; LED_RED[*]          ; OSC_50              ; 8.981  ; 8.695  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[0]         ; OSC_50              ; 6.645  ; 6.533  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[1]         ; OSC_50              ; 5.628  ; 5.700  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[2]         ; OSC_50              ; 6.051  ; 5.955  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[3]         ; OSC_50              ; 7.560  ; 7.377  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[4]         ; OSC_50              ; 5.860  ; 5.902  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[5]         ; OSC_50              ; 8.981  ; 8.588  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[6]         ; OSC_50              ; 7.199  ; 7.039  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[7]         ; OSC_50              ; 6.558  ; 6.497  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[8]         ; OSC_50              ; 4.970  ; 4.949  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[9]         ; OSC_50              ; 7.147  ; 7.186  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[10]        ; OSC_50              ; 5.233  ; 5.198  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[11]        ; OSC_50              ; 5.063  ; 5.060  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[12]        ; OSC_50              ; 6.894  ; 6.683  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[13]        ; OSC_50              ; 7.271  ; 7.110  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[14]        ; OSC_50              ; 6.351  ; 6.236  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[15]        ; OSC_50              ; 8.785  ; 8.695  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[16]        ; OSC_50              ; 5.240  ; 5.296  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[17]        ; OSC_50              ; 6.432  ; 6.273  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]        ; OSC_50              ; 7.713  ; 7.173  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[0]       ; OSC_50              ; 6.064  ; 5.839  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[1]       ; OSC_50              ; 5.273  ; 5.170  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[2]       ; OSC_50              ; 6.320  ; 6.069  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[3]       ; OSC_50              ; 6.591  ; 6.305  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[4]       ; OSC_50              ; 5.622  ; 5.456  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[5]       ; OSC_50              ; 7.238  ; 6.933  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[6]       ; OSC_50              ; 6.516  ; 6.337  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[7]       ; OSC_50              ; 7.109  ; 6.832  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[8]       ; OSC_50              ; 6.933  ; 6.623  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[9]       ; OSC_50              ; 6.546  ; 6.039  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[10]      ; OSC_50              ; 6.736  ; 6.454  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[11]      ; OSC_50              ; 5.920  ; 5.625  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[12]      ; OSC_50              ; 7.713  ; 7.173  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[13]      ; OSC_50              ; 5.080  ; 4.969  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[14]      ; OSC_50              ; 5.952  ; 5.682  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[15]      ; OSC_50              ; 7.292  ; 6.706  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[16]      ; OSC_50              ; 5.736  ; 5.542  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[17]      ; OSC_50              ; 6.734  ; 6.509  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[18]      ; OSC_50              ; 6.397  ; 6.201  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[19]      ; OSC_50              ; 7.678  ; 7.108  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]          ; OSC_50              ; 7.235  ; 6.931  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]         ; OSC_50              ; 6.908  ; 6.602  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]         ; OSC_50              ; 7.235  ; 6.931  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]         ; OSC_50              ; 6.704  ; 6.437  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]         ; OSC_50              ; 6.429  ; 6.219  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]         ; OSC_50              ; 5.907  ; 5.639  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]         ; OSC_50              ; 5.099  ; 5.014  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]         ; OSC_50              ; 5.138  ; 5.062  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]         ; OSC_50              ; 5.777  ; 5.586  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]         ; OSC_50              ; 5.062  ; 4.951  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]         ; OSC_50              ; 5.479  ; 5.248  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]        ; OSC_50              ; 5.769  ; 5.553  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]        ; OSC_50              ; 6.086  ; 5.833  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]        ; OSC_50              ; 5.718  ; 5.596  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]        ; OSC_50              ; 5.593  ; 5.444  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]        ; OSC_50              ; 6.662  ; 6.405  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]        ; OSC_50              ; 5.248  ; 5.350  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_OE_N           ; OSC_50              ; 5.330  ; 5.231  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_WE_N           ; OSC_50              ; 5.150  ; 5.001  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_B[*]            ; OSC_50              ; 6.970  ; 6.769  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[0]           ; OSC_50              ; 5.548  ; 5.407  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[1]           ; OSC_50              ; 5.431  ; 5.349  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[2]           ; OSC_50              ; 5.761  ; 5.554  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[3]           ; OSC_50              ; 6.970  ; 6.769  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[4]           ; OSC_50              ; 5.894  ; 5.637  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[5]           ; OSC_50              ; 6.021  ; 5.811  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[6]           ; OSC_50              ; 4.437  ; 4.365  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[7]           ; OSC_50              ; 6.035  ; 5.932  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_BLANK_N         ; OSC_50              ; 6.276  ; 6.086  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_CLK             ; OSC_50              ; 5.438  ; 5.268  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_G[*]            ; OSC_50              ; 6.344  ; 6.138  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[0]           ; OSC_50              ; 5.600  ; 5.385  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[1]           ; OSC_50              ; 5.752  ; 5.542  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[2]           ; OSC_50              ; 5.224  ; 5.087  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[3]           ; OSC_50              ; 4.945  ; 4.816  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[4]           ; OSC_50              ; 6.344  ; 6.138  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[5]           ; OSC_50              ; 4.416  ; 4.327  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[6]           ; OSC_50              ; 4.414  ; 4.339  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[7]           ; OSC_50              ; 4.857  ; 4.707  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_HS              ; OSC_50              ; 5.727  ; 5.468  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_R[*]            ; OSC_50              ; 6.661  ; 6.444  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[0]           ; OSC_50              ; 5.774  ; 5.623  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[1]           ; OSC_50              ; 5.329  ; 5.260  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[2]           ; OSC_50              ; 6.486  ; 6.338  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[3]           ; OSC_50              ; 5.083  ; 4.914  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[4]           ; OSC_50              ; 5.306  ; 5.172  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[5]           ; OSC_50              ; 6.661  ; 6.444  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[6]           ; OSC_50              ; 5.043  ; 4.871  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[7]           ; OSC_50              ; 5.068  ; 4.897  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_VS              ; OSC_50              ; 5.437  ; 5.360  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; AUD_ADCLRCK         ; OSC_50              ; 6.671  ; 6.314  ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_BCLK            ; OSC_50              ; 5.303  ; 5.158  ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_DACDAT          ; OSC_50              ; 7.271  ; 6.865  ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_DACLRCK         ; OSC_50              ; 5.937  ; 5.793  ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_XCK             ; OSC_50              ; 5.551  ; 5.378  ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------+
; DRAM_ADDR[*]        ; OSC_50              ; 6.805  ; 6.613  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[0]       ; OSC_50              ; 6.805  ; 6.613  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[1]       ; OSC_50              ; 8.100  ; 7.827  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[2]       ; OSC_50              ; 7.620  ; 7.440  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[3]       ; OSC_50              ; 7.977  ; 7.633  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[4]       ; OSC_50              ; 8.914  ; 8.543  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[5]       ; OSC_50              ; 7.909  ; 7.682  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[6]       ; OSC_50              ; 8.846  ; 8.549  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[7]       ; OSC_50              ; 8.794  ; 8.443  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[8]       ; OSC_50              ; 7.686  ; 7.489  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[9]       ; OSC_50              ; 7.867  ; 7.715  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[10]      ; OSC_50              ; 6.951  ; 6.767  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[11]      ; OSC_50              ; 9.566  ; 9.118  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[12]      ; OSC_50              ; 8.872  ; 8.494  ; Rise       ; OSC_50                            ;
; DRAM_BA[*]          ; OSC_50              ; 6.502  ; 6.320  ; Rise       ; OSC_50                            ;
;  DRAM_BA[0]         ; OSC_50              ; 7.611  ; 7.348  ; Rise       ; OSC_50                            ;
;  DRAM_BA[1]         ; OSC_50              ; 6.502  ; 6.320  ; Rise       ; OSC_50                            ;
; DRAM_CAS_N          ; OSC_50              ; 7.387  ; 7.543  ; Rise       ; OSC_50                            ;
; DRAM_CLK            ; OSC_50              ; 5.001  ; 5.188  ; Rise       ; OSC_50                            ;
; DRAM_DQ[*]          ; OSC_50              ; 5.693  ; 5.591  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[0]         ; OSC_50              ; 8.471  ; 8.212  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[1]         ; OSC_50              ; 7.725  ; 7.530  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[2]         ; OSC_50              ; 7.751  ; 7.481  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[3]         ; OSC_50              ; 7.721  ; 7.573  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[4]         ; OSC_50              ; 6.508  ; 6.372  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[5]         ; OSC_50              ; 6.205  ; 6.062  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[6]         ; OSC_50              ; 6.824  ; 6.671  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[7]         ; OSC_50              ; 5.732  ; 5.630  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[8]         ; OSC_50              ; 8.943  ; 8.672  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[9]         ; OSC_50              ; 6.969  ; 6.772  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[10]        ; OSC_50              ; 6.982  ; 6.768  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[11]        ; OSC_50              ; 7.461  ; 7.199  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[12]        ; OSC_50              ; 6.344  ; 6.242  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[13]        ; OSC_50              ; 6.852  ; 6.690  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[14]        ; OSC_50              ; 7.086  ; 6.951  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[15]        ; OSC_50              ; 6.559  ; 6.384  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[16]        ; OSC_50              ; 8.152  ; 7.821  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[17]        ; OSC_50              ; 7.648  ; 7.488  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[18]        ; OSC_50              ; 6.134  ; 5.957  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[19]        ; OSC_50              ; 7.459  ; 7.208  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[20]        ; OSC_50              ; 7.122  ; 6.888  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[21]        ; OSC_50              ; 8.563  ; 8.253  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[22]        ; OSC_50              ; 7.261  ; 7.162  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[23]        ; OSC_50              ; 7.649  ; 7.461  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[24]        ; OSC_50              ; 6.980  ; 6.790  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[25]        ; OSC_50              ; 5.693  ; 5.591  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[26]        ; OSC_50              ; 5.725  ; 5.622  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[27]        ; OSC_50              ; 6.255  ; 6.121  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[28]        ; OSC_50              ; 5.704  ; 5.601  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[29]        ; OSC_50              ; 6.109  ; 5.943  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[30]        ; OSC_50              ; 6.152  ; 5.965  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[31]        ; OSC_50              ; 7.109  ; 6.944  ; Rise       ; OSC_50                            ;
; DRAM_RAS_N          ; OSC_50              ; 7.348  ; 7.592  ; Rise       ; OSC_50                            ;
; DRAM_WE_N           ; OSC_50              ; 7.934  ; 8.193  ; Rise       ; OSC_50                            ;
; I2C_SCLK            ; OSC_50              ; 7.424  ; 7.269  ; Rise       ; OSC_50                            ;
; I2C_SDAT            ; OSC_50              ; 7.791  ; 7.636  ; Rise       ; OSC_50                            ;
; LED_GREEN[*]        ; OSC_50              ; 8.392  ; 8.537  ; Rise       ; OSC_50                            ;
;  LED_GREEN[8]       ; OSC_50              ; 8.392  ; 8.537  ; Rise       ; OSC_50                            ;
; OTG_ADDR[*]         ; OSC_50              ; 7.001  ; 6.864  ; Rise       ; OSC_50                            ;
;  OTG_ADDR[0]        ; OSC_50              ; 10.592 ; 10.023 ; Rise       ; OSC_50                            ;
;  OTG_ADDR[1]        ; OSC_50              ; 7.001  ; 6.864  ; Rise       ; OSC_50                            ;
; OTG_CS_N            ; OSC_50              ; 8.386  ; 8.139  ; Rise       ; OSC_50                            ;
; OTG_DATA[*]         ; OSC_50              ; 6.426  ; 6.265  ; Rise       ; OSC_50                            ;
;  OTG_DATA[0]        ; OSC_50              ; 6.466  ; 6.345  ; Rise       ; OSC_50                            ;
;  OTG_DATA[1]        ; OSC_50              ; 6.701  ; 6.530  ; Rise       ; OSC_50                            ;
;  OTG_DATA[2]        ; OSC_50              ; 6.618  ; 6.448  ; Rise       ; OSC_50                            ;
;  OTG_DATA[3]        ; OSC_50              ; 7.223  ; 6.929  ; Rise       ; OSC_50                            ;
;  OTG_DATA[4]        ; OSC_50              ; 6.784  ; 6.583  ; Rise       ; OSC_50                            ;
;  OTG_DATA[5]        ; OSC_50              ; 6.611  ; 6.430  ; Rise       ; OSC_50                            ;
;  OTG_DATA[6]        ; OSC_50              ; 6.426  ; 6.265  ; Rise       ; OSC_50                            ;
;  OTG_DATA[7]        ; OSC_50              ; 7.272  ; 7.133  ; Rise       ; OSC_50                            ;
;  OTG_DATA[8]        ; OSC_50              ; 7.895  ; 7.689  ; Rise       ; OSC_50                            ;
;  OTG_DATA[9]        ; OSC_50              ; 7.988  ; 7.829  ; Rise       ; OSC_50                            ;
;  OTG_DATA[10]       ; OSC_50              ; 7.034  ; 6.844  ; Rise       ; OSC_50                            ;
;  OTG_DATA[11]       ; OSC_50              ; 7.574  ; 7.278  ; Rise       ; OSC_50                            ;
;  OTG_DATA[12]       ; OSC_50              ; 8.382  ; 8.034  ; Rise       ; OSC_50                            ;
;  OTG_DATA[13]       ; OSC_50              ; 7.625  ; 7.344  ; Rise       ; OSC_50                            ;
;  OTG_DATA[14]       ; OSC_50              ; 7.472  ; 7.254  ; Rise       ; OSC_50                            ;
;  OTG_DATA[15]       ; OSC_50              ; 8.394  ; 8.126  ; Rise       ; OSC_50                            ;
; OTG_RD_N            ; OSC_50              ; 6.884  ; 6.806  ; Rise       ; OSC_50                            ;
; OTG_RST_N           ; OSC_50              ; 8.714  ; 8.373  ; Rise       ; OSC_50                            ;
; OTG_WR_N            ; OSC_50              ; 7.759  ; 7.569  ; Rise       ; OSC_50                            ;
; SD_CLK              ; OSC_50              ; 9.596  ; 9.411  ; Rise       ; OSC_50                            ;
; SD_CMD              ; OSC_50              ; 8.017  ; 8.198  ; Rise       ; OSC_50                            ;
; SD_DAT[*]           ; OSC_50              ; 8.223  ; 8.456  ; Rise       ; OSC_50                            ;
;  SD_DAT[0]          ; OSC_50              ; 8.223  ; 8.456  ; Rise       ; OSC_50                            ;
; UART_TXD            ; OSC_50              ; 10.132 ; 9.550  ; Rise       ; OSC_50                            ;
; DRAM_CLK            ; OSC_50              ; 5.001  ; 5.188  ; Fall       ; OSC_50                            ;
; altera_reserved_tdo ; altera_reserved_tck ; 9.415  ; 9.729  ; Fall       ; altera_reserved_tck               ;
; HEX0[*]             ; OSC_50              ; 5.159  ; 5.031  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[0]            ; OSC_50              ; 5.705  ; 5.509  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[1]            ; OSC_50              ; 9.249  ; 8.985  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[2]            ; OSC_50              ; 5.159  ; 5.031  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[3]            ; OSC_50              ; 6.625  ; 6.320  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[4]            ; OSC_50              ; 5.446  ; 5.328  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[5]            ; OSC_50              ; 8.733  ; 8.617  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[6]            ; OSC_50              ; 7.391  ; 7.569  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX1[*]             ; OSC_50              ; 5.319  ; 5.182  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[0]            ; OSC_50              ; 5.758  ; 5.727  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[1]            ; OSC_50              ; 5.319  ; 5.182  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[2]            ; OSC_50              ; 5.855  ; 5.718  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[3]            ; OSC_50              ; 6.970  ; 6.558  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[4]            ; OSC_50              ; 5.333  ; 5.199  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[5]            ; OSC_50              ; 6.770  ; 6.716  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[6]            ; OSC_50              ; 7.330  ; 7.534  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX2[*]             ; OSC_50              ; 5.436  ; 5.343  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[0]            ; OSC_50              ; 5.793  ; 5.692  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[1]            ; OSC_50              ; 8.122  ; 7.852  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[2]            ; OSC_50              ; 5.510  ; 5.492  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[3]            ; OSC_50              ; 5.436  ; 5.343  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[4]            ; OSC_50              ; 6.761  ; 6.608  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[5]            ; OSC_50              ; 6.847  ; 6.696  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[6]            ; OSC_50              ; 5.632  ; 5.790  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX3[*]             ; OSC_50              ; 5.652  ; 5.814  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[0]            ; OSC_50              ; 8.093  ; 7.923  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[1]            ; OSC_50              ; 7.995  ; 7.797  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[2]            ; OSC_50              ; 8.282  ; 7.651  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[3]            ; OSC_50              ; 6.233  ; 5.970  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[4]            ; OSC_50              ; 6.070  ; 5.814  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[5]            ; OSC_50              ; 6.650  ; 6.435  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[6]            ; OSC_50              ; 5.652  ; 5.842  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX4[*]             ; OSC_50              ; 5.294  ; 5.158  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[0]            ; OSC_50              ; 6.520  ; 6.256  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[1]            ; OSC_50              ; 6.433  ; 6.327  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[2]            ; OSC_50              ; 5.813  ; 5.501  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[3]            ; OSC_50              ; 5.716  ; 5.479  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[4]            ; OSC_50              ; 7.180  ; 6.922  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[5]            ; OSC_50              ; 5.294  ; 5.158  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[6]            ; OSC_50              ; 5.605  ; 5.862  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX5[*]             ; OSC_50              ; 4.859  ; 4.708  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[0]            ; OSC_50              ; 5.555  ; 5.353  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[1]            ; OSC_50              ; 7.107  ; 6.594  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[2]            ; OSC_50              ; 7.012  ; 6.620  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[3]            ; OSC_50              ; 4.859  ; 4.708  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[4]            ; OSC_50              ; 7.208  ; 6.896  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[5]            ; OSC_50              ; 6.791  ; 6.660  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[6]            ; OSC_50              ; 6.111  ; 6.390  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX6[*]             ; OSC_50              ; 4.829  ; 4.696  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[0]            ; OSC_50              ; 5.112  ; 4.968  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[1]            ; OSC_50              ; 5.523  ; 5.308  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[2]            ; OSC_50              ; 4.829  ; 4.696  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[3]            ; OSC_50              ; 5.430  ; 5.306  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[4]            ; OSC_50              ; 5.627  ; 5.414  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[5]            ; OSC_50              ; 7.092  ; 6.559  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[6]            ; OSC_50              ; 5.104  ; 5.337  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX7[*]             ; OSC_50              ; 4.902  ; 4.748  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[0]            ; OSC_50              ; 6.621  ; 6.272  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[1]            ; OSC_50              ; 4.902  ; 4.748  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[2]            ; OSC_50              ; 5.799  ; 5.466  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[3]            ; OSC_50              ; 6.330  ; 6.097  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[4]            ; OSC_50              ; 5.407  ; 5.221  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[5]            ; OSC_50              ; 4.975  ; 4.842  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[6]            ; OSC_50              ; 4.964  ; 5.151  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; LED_GREEN[*]        ; OSC_50              ; 4.865  ; 4.788  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[0]       ; OSC_50              ; 5.852  ; 5.892  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[1]       ; OSC_50              ; 6.547  ; 6.402  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[2]       ; OSC_50              ; 5.680  ; 5.696  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[3]       ; OSC_50              ; 5.605  ; 5.604  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[4]       ; OSC_50              ; 5.800  ; 5.808  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[5]       ; OSC_50              ; 5.193  ; 5.106  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[6]       ; OSC_50              ; 6.603  ; 6.567  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[7]       ; OSC_50              ; 4.865  ; 4.788  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; LED_RED[*]          ; OSC_50              ; 4.366  ; 4.345  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[0]         ; OSC_50              ; 5.976  ; 5.869  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[1]         ; OSC_50              ; 4.997  ; 5.066  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[2]         ; OSC_50              ; 5.404  ; 5.311  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[3]         ; OSC_50              ; 6.853  ; 6.676  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[4]         ; OSC_50              ; 5.220  ; 5.259  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[5]         ; OSC_50              ; 8.217  ; 7.838  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[6]         ; OSC_50              ; 6.507  ; 6.353  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[7]         ; OSC_50              ; 5.891  ; 5.832  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[8]         ; OSC_50              ; 4.366  ; 4.345  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[9]         ; OSC_50              ; 6.504  ; 6.543  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[10]        ; OSC_50              ; 4.618  ; 4.584  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[11]        ; OSC_50              ; 4.456  ; 4.452  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[12]        ; OSC_50              ; 6.215  ; 6.011  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[13]        ; OSC_50              ; 6.575  ; 6.420  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[14]        ; OSC_50              ; 5.693  ; 5.582  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[15]        ; OSC_50              ; 8.076  ; 7.991  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[16]        ; OSC_50              ; 4.625  ; 4.678  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[17]        ; OSC_50              ; 5.770  ; 5.617  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]        ; OSC_50              ; 4.475  ; 4.364  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[0]       ; OSC_50              ; 5.416  ; 5.197  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[1]       ; OSC_50              ; 4.657  ; 4.554  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[2]       ; OSC_50              ; 5.664  ; 5.418  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[3]       ; OSC_50              ; 5.922  ; 5.643  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[4]       ; OSC_50              ; 4.994  ; 4.829  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[5]       ; OSC_50              ; 6.544  ; 6.247  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[6]       ; OSC_50              ; 5.852  ; 5.676  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[7]       ; OSC_50              ; 6.422  ; 6.151  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[8]       ; OSC_50              ; 6.251  ; 5.950  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[9]       ; OSC_50              ; 5.949  ; 5.446  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[10]      ; OSC_50              ; 6.065  ; 5.789  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[11]      ; OSC_50              ; 5.281  ; 4.993  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[12]      ; OSC_50              ; 7.071  ; 6.536  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[13]      ; OSC_50              ; 4.475  ; 4.364  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[14]      ; OSC_50              ; 5.311  ; 5.047  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[15]      ; OSC_50              ; 6.668  ; 6.087  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[16]      ; OSC_50              ; 5.103  ; 4.912  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[17]      ; OSC_50              ; 6.059  ; 5.838  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[18]      ; OSC_50              ; 5.735  ; 5.543  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[19]      ; OSC_50              ; 7.036  ; 6.471  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]          ; OSC_50              ; 4.458  ; 4.347  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]         ; OSC_50              ; 6.229  ; 5.931  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]         ; OSC_50              ; 6.542  ; 6.246  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]         ; OSC_50              ; 6.033  ; 5.773  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]         ; OSC_50              ; 5.769  ; 5.563  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]         ; OSC_50              ; 5.267  ; 5.006  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]         ; OSC_50              ; 4.491  ; 4.406  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]         ; OSC_50              ; 4.529  ; 4.452  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]         ; OSC_50              ; 5.142  ; 4.955  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]         ; OSC_50              ; 4.458  ; 4.347  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]         ; OSC_50              ; 4.858  ; 4.632  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]        ; OSC_50              ; 5.137  ; 4.925  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]        ; OSC_50              ; 5.441  ; 5.194  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]        ; OSC_50              ; 5.087  ; 4.965  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]        ; OSC_50              ; 4.966  ; 4.819  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]        ; OSC_50              ; 5.991  ; 5.741  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]        ; OSC_50              ; 4.631  ; 4.733  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_OE_N           ; OSC_50              ; 4.712  ; 4.613  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_WE_N           ; OSC_50              ; 4.539  ; 4.392  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_B[*]            ; OSC_50              ; 3.854  ; 3.780  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[0]           ; OSC_50              ; 4.923  ; 4.783  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[1]           ; OSC_50              ; 4.810  ; 4.727  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[2]           ; OSC_50              ; 5.126  ; 4.923  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[3]           ; OSC_50              ; 6.286  ; 6.090  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[4]           ; OSC_50              ; 5.254  ; 5.003  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[5]           ; OSC_50              ; 5.375  ; 5.170  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[6]           ; OSC_50              ; 3.854  ; 3.780  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[7]           ; OSC_50              ; 5.389  ; 5.287  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_BLANK_N         ; OSC_50              ; 5.619  ; 5.433  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_CLK             ; OSC_50              ; 4.816  ; 4.649  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_G[*]            ; OSC_50              ; 3.832  ; 3.746  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[0]           ; OSC_50              ; 4.971  ; 4.760  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[1]           ; OSC_50              ; 5.116  ; 4.911  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[2]           ; OSC_50              ; 4.609  ; 4.474  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[3]           ; OSC_50              ; 4.340  ; 4.213  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[4]           ; OSC_50              ; 5.685  ; 5.484  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[5]           ; OSC_50              ; 3.835  ; 3.746  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[6]           ; OSC_50              ; 3.832  ; 3.756  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[7]           ; OSC_50              ; 4.258  ; 4.111  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_HS              ; OSC_50              ; 5.092  ; 4.839  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_R[*]            ; OSC_50              ; 4.436  ; 4.267  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[0]           ; OSC_50              ; 5.137  ; 4.989  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[1]           ; OSC_50              ; 4.711  ; 4.640  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[2]           ; OSC_50              ; 5.821  ; 5.675  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[3]           ; OSC_50              ; 4.473  ; 4.308  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[4]           ; OSC_50              ; 4.688  ; 4.555  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[5]           ; OSC_50              ; 5.989  ; 5.777  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[6]           ; OSC_50              ; 4.436  ; 4.267  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[7]           ; OSC_50              ; 4.459  ; 4.291  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_VS              ; OSC_50              ; 4.816  ; 4.738  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; AUD_ADCLRCK         ; OSC_50              ; 6.002  ; 5.655  ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_BCLK            ; OSC_50              ; 4.690  ; 4.545  ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_DACDAT          ; OSC_50              ; 6.579  ; 6.184  ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_DACLRCK         ; OSC_50              ; 5.298  ; 5.154  ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_XCK             ; OSC_50              ; 4.927  ; 4.757  ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------+
; Output Enable Times                                                                         ;
+---------------+------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+------------+-------+-------+------------+-----------------------------------+
; DRAM_DQ[*]    ; OSC_50     ; 7.781 ; 7.616 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[0]   ; OSC_50     ; 9.398 ; 9.233 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[1]   ; OSC_50     ; 8.494 ; 8.329 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[2]   ; OSC_50     ; 8.131 ; 7.966 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[3]   ; OSC_50     ; 8.470 ; 8.305 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[4]   ; OSC_50     ; 8.131 ; 7.966 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[5]   ; OSC_50     ; 8.132 ; 7.967 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[6]   ; OSC_50     ; 8.132 ; 7.967 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[7]   ; OSC_50     ; 7.826 ; 7.661 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[8]   ; OSC_50     ; 8.471 ; 8.306 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[9]   ; OSC_50     ; 8.471 ; 8.306 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[10]  ; OSC_50     ; 8.447 ; 8.282 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[11]  ; OSC_50     ; 9.080 ; 8.915 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[12]  ; OSC_50     ; 8.447 ; 8.282 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[13]  ; OSC_50     ; 8.771 ; 8.606 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[14]  ; OSC_50     ; 8.698 ; 8.568 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[15]  ; OSC_50     ; 8.471 ; 8.306 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[16]  ; OSC_50     ; 8.381 ; 8.216 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[17]  ; OSC_50     ; 8.373 ; 8.208 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[18]  ; OSC_50     ; 8.361 ; 8.196 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[19]  ; OSC_50     ; 8.338 ; 8.173 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[20]  ; OSC_50     ; 8.338 ; 8.173 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[21]  ; OSC_50     ; 8.077 ; 7.912 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[22]  ; OSC_50     ; 8.381 ; 8.216 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[23]  ; OSC_50     ; 8.039 ; 7.874 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[24]  ; OSC_50     ; 8.471 ; 8.306 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[25]  ; OSC_50     ; 7.781 ; 7.616 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[26]  ; OSC_50     ; 7.781 ; 7.616 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[27]  ; OSC_50     ; 7.781 ; 7.616 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[28]  ; OSC_50     ; 7.826 ; 7.661 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[29]  ; OSC_50     ; 7.802 ; 7.637 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[30]  ; OSC_50     ; 7.826 ; 7.661 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[31]  ; OSC_50     ; 8.155 ; 7.990 ; Rise       ; OSC_50                            ;
; OTG_DATA[*]   ; OSC_50     ; 8.006 ; 7.841 ; Rise       ; OSC_50                            ;
;  OTG_DATA[0]  ; OSC_50     ; 9.335 ; 9.170 ; Rise       ; OSC_50                            ;
;  OTG_DATA[1]  ; OSC_50     ; 8.998 ; 8.833 ; Rise       ; OSC_50                            ;
;  OTG_DATA[2]  ; OSC_50     ; 9.335 ; 9.170 ; Rise       ; OSC_50                            ;
;  OTG_DATA[3]  ; OSC_50     ; 8.998 ; 8.833 ; Rise       ; OSC_50                            ;
;  OTG_DATA[4]  ; OSC_50     ; 8.667 ; 8.502 ; Rise       ; OSC_50                            ;
;  OTG_DATA[5]  ; OSC_50     ; 8.667 ; 8.502 ; Rise       ; OSC_50                            ;
;  OTG_DATA[6]  ; OSC_50     ; 9.312 ; 9.147 ; Rise       ; OSC_50                            ;
;  OTG_DATA[7]  ; OSC_50     ; 8.226 ; 8.096 ; Rise       ; OSC_50                            ;
;  OTG_DATA[8]  ; OSC_50     ; 8.006 ; 7.841 ; Rise       ; OSC_50                            ;
;  OTG_DATA[9]  ; OSC_50     ; 8.006 ; 7.841 ; Rise       ; OSC_50                            ;
;  OTG_DATA[10] ; OSC_50     ; 8.675 ; 8.510 ; Rise       ; OSC_50                            ;
;  OTG_DATA[11] ; OSC_50     ; 8.675 ; 8.510 ; Rise       ; OSC_50                            ;
;  OTG_DATA[12] ; OSC_50     ; 8.326 ; 8.161 ; Rise       ; OSC_50                            ;
;  OTG_DATA[13] ; OSC_50     ; 8.352 ; 8.187 ; Rise       ; OSC_50                            ;
;  OTG_DATA[14] ; OSC_50     ; 8.324 ; 8.159 ; Rise       ; OSC_50                            ;
;  OTG_DATA[15] ; OSC_50     ; 8.326 ; 8.161 ; Rise       ; OSC_50                            ;
; SD_CMD        ; OSC_50     ; 8.121 ; 7.976 ; Rise       ; OSC_50                            ;
; SD_DAT[*]     ; OSC_50     ; 8.654 ; 8.509 ; Rise       ; OSC_50                            ;
;  SD_DAT[0]    ; OSC_50     ; 8.654 ; 8.509 ; Rise       ; OSC_50                            ;
; SRAM_DQ[*]    ; OSC_50     ; 5.144 ; 4.979 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]   ; OSC_50     ; 5.405 ; 5.260 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]   ; OSC_50     ; 5.388 ; 5.243 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]   ; OSC_50     ; 5.403 ; 5.258 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]   ; OSC_50     ; 5.403 ; 5.258 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]   ; OSC_50     ; 5.387 ; 5.242 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]   ; OSC_50     ; 5.390 ; 5.245 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]   ; OSC_50     ; 5.390 ; 5.245 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]   ; OSC_50     ; 5.293 ; 5.148 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]   ; OSC_50     ; 5.154 ; 4.989 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]   ; OSC_50     ; 5.183 ; 5.018 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]  ; OSC_50     ; 5.160 ; 4.995 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]  ; OSC_50     ; 5.144 ; 4.979 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]  ; OSC_50     ; 5.890 ; 5.725 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]  ; OSC_50     ; 5.378 ; 5.233 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]  ; OSC_50     ; 5.387 ; 5.242 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
+---------------+------------+-------+-------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                 ;
+---------------+------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+------------+-------+-------+------------+-----------------------------------+
; DRAM_DQ[*]    ; OSC_50     ; 7.515 ; 7.350 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[0]   ; OSC_50     ; 9.067 ; 8.902 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[1]   ; OSC_50     ; 8.199 ; 8.034 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[2]   ; OSC_50     ; 7.851 ; 7.686 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[3]   ; OSC_50     ; 8.176 ; 8.011 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[4]   ; OSC_50     ; 7.851 ; 7.686 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[5]   ; OSC_50     ; 7.852 ; 7.687 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[6]   ; OSC_50     ; 7.852 ; 7.687 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[7]   ; OSC_50     ; 7.558 ; 7.393 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[8]   ; OSC_50     ; 8.177 ; 8.012 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[9]   ; OSC_50     ; 8.177 ; 8.012 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[10]  ; OSC_50     ; 8.155 ; 7.990 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[11]  ; OSC_50     ; 8.762 ; 8.597 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[12]  ; OSC_50     ; 8.155 ; 7.990 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[13]  ; OSC_50     ; 8.465 ; 8.300 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[14]  ; OSC_50     ; 8.391 ; 8.261 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[15]  ; OSC_50     ; 8.177 ; 8.012 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[16]  ; OSC_50     ; 8.091 ; 7.926 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[17]  ; OSC_50     ; 8.083 ; 7.918 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[18]  ; OSC_50     ; 8.072 ; 7.907 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[19]  ; OSC_50     ; 8.049 ; 7.884 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[20]  ; OSC_50     ; 8.049 ; 7.884 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[21]  ; OSC_50     ; 7.799 ; 7.634 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[22]  ; OSC_50     ; 8.091 ; 7.926 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[23]  ; OSC_50     ; 7.762 ; 7.597 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[24]  ; OSC_50     ; 8.177 ; 8.012 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[25]  ; OSC_50     ; 7.515 ; 7.350 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[26]  ; OSC_50     ; 7.515 ; 7.350 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[27]  ; OSC_50     ; 7.515 ; 7.350 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[28]  ; OSC_50     ; 7.558 ; 7.393 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[29]  ; OSC_50     ; 7.535 ; 7.370 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[30]  ; OSC_50     ; 7.558 ; 7.393 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[31]  ; OSC_50     ; 7.874 ; 7.709 ; Rise       ; OSC_50                            ;
; OTG_DATA[*]   ; OSC_50     ; 7.731 ; 7.566 ; Rise       ; OSC_50                            ;
;  OTG_DATA[0]  ; OSC_50     ; 9.006 ; 8.841 ; Rise       ; OSC_50                            ;
;  OTG_DATA[1]  ; OSC_50     ; 8.683 ; 8.518 ; Rise       ; OSC_50                            ;
;  OTG_DATA[2]  ; OSC_50     ; 9.006 ; 8.841 ; Rise       ; OSC_50                            ;
;  OTG_DATA[3]  ; OSC_50     ; 8.683 ; 8.518 ; Rise       ; OSC_50                            ;
;  OTG_DATA[4]  ; OSC_50     ; 8.365 ; 8.200 ; Rise       ; OSC_50                            ;
;  OTG_DATA[5]  ; OSC_50     ; 8.365 ; 8.200 ; Rise       ; OSC_50                            ;
;  OTG_DATA[6]  ; OSC_50     ; 8.984 ; 8.819 ; Rise       ; OSC_50                            ;
;  OTG_DATA[7]  ; OSC_50     ; 7.938 ; 7.808 ; Rise       ; OSC_50                            ;
;  OTG_DATA[8]  ; OSC_50     ; 7.731 ; 7.566 ; Rise       ; OSC_50                            ;
;  OTG_DATA[9]  ; OSC_50     ; 7.731 ; 7.566 ; Rise       ; OSC_50                            ;
;  OTG_DATA[10] ; OSC_50     ; 8.373 ; 8.208 ; Rise       ; OSC_50                            ;
;  OTG_DATA[11] ; OSC_50     ; 8.373 ; 8.208 ; Rise       ; OSC_50                            ;
;  OTG_DATA[12] ; OSC_50     ; 8.038 ; 7.873 ; Rise       ; OSC_50                            ;
;  OTG_DATA[13] ; OSC_50     ; 8.063 ; 7.898 ; Rise       ; OSC_50                            ;
;  OTG_DATA[14] ; OSC_50     ; 8.036 ; 7.871 ; Rise       ; OSC_50                            ;
;  OTG_DATA[15] ; OSC_50     ; 8.038 ; 7.873 ; Rise       ; OSC_50                            ;
; SD_CMD        ; OSC_50     ; 7.547 ; 7.402 ; Rise       ; OSC_50                            ;
; SD_DAT[*]     ; OSC_50     ; 7.782 ; 7.637 ; Rise       ; OSC_50                            ;
;  SD_DAT[0]    ; OSC_50     ; 7.782 ; 7.637 ; Rise       ; OSC_50                            ;
; SRAM_DQ[*]    ; OSC_50     ; 4.556 ; 4.391 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]   ; OSC_50     ; 4.769 ; 4.624 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]   ; OSC_50     ; 4.752 ; 4.607 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]   ; OSC_50     ; 4.766 ; 4.621 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]   ; OSC_50     ; 4.766 ; 4.621 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]   ; OSC_50     ; 4.752 ; 4.607 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]   ; OSC_50     ; 4.754 ; 4.609 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]   ; OSC_50     ; 4.754 ; 4.609 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]   ; OSC_50     ; 4.661 ; 4.516 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]   ; OSC_50     ; 4.565 ; 4.400 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]   ; OSC_50     ; 4.593 ; 4.428 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]  ; OSC_50     ; 4.571 ; 4.406 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]  ; OSC_50     ; 4.556 ; 4.391 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]  ; OSC_50     ; 5.271 ; 5.106 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]  ; OSC_50     ; 4.743 ; 4.598 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]  ; OSC_50     ; 4.752 ; 4.607 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
+---------------+------------+-------+-------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                ;
+---------------+------------+-----------+-----------+------------+-----------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                   ;
+---------------+------------+-----------+-----------+------------+-----------------------------------+
; DRAM_DQ[*]    ; OSC_50     ; 7.464     ; 7.629     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[0]   ; OSC_50     ; 9.020     ; 9.185     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[1]   ; OSC_50     ; 8.143     ; 8.308     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[2]   ; OSC_50     ; 7.807     ; 7.972     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[3]   ; OSC_50     ; 8.135     ; 8.300     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[4]   ; OSC_50     ; 7.807     ; 7.972     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[5]   ; OSC_50     ; 7.808     ; 7.973     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[6]   ; OSC_50     ; 7.808     ; 7.973     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[7]   ; OSC_50     ; 7.496     ; 7.661     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[8]   ; OSC_50     ; 8.136     ; 8.301     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[9]   ; OSC_50     ; 8.136     ; 8.301     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[10]  ; OSC_50     ; 8.111     ; 8.276     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[11]  ; OSC_50     ; 8.717     ; 8.882     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[12]  ; OSC_50     ; 8.111     ; 8.276     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[13]  ; OSC_50     ; 8.421     ; 8.586     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[14]  ; OSC_50     ; 8.386     ; 8.516     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[15]  ; OSC_50     ; 8.136     ; 8.301     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[16]  ; OSC_50     ; 8.054     ; 8.219     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[17]  ; OSC_50     ; 8.042     ; 8.207     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[18]  ; OSC_50     ; 8.033     ; 8.198     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[19]  ; OSC_50     ; 8.009     ; 8.174     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[20]  ; OSC_50     ; 8.009     ; 8.174     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[21]  ; OSC_50     ; 7.754     ; 7.919     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[22]  ; OSC_50     ; 8.054     ; 8.219     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[23]  ; OSC_50     ; 7.723     ; 7.888     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[24]  ; OSC_50     ; 8.136     ; 8.301     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[25]  ; OSC_50     ; 7.464     ; 7.629     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[26]  ; OSC_50     ; 7.464     ; 7.629     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[27]  ; OSC_50     ; 7.464     ; 7.629     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[28]  ; OSC_50     ; 7.496     ; 7.661     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[29]  ; OSC_50     ; 7.488     ; 7.653     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[30]  ; OSC_50     ; 7.496     ; 7.661     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[31]  ; OSC_50     ; 7.814     ; 7.979     ; Rise       ; OSC_50                            ;
; OTG_DATA[*]   ; OSC_50     ; 7.802     ; 7.967     ; Rise       ; OSC_50                            ;
;  OTG_DATA[0]  ; OSC_50     ; 9.083     ; 9.248     ; Rise       ; OSC_50                            ;
;  OTG_DATA[1]  ; OSC_50     ; 8.759     ; 8.924     ; Rise       ; OSC_50                            ;
;  OTG_DATA[2]  ; OSC_50     ; 9.083     ; 9.248     ; Rise       ; OSC_50                            ;
;  OTG_DATA[3]  ; OSC_50     ; 8.759     ; 8.924     ; Rise       ; OSC_50                            ;
;  OTG_DATA[4]  ; OSC_50     ; 8.440     ; 8.605     ; Rise       ; OSC_50                            ;
;  OTG_DATA[5]  ; OSC_50     ; 8.440     ; 8.605     ; Rise       ; OSC_50                            ;
;  OTG_DATA[6]  ; OSC_50     ; 9.056     ; 9.221     ; Rise       ; OSC_50                            ;
;  OTG_DATA[7]  ; OSC_50     ; 8.040     ; 8.170     ; Rise       ; OSC_50                            ;
;  OTG_DATA[8]  ; OSC_50     ; 7.802     ; 7.967     ; Rise       ; OSC_50                            ;
;  OTG_DATA[9]  ; OSC_50     ; 7.802     ; 7.967     ; Rise       ; OSC_50                            ;
;  OTG_DATA[10] ; OSC_50     ; 8.449     ; 8.614     ; Rise       ; OSC_50                            ;
;  OTG_DATA[11] ; OSC_50     ; 8.449     ; 8.614     ; Rise       ; OSC_50                            ;
;  OTG_DATA[12] ; OSC_50     ; 8.088     ; 8.253     ; Rise       ; OSC_50                            ;
;  OTG_DATA[13] ; OSC_50     ; 8.135     ; 8.300     ; Rise       ; OSC_50                            ;
;  OTG_DATA[14] ; OSC_50     ; 8.104     ; 8.269     ; Rise       ; OSC_50                            ;
;  OTG_DATA[15] ; OSC_50     ; 8.088     ; 8.253     ; Rise       ; OSC_50                            ;
; SD_CMD        ; OSC_50     ; 7.996     ; 8.141     ; Rise       ; OSC_50                            ;
; SD_DAT[*]     ; OSC_50     ; 8.448     ; 8.593     ; Rise       ; OSC_50                            ;
;  SD_DAT[0]    ; OSC_50     ; 8.448     ; 8.593     ; Rise       ; OSC_50                            ;
; SRAM_DQ[*]    ; OSC_50     ; 4.978     ; 5.143     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]   ; OSC_50     ; 5.255     ; 5.400     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]   ; OSC_50     ; 5.241     ; 5.386     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]   ; OSC_50     ; 5.253     ; 5.398     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]   ; OSC_50     ; 5.253     ; 5.398     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]   ; OSC_50     ; 5.240     ; 5.385     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]   ; OSC_50     ; 5.243     ; 5.388     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]   ; OSC_50     ; 5.243     ; 5.388     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]   ; OSC_50     ; 5.112     ; 5.257     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]   ; OSC_50     ; 4.989     ; 5.154     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]   ; OSC_50     ; 5.020     ; 5.185     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]  ; OSC_50     ; 4.993     ; 5.158     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]  ; OSC_50     ; 4.978     ; 5.143     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]  ; OSC_50     ; 5.735     ; 5.900     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]  ; OSC_50     ; 5.228     ; 5.373     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]  ; OSC_50     ; 5.240     ; 5.385     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
+---------------+------------+-----------+-----------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                        ;
+---------------+------------+-----------+-----------+------------+-----------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                   ;
+---------------+------------+-----------+-----------+------------+-----------------------------------+
; DRAM_DQ[*]    ; OSC_50     ; 7.204     ; 7.369     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[0]   ; OSC_50     ; 8.698     ; 8.863     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[1]   ; OSC_50     ; 7.856     ; 8.021     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[2]   ; OSC_50     ; 7.533     ; 7.698     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[3]   ; OSC_50     ; 7.848     ; 8.013     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[4]   ; OSC_50     ; 7.533     ; 7.698     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[5]   ; OSC_50     ; 7.534     ; 7.699     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[6]   ; OSC_50     ; 7.534     ; 7.699     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[7]   ; OSC_50     ; 7.235     ; 7.400     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[8]   ; OSC_50     ; 7.849     ; 8.014     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[9]   ; OSC_50     ; 7.849     ; 8.014     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[10]  ; OSC_50     ; 7.825     ; 7.990     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[11]  ; OSC_50     ; 8.407     ; 8.572     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[12]  ; OSC_50     ; 7.825     ; 7.990     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[13]  ; OSC_50     ; 8.123     ; 8.288     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[14]  ; OSC_50     ; 8.087     ; 8.217     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[15]  ; OSC_50     ; 7.849     ; 8.014     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[16]  ; OSC_50     ; 7.770     ; 7.935     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[17]  ; OSC_50     ; 7.759     ; 7.924     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[18]  ; OSC_50     ; 7.750     ; 7.915     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[19]  ; OSC_50     ; 7.727     ; 7.892     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[20]  ; OSC_50     ; 7.727     ; 7.892     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[21]  ; OSC_50     ; 7.482     ; 7.647     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[22]  ; OSC_50     ; 7.770     ; 7.935     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[23]  ; OSC_50     ; 7.453     ; 7.618     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[24]  ; OSC_50     ; 7.849     ; 8.014     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[25]  ; OSC_50     ; 7.204     ; 7.369     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[26]  ; OSC_50     ; 7.204     ; 7.369     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[27]  ; OSC_50     ; 7.204     ; 7.369     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[28]  ; OSC_50     ; 7.235     ; 7.400     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[29]  ; OSC_50     ; 7.227     ; 7.392     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[30]  ; OSC_50     ; 7.235     ; 7.400     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[31]  ; OSC_50     ; 7.540     ; 7.705     ; Rise       ; OSC_50                            ;
; OTG_DATA[*]   ; OSC_50     ; 7.529     ; 7.694     ; Rise       ; OSC_50                            ;
;  OTG_DATA[0]  ; OSC_50     ; 8.758     ; 8.923     ; Rise       ; OSC_50                            ;
;  OTG_DATA[1]  ; OSC_50     ; 8.447     ; 8.612     ; Rise       ; OSC_50                            ;
;  OTG_DATA[2]  ; OSC_50     ; 8.758     ; 8.923     ; Rise       ; OSC_50                            ;
;  OTG_DATA[3]  ; OSC_50     ; 8.447     ; 8.612     ; Rise       ; OSC_50                            ;
;  OTG_DATA[4]  ; OSC_50     ; 8.141     ; 8.306     ; Rise       ; OSC_50                            ;
;  OTG_DATA[5]  ; OSC_50     ; 8.141     ; 8.306     ; Rise       ; OSC_50                            ;
;  OTG_DATA[6]  ; OSC_50     ; 8.732     ; 8.897     ; Rise       ; OSC_50                            ;
;  OTG_DATA[7]  ; OSC_50     ; 7.755     ; 7.885     ; Rise       ; OSC_50                            ;
;  OTG_DATA[8]  ; OSC_50     ; 7.529     ; 7.694     ; Rise       ; OSC_50                            ;
;  OTG_DATA[9]  ; OSC_50     ; 7.529     ; 7.694     ; Rise       ; OSC_50                            ;
;  OTG_DATA[10] ; OSC_50     ; 8.149     ; 8.314     ; Rise       ; OSC_50                            ;
;  OTG_DATA[11] ; OSC_50     ; 8.149     ; 8.314     ; Rise       ; OSC_50                            ;
;  OTG_DATA[12] ; OSC_50     ; 7.803     ; 7.968     ; Rise       ; OSC_50                            ;
;  OTG_DATA[13] ; OSC_50     ; 7.848     ; 8.013     ; Rise       ; OSC_50                            ;
;  OTG_DATA[14] ; OSC_50     ; 7.818     ; 7.983     ; Rise       ; OSC_50                            ;
;  OTG_DATA[15] ; OSC_50     ; 7.803     ; 7.968     ; Rise       ; OSC_50                            ;
; SD_CMD        ; OSC_50     ; 7.383     ; 7.528     ; Rise       ; OSC_50                            ;
; SD_DAT[*]     ; OSC_50     ; 7.664     ; 7.809     ; Rise       ; OSC_50                            ;
;  SD_DAT[0]    ; OSC_50     ; 7.664     ; 7.809     ; Rise       ; OSC_50                            ;
; SRAM_DQ[*]    ; OSC_50     ; 4.389     ; 4.554     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]   ; OSC_50     ; 4.619     ; 4.764     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]   ; OSC_50     ; 4.605     ; 4.750     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]   ; OSC_50     ; 4.616     ; 4.761     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]   ; OSC_50     ; 4.616     ; 4.761     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]   ; OSC_50     ; 4.604     ; 4.749     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]   ; OSC_50     ; 4.608     ; 4.753     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]   ; OSC_50     ; 4.608     ; 4.753     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]   ; OSC_50     ; 4.482     ; 4.627     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]   ; OSC_50     ; 4.400     ; 4.565     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]   ; OSC_50     ; 4.430     ; 4.595     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]  ; OSC_50     ; 4.404     ; 4.569     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]  ; OSC_50     ; 4.389     ; 4.554     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]  ; OSC_50     ; 5.116     ; 5.281     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]  ; OSC_50     ; 4.593     ; 4.738     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]  ; OSC_50     ; 4.604     ; 4.749     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
+---------------+------------+-----------+-----------+------------+-----------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                         ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; u1|u1|altpll_component|pll|clk[0] ; 4.778  ; 0.000         ;
; OSC_50                            ; 13.234 ; 0.000         ;
; u1|u1|altpll_component|pll|clk[2] ; 17.179 ; 0.000         ;
; altera_reserved_tck               ; 47.313 ; 0.000         ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                         ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; OSC_50                            ; 0.101 ; 0.000         ;
; u1|u1|altpll_component|pll|clk[2] ; 0.145 ; 0.000         ;
; u1|u1|altpll_component|pll|clk[0] ; 0.150 ; 0.000         ;
; altera_reserved_tck               ; 0.180 ; 0.000         ;
+-----------------------------------+-------+---------------+


+------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                      ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; u1|u1|altpll_component|pll|clk[0] ; 8.551  ; 0.000         ;
; OSC_50                            ; 15.661 ; 0.000         ;
; altera_reserved_tck               ; 49.628 ; 0.000         ;
+-----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                      ;
+-----------------------------------+-------+---------------+
; Clock                             ; Slack ; End Point TNS ;
+-----------------------------------+-------+---------------+
; altera_reserved_tck               ; 0.555 ; 0.000         ;
; u1|u1|altpll_component|pll|clk[0] ; 0.800 ; 0.000         ;
; OSC_50                            ; 2.947 ; 0.000         ;
+-----------------------------------+-------+---------------+


+------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary           ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; u1|u1|altpll_component|pll|clk[0] ; 4.750  ; 0.000         ;
; OSC_50                            ; 9.199  ; 0.000         ;
; u1|u1|altpll_component|pll|clk[2] ; 19.752 ; 0.000         ;
; altera_reserved_tck               ; 49.283 ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u1|u1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                ;
+-------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                                                             ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 4.778 ; control:u142|state.state_and4   ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.068     ; 5.141      ;
; 4.784 ; control:u142|state.state_sr4    ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.068     ; 5.135      ;
; 4.882 ; control:u142|state.state_sl4    ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.068     ; 5.037      ;
; 4.884 ; control:u142|state.state_sub2   ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.065     ; 5.038      ;
; 4.889 ; control:u142|state.state_div2   ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.065     ; 5.033      ;
; 4.898 ; control:u142|state.state_and4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a42~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.121      ; 5.232      ;
; 4.904 ; control:u142|state.state_sr4    ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a42~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.121      ; 5.226      ;
; 4.909 ; control:u142|state.state_and4   ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.046      ; 5.009      ;
; 4.915 ; control:u142|state.state_sr4    ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.046      ; 5.003      ;
; 4.932 ; control:u142|state.state_or4    ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.068     ; 4.987      ;
; 4.933 ; control:u142|state.state_and4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a12~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.129      ; 5.205      ;
; 4.936 ; control:u142|state.state_and4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a56~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.125      ; 5.198      ;
; 4.939 ; control:u142|state.state_and4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a24~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.197      ;
; 4.939 ; control:u142|state.state_sr4    ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a12~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.129      ; 5.199      ;
; 4.942 ; control:u142|state.state_sr4    ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a56~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.125      ; 5.192      ;
; 4.943 ; control:u142|state.state_and4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a39~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.091      ; 5.157      ;
; 4.945 ; control:u142|state.state_sr4    ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a24~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.191      ;
; 4.949 ; control:u142|state.state_and4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a21~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.090      ; 5.150      ;
; 4.949 ; control:u142|state.state_sr4    ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a39~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.091      ; 5.151      ;
; 4.950 ; control:u142|state.state_and4   ; register:u9|data_out[14]~_Duplicate_1                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.046      ; 4.968      ;
; 4.955 ; control:u142|state.state_sr4    ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a21~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.090      ; 5.144      ;
; 4.956 ; control:u142|state.state_sr4    ; register:u9|data_out[14]~_Duplicate_1                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.046      ; 4.962      ;
; 4.960 ; control:u142|state.state_blt2   ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 4.980      ;
; 4.964 ; control:u142|state.state_and4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a43~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.130      ; 5.175      ;
; 4.965 ; control:u142|state.state_and4   ; register:u9|data_out[25]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.044      ; 4.951      ;
; 4.967 ; control:u142|state.state_sr2    ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 4.973      ;
; 4.970 ; control:u142|state.state_sr4    ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a43~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.130      ; 5.169      ;
; 4.971 ; control:u142|state.state_sr4    ; register:u9|data_out[25]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.044      ; 4.945      ;
; 4.981 ; register:u27|data_out[21]       ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.040     ; 4.966      ;
; 4.981 ; register:u27|data_out[23]       ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.040     ; 4.966      ;
; 4.989 ; control:u142|state.state_mult2  ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.065     ; 4.933      ;
; 4.990 ; register:u27|data_out[25]       ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.045     ; 4.952      ;
; 4.991 ; register:u27|data_out[29]       ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.045     ; 4.951      ;
; 4.995 ; control:u142|state.state_and4   ; register:u10|data_out[3]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.077     ; 4.915      ;
; 4.996 ; control:u142|state.state_and4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a2~porta_address_reg0  ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.123      ; 5.136      ;
; 4.999 ; control:u142|state.state_cpfa3  ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.046     ; 4.942      ;
; 5.000 ; control:u142|state.state_be4    ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.046     ; 4.941      ;
; 5.001 ; control:u142|state.state_sr4    ; register:u10|data_out[3]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.077     ; 4.909      ;
; 5.002 ; control:u142|state.state_not2   ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.051     ; 4.934      ;
; 5.002 ; control:u142|state.state_sl4    ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a42~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.121      ; 5.128      ;
; 5.002 ; control:u142|state.state_sr4    ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a2~porta_address_reg0  ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.123      ; 5.130      ;
; 5.004 ; control:u142|state.state_sub2   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a42~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.124      ; 5.129      ;
; 5.005 ; control:u142|state.state_or2    ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.051     ; 4.931      ;
; 5.007 ; register:u27|data_out[24]       ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.046     ; 4.934      ;
; 5.008 ; register:u27|data_out[28]       ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.046     ; 4.933      ;
; 5.009 ; control:u142|state.state_div2   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a42~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.124      ; 5.124      ;
; 5.010 ; control:u142|state.state_and4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a61~porta_datain_reg0  ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 5.111      ;
; 5.013 ; control:u142|state.state_sl4    ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.046      ; 4.905      ;
; 5.013 ; control:u142|state.state_and4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a25~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.135      ; 5.131      ;
; 5.015 ; control:u142|state.state_sub2   ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 4.906      ;
; 5.016 ; control:u142|state.state_sr4    ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a61~porta_datain_reg0  ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.112      ; 5.105      ;
; 5.019 ; control:u142|state.state_and4   ; out_port:u45|register:u1|data_out[14]                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.109      ; 5.077      ;
; 5.019 ; control:u142|state.state_sr4    ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a25~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.135      ; 5.125      ;
; 5.020 ; register:u27|data_out[13]       ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.259     ; 4.708      ;
; 5.020 ; register:u27|data_out[30]       ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.259     ; 4.708      ;
; 5.020 ; control:u142|state.state_and4   ; register:u9|data_out[23]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.044      ; 4.896      ;
; 5.020 ; control:u142|state.state_div2   ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 4.901      ;
; 5.024 ; control:u142|state.state_fetch2 ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.045     ; 4.918      ;
; 5.025 ; control:u142|state.state_sr4    ; out_port:u45|register:u1|data_out[14]                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.109      ; 5.071      ;
; 5.026 ; control:u142|state.state_cp2    ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.045     ; 4.916      ;
; 5.026 ; control:u142|state.state_sr4    ; register:u9|data_out[23]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.044      ; 4.890      ;
; 5.026 ; control:u142|state.state_and4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a11~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.132      ; 5.115      ;
; 5.027 ; control:u142|state.state_and4   ; out_port:u135|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.113      ; 5.073      ;
; 5.032 ; control:u142|state.state_and4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a38~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.131      ; 5.108      ;
; 5.032 ; control:u142|state.state_sr4    ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a11~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.132      ; 5.109      ;
; 5.033 ; control:u142|state.state_sr4    ; out_port:u135|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.113      ; 5.067      ;
; 5.037 ; control:u142|state.state_sl4    ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a12~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.129      ; 5.101      ;
; 5.038 ; control:u142|state.state_sr4    ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a38~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.131      ; 5.102      ;
; 5.039 ; control:u142|state.state_add2   ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.065     ; 4.883      ;
; 5.039 ; control:u142|state.state_sub2   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a12~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.132      ; 5.102      ;
; 5.040 ; control:u142|state.state_sl4    ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a56~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.125      ; 5.094      ;
; 5.041 ; register:u27|data_out[17]       ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.041     ; 4.905      ;
; 5.042 ; control:u142|state.state_sub2   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a56~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.128      ; 5.095      ;
; 5.043 ; control:u142|state.state_and4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a0~porta_address_reg0  ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.123      ; 5.089      ;
; 5.043 ; control:u142|state.state_sl4    ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a24~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.127      ; 5.093      ;
; 5.044 ; register:u27|data_out[18]       ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.041     ; 4.902      ;
; 5.044 ; control:u142|state.state_div2   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a12~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.132      ; 5.097      ;
; 5.045 ; control:u142|state.state_sub2   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a24~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.130      ; 5.094      ;
; 5.046 ; register:u27|data_out[31]       ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.045     ; 4.896      ;
; 5.047 ; control:u142|state.state_sl4    ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a39~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.091      ; 5.053      ;
; 5.047 ; control:u142|state.state_div2   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a56~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.128      ; 5.090      ;
; 5.049 ; control:u142|state.state_mult4  ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.051     ; 4.887      ;
; 5.049 ; control:u142|state.state_sub2   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a39~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.094      ; 5.054      ;
; 5.049 ; control:u142|state.state_sr4    ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a0~porta_address_reg0  ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.123      ; 5.083      ;
; 5.050 ; control:u142|state.state_div2   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a24~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.130      ; 5.089      ;
; 5.052 ; control:u142|state.state_or4    ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a42~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.121      ; 5.078      ;
; 5.053 ; control:u142|state.state_sl4    ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a21~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.090      ; 5.046      ;
; 5.054 ; control:u142|state.state_sl4    ; register:u9|data_out[14]~_Duplicate_1                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.046      ; 4.864      ;
; 5.054 ; control:u142|state.state_and4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a51~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.116      ; 5.071      ;
; 5.054 ; control:u142|state.state_div2   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a39~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.094      ; 5.049      ;
; 5.055 ; control:u142|state.state_sub2   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a21~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.093      ; 5.047      ;
; 5.056 ; control:u142|state.state_div4   ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.051     ; 4.880      ;
; 5.056 ; control:u142|state.state_sub2   ; register:u9|data_out[14]~_Duplicate_1                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 4.865      ;
; 5.057 ; control:u142|state.state_and4   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a29~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.140      ; 5.092      ;
; 5.060 ; control:u142|state.state_sr4    ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a51~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.116      ; 5.065      ;
; 5.060 ; control:u142|state.state_div2   ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a21~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.093      ; 5.042      ;
; 5.061 ; control:u142|state.state_be2    ; out_port:u134|register:u1|data_out[14]                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 4.879      ;
; 5.061 ; control:u142|state.state_div2   ; register:u9|data_out[14]~_Duplicate_1                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.049      ; 4.860      ;
; 5.063 ; control:u142|state.state_or4    ; register:u9|data_out[14]                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.046      ; 4.855      ;
; 5.063 ; control:u142|state.state_sr4    ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a29~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.140      ; 5.086      ;
+-------+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'OSC_50'                                                                                                                                    ;
+--------+----------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.234 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.029      ; 6.667      ;
; 13.236 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.029      ; 6.665      ;
; 13.296 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.046      ; 6.622      ;
; 13.326 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u4|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; 0.035      ; 6.581      ;
; 13.328 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u4|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; 0.035      ; 6.579      ;
; 13.332 ; usb:u96|control:u57|state.state_decode ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.029      ; 6.569      ;
; 13.340 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u4|data_out[11]~_Duplicate_2   ; OSC_50       ; OSC_50      ; 20.000       ; -0.100     ; 6.547      ;
; 13.342 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u4|data_out[11]~_Duplicate_2   ; OSC_50       ; OSC_50      ; 20.000       ; -0.100     ; 6.545      ;
; 13.353 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u5|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.098     ; 6.536      ;
; 13.355 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u5|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.098     ; 6.534      ;
; 13.386 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.029      ; 6.515      ;
; 13.388 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u4|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; 0.052      ; 6.536      ;
; 13.397 ; usb:u96|control:u57|state.state_sub6   ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.032      ; 6.507      ;
; 13.402 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u4|data_out[11]~_Duplicate_2   ; OSC_50       ; OSC_50      ; 20.000       ; -0.083     ; 6.502      ;
; 13.415 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u5|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.081     ; 6.491      ;
; 13.424 ; usb:u96|control:u57|state.state_decode ; usb:u96|register:u4|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; 0.035      ; 6.483      ;
; 13.438 ; usb:u96|control:u57|state.state_decode ; usb:u96|register:u4|data_out[11]~_Duplicate_2   ; OSC_50       ; OSC_50      ; 20.000       ; -0.100     ; 6.449      ;
; 13.445 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|inout_port:u52|register:u3|data_out[11] ; OSC_50       ; OSC_50      ; 20.000       ; -0.091     ; 6.451      ;
; 13.447 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|inout_port:u52|register:u3|data_out[11] ; OSC_50       ; OSC_50      ; 20.000       ; -0.091     ; 6.449      ;
; 13.451 ; usb:u96|control:u57|state.state_decode ; usb:u96|register:u5|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.098     ; 6.438      ;
; 13.467 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u9|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.096     ; 6.424      ;
; 13.469 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u9|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.096     ; 6.422      ;
; 13.478 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|register:u4|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; 0.035      ; 6.429      ;
; 13.482 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u3|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.063     ; 6.442      ;
; 13.483 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u8|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.063     ; 6.441      ;
; 13.484 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u3|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.063     ; 6.440      ;
; 13.485 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u8|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.063     ; 6.439      ;
; 13.489 ; usb:u96|control:u57|state.state_sub6   ; usb:u96|register:u4|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; 0.038      ; 6.421      ;
; 13.492 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|register:u4|data_out[11]~_Duplicate_2   ; OSC_50       ; OSC_50      ; 20.000       ; -0.100     ; 6.395      ;
; 13.493 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u6|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.048     ; 6.446      ;
; 13.493 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|out_port:u41|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.044     ; 6.450      ;
; 13.495 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u6|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.048     ; 6.444      ;
; 13.495 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|out_port:u41|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.044     ; 6.448      ;
; 13.503 ; usb:u96|control:u57|state.state_sub6   ; usb:u96|register:u4|data_out[11]~_Duplicate_2   ; OSC_50       ; OSC_50      ; 20.000       ; -0.097     ; 6.387      ;
; 13.505 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|register:u5|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.098     ; 6.384      ;
; 13.507 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|inout_port:u52|register:u3|data_out[11] ; OSC_50       ; OSC_50      ; 20.000       ; -0.074     ; 6.406      ;
; 13.514 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u7|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.065     ; 6.408      ;
; 13.516 ; usb:u96|control:u57|state.state_sub6   ; usb:u96|register:u5|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.095     ; 6.376      ;
; 13.516 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u7|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.065     ; 6.406      ;
; 13.529 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u9|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.079     ; 6.379      ;
; 13.540 ; usb:u96|control:u57|state.state_cpfa4  ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.032      ; 6.364      ;
; 13.543 ; usb:u96|control:u57|state.state_decode ; usb:u96|inout_port:u52|register:u3|data_out[11] ; OSC_50       ; OSC_50      ; 20.000       ; -0.091     ; 6.353      ;
; 13.544 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|out_port:u42|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 6.401      ;
; 13.544 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u3|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.046     ; 6.397      ;
; 13.545 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u8|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.046     ; 6.396      ;
; 13.546 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|out_port:u42|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 6.399      ;
; 13.555 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u6|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.031     ; 6.401      ;
; 13.555 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|out_port:u41|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.027     ; 6.405      ;
; 13.565 ; usb:u96|control:u57|state.state_decode ; usb:u96|register:u9|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.096     ; 6.326      ;
; 13.567 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|out_port:u42|register:u1|data_out[11]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.060     ; 6.360      ;
; 13.569 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|out_port:u42|register:u1|data_out[11]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.060     ; 6.358      ;
; 13.571 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u4|data_out[8]~_Duplicate_1    ; OSC_50       ; OSC_50      ; 20.000       ; 0.029      ; 6.330      ;
; 13.573 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u4|data_out[8]~_Duplicate_1    ; OSC_50       ; OSC_50      ; 20.000       ; 0.046      ; 6.345      ;
; 13.573 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u4|data_out[8]~_Duplicate_1    ; OSC_50       ; OSC_50      ; 20.000       ; 0.029      ; 6.328      ;
; 13.576 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u7|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.048     ; 6.363      ;
; 13.580 ; usb:u96|control:u57|state.state_decode ; usb:u96|register:u3|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.063     ; 6.344      ;
; 13.581 ; usb:u96|control:u57|state.state_decode ; usb:u96|register:u8|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.063     ; 6.343      ;
; 13.591 ; usb:u96|control:u57|state.state_decode ; usb:u96|register:u6|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.048     ; 6.348      ;
; 13.591 ; usb:u96|control:u57|state.state_decode ; usb:u96|out_port:u41|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.044     ; 6.352      ;
; 13.597 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|inout_port:u52|register:u3|data_out[11] ; OSC_50       ; OSC_50      ; 20.000       ; -0.091     ; 6.299      ;
; 13.606 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|out_port:u42|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.025     ; 6.356      ;
; 13.608 ; usb:u96|control:u57|state.state_sub6   ; usb:u96|inout_port:u52|register:u3|data_out[11] ; OSC_50       ; OSC_50      ; 20.000       ; -0.088     ; 6.291      ;
; 13.609 ; usb:u96|control:u57|state.state_call2  ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.032      ; 6.295      ;
; 13.612 ; usb:u96|control:u57|state.state_decode ; usb:u96|register:u7|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.065     ; 6.310      ;
; 13.619 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|register:u9|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.096     ; 6.272      ;
; 13.629 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|out_port:u42|register:u1|data_out[11]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 6.315      ;
; 13.630 ; usb:u96|control:u57|state.state_sub6   ; usb:u96|register:u9|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.093     ; 6.264      ;
; 13.631 ; usb:u96|register:u5|data_out[2]        ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.089      ; 6.330      ;
; 13.632 ; usb:u96|control:u57|state.state_cpfa4  ; usb:u96|register:u4|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; 0.038      ; 6.278      ;
; 13.634 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|register:u3|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.063     ; 6.290      ;
; 13.634 ; usb:u96|control:u57|state.state_add6   ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.032      ; 6.270      ;
; 13.635 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|register:u8|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.063     ; 6.289      ;
; 13.642 ; usb:u96|control:u57|state.state_decode ; usb:u96|out_port:u42|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 6.303      ;
; 13.645 ; usb:u96|control:u57|state.state_sub6   ; usb:u96|register:u3|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.060     ; 6.282      ;
; 13.645 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|register:u6|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.048     ; 6.294      ;
; 13.645 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|out_port:u41|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.044     ; 6.298      ;
; 13.646 ; usb:u96|control:u57|state.state_cpfa4  ; usb:u96|register:u4|data_out[11]~_Duplicate_2   ; OSC_50       ; OSC_50      ; 20.000       ; -0.097     ; 6.244      ;
; 13.646 ; usb:u96|control:u57|state.state_sub6   ; usb:u96|register:u8|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.060     ; 6.281      ;
; 13.656 ; usb:u96|control:u57|state.state_sub6   ; usb:u96|register:u6|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.045     ; 6.286      ;
; 13.656 ; usb:u96|control:u57|state.state_sub6   ; usb:u96|out_port:u41|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.041     ; 6.290      ;
; 13.659 ; usb:u96|control:u57|state.state_cpfa4  ; usb:u96|register:u5|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.095     ; 6.233      ;
; 13.665 ; usb:u96|control:u57|state.state_decode ; usb:u96|out_port:u42|register:u1|data_out[11]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.060     ; 6.262      ;
; 13.666 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|register:u7|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.065     ; 6.256      ;
; 13.669 ; usb:u96|control:u57|state.state_decode ; usb:u96|register:u4|data_out[8]~_Duplicate_1    ; OSC_50       ; OSC_50      ; 20.000       ; 0.029      ; 6.232      ;
; 13.670 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|register:u9|data_out[8]                 ; OSC_50       ; OSC_50      ; 20.000       ; -0.064     ; 6.253      ;
; 13.672 ; usb:u96|register:u22|data_out[9]       ; usb:u96|out_port:u41|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.033     ; 6.282      ;
; 13.672 ; usb:u96|control:u57|state.state_fetch1 ; usb:u96|register:u9|data_out[8]                 ; OSC_50       ; OSC_50      ; 20.000       ; -0.047     ; 6.268      ;
; 13.672 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|register:u9|data_out[8]                 ; OSC_50       ; OSC_50      ; 20.000       ; -0.064     ; 6.251      ;
; 13.674 ; usb:u96|register:u22|data_out[22]      ; usb:u96|out_port:u41|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.033     ; 6.280      ;
; 13.677 ; usb:u96|control:u57|state.state_sub6   ; usb:u96|register:u7|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.062     ; 6.248      ;
; 13.696 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|out_port:u42|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 6.249      ;
; 13.699 ; usb:u96|register:u22|data_out[31]      ; usb:u96|out_port:u41|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.035     ; 6.253      ;
; 13.701 ; usb:u96|control:u57|state.state_call2  ; usb:u96|register:u4|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; 0.038      ; 6.209      ;
; 13.701 ; usb:u96|control:u57|state.state_cpta6  ; usb:u96|register:u4|data_out[11]~_Duplicate_1   ; OSC_50       ; OSC_50      ; 20.000       ; 0.032      ; 6.203      ;
; 13.702 ; usb:u96|control:u57|state.state_fetch5 ; usb:u96|out_port:u41|register:u1|data_out[11]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.053     ; 6.232      ;
; 13.704 ; usb:u96|control:u57|state.state_fetch7 ; usb:u96|out_port:u41|register:u1|data_out[11]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.053     ; 6.230      ;
; 13.707 ; usb:u96|control:u57|state.state_sub6   ; usb:u96|out_port:u42|register:u1|data_out[15]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.039     ; 6.241      ;
; 13.715 ; usb:u96|control:u57|state.state_call2  ; usb:u96|register:u4|data_out[11]~_Duplicate_2   ; OSC_50       ; OSC_50      ; 20.000       ; -0.097     ; 6.175      ;
; 13.719 ; usb:u96|control:u57|state.state_fetch3 ; usb:u96|out_port:u42|register:u1|data_out[11]   ; OSC_50       ; OSC_50      ; 20.000       ; -0.060     ; 6.208      ;
; 13.723 ; usb:u96|register:u5|data_out[2]        ; usb:u96|register:u4|data_out[11]                ; OSC_50       ; OSC_50      ; 20.000       ; 0.095      ; 6.244      ;
+--------+----------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u1|u1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 17.179 ; i2c_config:u77|i2c_audio_done                                                                                                                                                    ; microphone:u82|cpu_state.cpu_state_response                                                                                                                        ; OSC_50                            ; u1|u1|altpll_component|pll|clk[2] ; 20.000       ; -1.809     ; 0.949      ;
; 17.212 ; i2c_config:u77|i2c_audio_done                                                                                                                                                    ; speaker:u78|cpu_state.cpu_state_add                                                                                                                                ; OSC_50                            ; u1|u1|altpll_component|pll|clk[2] ; 20.000       ; -1.809     ; 0.916      ;
; 17.216 ; i2c_config:u77|i2c_audio_done                                                                                                                                                    ; microphone:u82|cpu_state.cpu_state_idle                                                                                                                            ; OSC_50                            ; u1|u1|altpll_component|pll|clk[2] ; 20.000       ; -1.809     ; 0.912      ;
; 17.423 ; i2c_config:u77|i2c_audio_done                                                                                                                                                    ; speaker:u78|cpu_state.cpu_state_idle                                                                                                                               ; OSC_50                            ; u1|u1|altpll_component|pll|clk[2] ; 20.000       ; -1.809     ; 0.705      ;
; 35.628 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_address_reg0                                    ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.044     ; 4.337      ;
; 35.854 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|lowercase_out[1]                                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.225     ; 3.908      ;
; 35.900 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|lowercase_out[3]                                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.227     ; 3.860      ;
; 35.952 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|lowercase_out[7]                                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.227     ; 3.808      ;
; 36.086 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|lowercase_out[2]                                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.224     ; 3.677      ;
; 36.135 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|lowercase_out[6]                                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.227     ; 3.625      ;
; 36.189 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|lowercase_out[4]                                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.227     ; 3.571      ;
; 36.276 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|lowercase_out[5]                                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.227     ; 3.484      ;
; 36.426 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|lowercase_out[0]                                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.227     ; 3.334      ;
; 36.427 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|state.state_extended                                                                                                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.222     ; 3.338      ;
; 36.454 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|state.state_shift_pressed                                                                                                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.221     ; 3.312      ;
; 36.454 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|state.state_check                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.221     ; 3.312      ;
; 36.706 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|state.state_shift_released                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.222     ; 3.059      ;
; 36.711 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|state.state_break                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.222     ; 3.054      ;
; 36.795 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|state.state_extended_ignorebyte                                                                                                                   ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.222     ; 2.970      ;
; 36.804 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ; ps2_keyboard:u65|state.state_break_check                                                                                                                           ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.221     ; 2.962      ;
; 37.047 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|buf_in[7]                                                                                                                           ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.022     ; 2.918      ;
; 37.047 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|buf_in[6]                                                                                                                           ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.022     ; 2.918      ;
; 37.047 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|buf_in[5]                                                                                                                           ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.022     ; 2.918      ;
; 37.047 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|buf_in[4]                                                                                                                           ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.022     ; 2.918      ;
; 37.047 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|buf_in[3]                                                                                                                           ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.022     ; 2.918      ;
; 37.047 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|buf_in[2]                                                                                                                           ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.022     ; 2.918      ;
; 37.047 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|buf_in[1]                                                                                                                           ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.022     ; 2.918      ;
; 37.047 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|buf_in[0]                                                                                                                           ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.022     ; 2.918      ;
; 37.163 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data1                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.025     ; 2.799      ;
; 37.163 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data2                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.025     ; 2.799      ;
; 37.163 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data3                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.025     ; 2.799      ;
; 37.163 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data4                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.025     ; 2.799      ;
; 37.163 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data5                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.025     ; 2.799      ;
; 37.163 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data6                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.025     ; 2.799      ;
; 37.163 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data7                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.025     ; 2.799      ;
; 37.163 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_parity                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.025     ; 2.799      ;
; 37.232 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_stop                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.026     ; 2.729      ;
; 37.232 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_start                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.026     ; 2.729      ;
; 37.286 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[0] ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.035     ; 2.666      ;
; 37.286 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[1] ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.035     ; 2.666      ;
; 37.286 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[2] ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.035     ; 2.666      ;
; 37.286 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[3] ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.035     ; 2.666      ;
; 37.286 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[4] ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.035     ; 2.666      ;
; 37.322 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.035     ; 2.630      ;
; 37.322 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.035     ; 2.630      ;
; 37.322 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.035     ; 2.630      ;
; 37.322 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.035     ; 2.630      ;
; 37.322 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.035     ; 2.630      ;
; 37.376 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|rd_ptr_lsb                                ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.036     ; 2.575      ;
; 37.430 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[0]    ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.033     ; 2.524      ;
; 37.430 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[1]    ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.033     ; 2.524      ;
; 37.430 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[2]    ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.033     ; 2.524      ;
; 37.430 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[3]    ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.033     ; 2.524      ;
; 37.468 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|state.state_data4                                                                                                                   ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.025     ; 2.494      ;
; 37.521 ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_we_reg                                                        ; ps2_keyboard:u65|ps2_ascii_sync[6]                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.238     ; 2.228      ;
; 37.545 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|state.state_break                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.029     ; 2.413      ;
; 37.566 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|state.state_parity                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.025     ; 2.396      ;
; 37.569 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|state.state_data2                                                                                                                   ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.025     ; 2.393      ;
; 37.571 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|state.state_data6                                                                                                                   ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.025     ; 2.391      ;
; 37.576 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|state.state_data3                                                                                                                   ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.025     ; 2.386      ;
; 37.578 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|empty_dff                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.036     ; 2.373      ;
; 37.578 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|state.state_shift_pressed                                                                                                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.028     ; 2.381      ;
; 37.578 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|state.state_check                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.028     ; 2.381      ;
; 37.579 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|state.state_data1                                                                                                                   ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.025     ; 2.383      ;
; 37.581 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|state.state_data5                                                                                                                   ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.025     ; 2.381      ;
; 37.584 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|state.state_data7                                                                                                                   ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.025     ; 2.378      ;
; 37.584 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|usedw_is_1_dff                            ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.036     ; 2.367      ;
; 37.587 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|consumer_state.state_consumer_validlow                                                                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.029     ; 2.371      ;
; 37.614 ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_we_reg                                                        ; ps2_keyboard:u65|ps2_ascii_sync[5]                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.238     ; 2.135      ;
; 37.626 ; ps2_keyboard:u65|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_bjv:auto_generated|ram_block1a0~porta_address_reg0                                                        ; ps2_keyboard:u65|ps2_ascii_sync[5]                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.235     ; 2.126      ;
; 37.633 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|state.state_clockhigh                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.026     ; 2.328      ;
; 37.667 ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_we_reg                                                        ; ps2_keyboard:u65|state.state_idle                                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.227     ; 2.093      ;
; 37.668 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|state.state_response                                                                                                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.028     ; 2.291      ;
; 37.669 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|state.state_clocklow                                                                                                                ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.026     ; 2.292      ;
; 37.669 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data0                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.026     ; 2.292      ;
; 37.672 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|consumer_state.state_consumer_valid                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.029     ; 2.286      ;
; 37.672 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|state.state_extended_waitnext                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.029     ; 2.286      ;
; 37.672 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|state.state_extended                                                                                                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.029     ; 2.286      ;
; 37.672 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|state.state_break_waitnext                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.029     ; 2.286      ;
; 37.672 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|consumer_state.state_consumer_idle                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.029     ; 2.286      ;
; 37.672 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|state.state_idle                                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.029     ; 2.286      ;
; 37.685 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_history[1]                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.027     ; 2.275      ;
; 37.686 ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_we_reg                                                        ; ps2_keyboard:u65|ps2_ascii_sync[4]                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.232     ; 2.069      ;
; 37.687 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|state.state_break_prevalid                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.028     ; 2.272      ;
; 37.689 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_history[6]                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.027     ; 2.271      ;
; 37.690 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_history[0]                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.027     ; 2.270      ;
; 37.690 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|state.state_valid                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.028     ; 2.269      ;
; 37.691 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_history[5]                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.027     ; 2.269      ;
; 37.692 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_history[4]                                                                                                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.027     ; 2.268      ;
; 37.693 ; synchronizer:u6|out[0]                                                                                                                                                           ; microphone:u82|microphone_sample[23]                                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.035     ; 2.259      ;
; 37.693 ; synchronizer:u6|out[0]                                                                                                                                                           ; microphone:u82|microphone_sample[22]                                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.035     ; 2.259      ;
; 37.693 ; synchronizer:u6|out[0]                                                                                                                                                           ; microphone:u82|microphone_sample[18]                                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.035     ; 2.259      ;
; 37.698 ; synchronizer:u6|out[0]                                                                                                                                                           ; microphone:u82|microphone_sample[19]                                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.037     ; 2.252      ;
; 37.698 ; synchronizer:u6|out[0]                                                                                                                                                           ; microphone:u82|microphone_sample[25]                                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.037     ; 2.252      ;
; 37.698 ; synchronizer:u6|out[0]                                                                                                                                                           ; microphone:u82|microphone_sample[26]                                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.037     ; 2.252      ;
; 37.698 ; synchronizer:u6|out[0]                                                                                                                                                           ; microphone:u82|microphone_sample[27]                                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.037     ; 2.252      ;
; 37.698 ; synchronizer:u6|out[0]                                                                                                                                                           ; microphone:u82|microphone_sample[8]                                                                                                                                ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.037     ; 2.252      ;
; 37.709 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|state.state_prevalid                                                                                                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.028     ; 2.250      ;
; 37.715 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|full_dff                                  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.036     ; 2.236      ;
; 37.715 ; synchronizer:u6|out[0]                                                                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|usedw_is_2_dff                            ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 40.000       ; -0.036     ; 2.236      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.313 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 3.128      ;
; 47.704 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 2.738      ;
; 47.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 2.481      ;
; 48.101 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 2.340      ;
; 48.120 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 2.322      ;
; 48.290 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 2.151      ;
; 48.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.005      ;
; 48.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 1.717      ;
; 48.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 1.684      ;
; 48.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 1.627      ;
; 48.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.439      ;
; 49.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.302      ;
; 49.131 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.301      ;
; 49.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.159      ;
; 49.286 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.146      ;
; 49.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.044      ;
; 49.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 0.752      ;
; 96.113 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a1~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.070      ; 3.966      ;
; 96.129 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a3~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.074      ; 3.954      ;
; 96.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a1~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.073      ; 3.897      ;
; 96.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a3~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.077      ; 3.885      ;
; 96.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.674      ;
; 96.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.674      ;
; 96.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.674      ;
; 96.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.674      ;
; 96.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.674      ;
; 96.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.674      ;
; 96.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.674      ;
; 96.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.674      ;
; 96.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.674      ;
; 96.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                               ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a1~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.073      ; 3.745      ;
; 96.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.605      ;
; 96.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.605      ;
; 96.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.605      ;
; 96.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.605      ;
; 96.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.605      ;
; 96.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.605      ;
; 96.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.605      ;
; 96.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.605      ;
; 96.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.605      ;
; 96.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a39~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.038      ; 3.695      ;
; 96.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                               ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a3~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.077      ; 3.733      ;
; 96.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a53~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.048      ; 3.674      ;
; 96.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a47~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.079      ; 3.682      ;
; 96.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a39~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.041      ; 3.626      ;
; 96.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a53~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.051      ; 3.605      ;
; 96.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a61~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.056      ; 3.600      ;
; 96.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a47~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.082      ; 3.613      ;
; 96.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a61~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.059      ; 3.531      ;
; 96.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a4~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 3.553      ;
; 96.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                               ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a39~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.041      ; 3.492      ;
; 96.584 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a49~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.060      ; 3.485      ;
; 96.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a44~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.070      ; 3.493      ;
; 96.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                               ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a53~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.051      ; 3.471      ;
; 96.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a57~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.057      ; 3.473      ;
; 96.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.321      ;
; 96.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.321      ;
; 96.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.321      ;
; 96.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.321      ;
; 96.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.321      ;
; 96.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.321      ;
; 96.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.321      ;
; 96.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.321      ;
; 96.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.321      ;
; 96.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a42~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.074      ; 3.471      ;
; 96.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                               ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a47~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.082      ; 3.479      ;
; 96.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a55~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.077      ; 3.460      ;
; 96.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a46~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.078      ; 3.461      ;
; 96.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a4~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.102      ; 3.484      ;
; 96.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                    ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a1~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.082      ; 3.454      ;
; 96.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a33~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.061      ; 3.422      ;
; 96.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a10~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.076      ; 3.432      ;
; 96.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                    ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a3~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.086      ; 3.442      ;
; 96.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a49~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.063      ; 3.416      ;
; 96.658 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a35~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.066      ; 3.417      ;
; 96.658 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a44~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.073      ; 3.424      ;
; 96.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a57~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.060      ; 3.404      ;
; 96.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                               ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a61~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.059      ; 3.397      ;
; 96.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.252      ;
; 96.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.252      ;
; 96.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.252      ;
; 96.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.252      ;
; 96.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.252      ;
; 96.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.252      ;
; 96.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.252      ;
; 96.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.252      ;
; 96.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.252      ;
; 96.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a42~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.077      ; 3.402      ;
; 96.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a55~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.080      ; 3.391      ;
; 96.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a46~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.081      ; 3.392      ;
; 96.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a14~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.073      ; 3.365      ;
; 96.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a33~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.064      ; 3.353      ;
; 96.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a10~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.079      ; 3.363      ;
; 96.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a35~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.069      ; 3.348      ;
; 96.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a25~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.087      ; 3.359      ;
; 96.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a18~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.098      ; 3.367      ;
; 96.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a16~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.098      ; 3.352      ;
; 96.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a30~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.097      ; 3.345      ;
; 96.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.156      ;
; 96.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                              ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.156      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'OSC_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.101 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[13]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.226      ; 0.431      ;
; 0.115 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[120]                                                                                                                              ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.220      ; 0.439      ;
; 0.124 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[115]                                                                                                                              ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.242      ; 0.470      ;
; 0.125 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[51]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.241      ; 0.470      ;
; 0.125 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[95]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.239      ; 0.468      ;
; 0.126 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[77]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.238      ; 0.468      ;
; 0.126 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[34]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.237      ; 0.467      ;
; 0.127 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[57]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.239      ; 0.470      ;
; 0.128 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[100]                                                                                                                              ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.242      ; 0.474      ;
; 0.129 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[15]                                                                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.258      ; 0.491      ;
; 0.129 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[10]                                                                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.258      ; 0.491      ;
; 0.130 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[28]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.236      ; 0.470      ;
; 0.130 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[31]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.238      ; 0.472      ;
; 0.131 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[33]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.237      ; 0.472      ;
; 0.131 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[37]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.239      ; 0.474      ;
; 0.134 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[12]                                                                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.258      ; 0.496      ;
; 0.135 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[17]                                                                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.258      ; 0.497      ;
; 0.135 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[121]                                                                                                                              ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.240      ; 0.479      ;
; 0.136 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[36]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.241      ; 0.481      ;
; 0.136 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[9]                                                                                                        ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.227      ; 0.467      ;
; 0.136 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[27]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.226      ; 0.466      ;
; 0.136 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[22]                                                                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.235      ; 0.475      ;
; 0.137 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[6]                                                                                                        ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.227      ; 0.468      ;
; 0.137 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[98]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.238      ; 0.479      ;
; 0.138 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[29]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.226      ; 0.468      ;
; 0.138 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[92]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.237      ; 0.479      ;
; 0.139 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[24]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.227      ; 0.470      ;
; 0.140 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[23]                                                                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.235      ; 0.479      ;
; 0.141 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_twadgen_dual_fft_130:twid_factors|twad_tdlo[6][4]                                                                                                                                  ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|ram_block1a0~portb_address_reg0                                     ; OSC_50       ; OSC_50      ; 0.000        ; 0.230      ; 0.475      ;
; 0.141 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[3]                                                                                                                                    ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.235      ; 0.480      ;
; 0.141 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[21]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.227      ; 0.472      ;
; 0.142 ; serial_receive:u116|uart_data[0]                                                                                                                                                                                                                                             ; serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|dpram_r311:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                  ; OSC_50       ; OSC_50      ; 0.000        ; 0.229      ; 0.475      ;
; 0.142 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[22]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.227      ; 0.473      ;
; 0.142 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[80]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.226      ; 0.472      ;
; 0.142 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[24]                                                                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.235      ; 0.481      ;
; 0.143 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[15]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.226      ; 0.473      ;
; 0.143 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[110]                                                                                                                              ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.226      ; 0.473      ;
; 0.143 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[16]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.225      ; 0.472      ;
; 0.143 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[20]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.237      ; 0.484      ;
; 0.144 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[5]                                                                                                        ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.227      ; 0.475      ;
; 0.144 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[25]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.227      ; 0.475      ;
; 0.145 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[15]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.225      ; 0.474      ;
; 0.146 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[23]                                                                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.258      ; 0.508      ;
; 0.146 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[0]                                                                                                        ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.226      ; 0.476      ;
; 0.146 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[12]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.226      ; 0.476      ;
; 0.146 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[17]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.227      ; 0.477      ;
; 0.146 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[20]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.227      ; 0.477      ;
; 0.147 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[32]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.225      ; 0.476      ;
; 0.147 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[78]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.249      ; 0.500      ;
; 0.147 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[7]                                                                                                        ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.227      ; 0.478      ;
; 0.147 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[26]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.227      ; 0.478      ;
; 0.148 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[79]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.248      ; 0.500      ;
; 0.148 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[8]                                                                                                                                    ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.234      ; 0.486      ;
; 0.148 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[11]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.227      ; 0.479      ;
; 0.148 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[18]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.226      ; 0.478      ;
; 0.148 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[94]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.225      ; 0.477      ;
; 0.149 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[71]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.221      ; 0.474      ;
; 0.149 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[26]                                                                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.257      ; 0.510      ;
; 0.149 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[59]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.225      ; 0.478      ;
; 0.149 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[10]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.227      ; 0.480      ;
; 0.149 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[30]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.227      ; 0.480      ;
; 0.149 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[111]                                                                                                                              ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.225      ; 0.478      ;
; 0.150 ; serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]                                                                                                                        ; serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|dpram_r311:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.224      ; 0.478      ;
; 0.150 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[23]                                                                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.234      ; 0.488      ;
; 0.150 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[19]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.227      ; 0.481      ;
; 0.151 ; serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                                                                                                                        ; serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|dpram_r311:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.224      ; 0.479      ;
; 0.151 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[8]                                                                                                                                    ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.258      ; 0.513      ;
; 0.151 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[4]                                                                                                        ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.226      ; 0.481      ;
; 0.151 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[23]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.226      ; 0.481      ;
; 0.152 ; serial_receive:u116|uart_data[4]                                                                                                                                                                                                                                             ; serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|dpram_r311:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                  ; OSC_50       ; OSC_50      ; 0.000        ; 0.229      ; 0.485      ;
; 0.152 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[41]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.221      ; 0.477      ;
; 0.152 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[24]                                                                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.257      ; 0.513      ;
; 0.152 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[58]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.221      ; 0.477      ;
; 0.152 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[5]                                                                                                                                    ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.235      ; 0.491      ;
; 0.152 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[8]                                                                                                        ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.226      ; 0.482      ;
; 0.152 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[91]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.224      ; 0.480      ;
; 0.153 ; serial_receive:u116|uart_data[1]                                                                                                                                                                                                                                             ; serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|dpram_r311:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                  ; OSC_50       ; OSC_50      ; 0.000        ; 0.229      ; 0.486      ;
; 0.153 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[23]                                                                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.257      ; 0.514      ;
; 0.153 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[47]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.248      ; 0.505      ;
; 0.153 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[26]                                                                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.235      ; 0.492      ;
; 0.154 ; serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                                                                                                                        ; serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|dpram_r311:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.224      ; 0.482      ;
; 0.154 ; serial_receive:u116|uart_data[6]                                                                                                                                                                                                                                             ; serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|dpram_r311:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                  ; OSC_50       ; OSC_50      ; 0.000        ; 0.229      ; 0.487      ;
; 0.154 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[94]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.250      ; 0.508      ;
; 0.154 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[59]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.249      ; 0.507      ;
; 0.154 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[40]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.222      ; 0.480      ;
; 0.154 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[14]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.226      ; 0.484      ;
; 0.155 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[111]                                                                                                                              ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.247      ; 0.506      ;
; 0.155 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[0] ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_address_reg0 ; OSC_50       ; OSC_50      ; 0.000        ; 0.224      ; 0.483      ;
; 0.155 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|at_sink_data_int[14]                                                                                                       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_datain_reg0  ; OSC_50       ; OSC_50      ; 0.000        ; 0.227      ; 0.486      ;
; 0.156 ; serial_receive:u116|uart_data[2]                                                                                                                                                                                                                                             ; serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|dpram_r311:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                  ; OSC_50       ; OSC_50      ; 0.000        ; 0.229      ; 0.489      ;
; 0.156 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|wraddress_a_bus[22]                                                                                                                                   ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0                              ; OSC_50       ; OSC_50      ; 0.000        ; 0.257      ; 0.517      ;
; 0.156 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[46]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.249      ; 0.509      ;
; 0.156 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[42]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.224      ; 0.484      ;
; 0.156 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[85]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.228      ; 0.488      ;
; 0.156 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[22]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.222      ; 0.482      ;
; 0.157 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[64]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[44]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_y[56]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.221      ; 0.482      ;
; 0.157 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc|a_ram_data_in_bus_x[62]                                                                                                                               ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_datain_reg0                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.226      ; 0.487      ;
; 0.157 ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[1] ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_address_reg0 ; OSC_50       ; OSC_50      ; 0.000        ; 0.224      ; 0.485      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u1|u1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.145 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0] ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.226      ; 0.475      ;
; 0.162 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3] ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.226      ; 0.492      ;
; 0.163 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2] ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.226      ; 0.493      ;
; 0.163 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4] ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.226      ; 0.493      ;
; 0.167 ; ps2_keyboard:u65|ps2_serial:u3|buf_in[0]                                                                                                                    ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~porta_datain_reg0  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.215      ; 0.486      ;
; 0.168 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1] ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.226      ; 0.498      ;
; 0.178 ; ps2_keyboard:u65|ps2_serial:u3|buf_in[4]                                                                                                                    ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~porta_datain_reg0  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.215      ; 0.497      ;
; 0.181 ; ps2_keyboard:u65|ps2_serial:u3|state.state_clockhigh                                                                                                        ; ps2_keyboard:u65|ps2_serial:u3|state.state_clockhigh                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2_keyboard:u65|ps2_serial:u3|state.state_clocklow                                                                                                         ; ps2_keyboard:u65|ps2_serial:u3|state.state_clocklow                                                                                                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data0                                                                                                ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data0                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2_keyboard:u65|ps2_serial:u3|consumer_state.state_consumer_valid                                                                                          ; ps2_keyboard:u65|ps2_serial:u3|consumer_state.state_consumer_valid                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2_keyboard:u65|state.state_extended_waitnext                                                                                                              ; ps2_keyboard:u65|state.state_extended_waitnext                                                                                                                                   ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2_keyboard:u65|state.state_break_waitnext                                                                                                                 ; ps2_keyboard:u65|state.state_break_waitnext                                                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[4]                    ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[4]                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[3]                    ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[3]                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[2]                    ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[2]                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[1]                    ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[1]                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[0]                    ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|low_addressa[0]                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; out_port:u81|synchronizer:u2|sync_reg_out[27]                                                                                                               ; out_port:u81|synchronizer:u2|out[27]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; out_port:u81|synchronizer:u2|sync_reg_out[13]                                                                                                               ; out_port:u81|synchronizer:u2|out[13]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|full_dff                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|full_dff                                                ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2_keyboard:u65|shift_actual_out                                                                                                                           ; ps2_keyboard:u65|shift_actual_out                                                                                                                                                ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2_keyboard:u65|state.state_valid                                                                                                                          ; ps2_keyboard:u65|state.state_valid                                                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2_keyboard:u65|state.state_response                                                                                                                       ; ps2_keyboard:u65|state.state_response                                                                                                                                            ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; microphone:u82|clock_8_1k_sync_last                                                                                                                         ; microphone:u82|clock_8_1k_sync_last                                                                                                                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; microphone:u82|AUD_ADCLRCK                                                                                                                                  ; microphone:u82|AUD_ADCLRCK                                                                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; speaker:u78|clock_8_1k_sync_last                                                                                                                            ; speaker:u78|clock_8_1k_sync_last                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; speaker:u78|AUD_DACLRCK                                                                                                                                     ; speaker:u78|AUD_DACLRCK                                                                                                                                                          ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; microphone:u82|sample_avail                                                                                                                                 ; microphone:u82|sample_avail                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; microphone:u82|cpu_state.cpu_state_idle                                                                                                                     ; microphone:u82|cpu_state.cpu_state_idle                                                                                                                                          ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; microphone:u82|cpu_state.cpu_state_response                                                                                                                 ; microphone:u82|cpu_state.cpu_state_response                                                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; speaker:u78|current_sample_played                                                                                                                           ; speaker:u78|current_sample_played                                                                                                                                                ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; speaker:u78|cpu_state.cpu_state_response                                                                                                                    ; speaker:u78|cpu_state.cpu_state_response                                                                                                                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; speaker:u78|current_sample[23]                                                                                                                              ; speaker:u78|current_sample[23]                                                                                                                                                   ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; out_port:u81|synchronizer:u2|sync_reg_out[9]                                                                                                                ; out_port:u81|synchronizer:u2|out[9]                                                                                                                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.048      ; 0.316      ;
; 0.184 ; ps2_keyboard:u65|ps2_serial:u3|buf_in[3]                                                                                                                    ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~porta_datain_reg0  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.215      ; 0.503      ;
; 0.188 ; out_port:u81|synchronizer:u2|sync_reg_out[31]                                                                                                               ; out_port:u81|synchronizer:u2|out[31]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; ps2_keyboard:u65|ps2_serial:u3|state.state_data3                                                                                                            ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data4                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; ps2_keyboard:u65|ps2_serial:u3|state.state_data5                                                                                                            ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data6                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; speaker:u78|play_state.play_state_pulse0                                                                                                                    ; speaker:u78|play_state.play_state_pulse1                                                                                                                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; microphone:u82|count[0]                                                                                                                                     ; microphone:u82|count[0]                                                                                                                                                          ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; microphone:u82|shift_reg[23]                                                                                                                                ; microphone:u82|microphone_sample[31]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; out_port:u81|synchronizer:u2|sync_reg_out[21]                                                                                                               ; out_port:u81|synchronizer:u2|out[21]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; out_port:u81|synchronizer:u2|sync_reg_out[22]                                                                                                               ; out_port:u81|synchronizer:u2|out[22]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; speaker:u78|shift_reg[9]                                                                                                                                    ; speaker:u78|shift_reg[10]                                                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; ps2_keyboard:u65|ps2_serial:u3|state.state_data1                                                                                                            ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data2                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|rd_ptr_lsb                         ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|rd_ptr_lsb                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ps2_keyboard:u65|ps2_serial:u3|buf_in[7]                                                                                                                    ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~porta_datain_reg0  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.215      ; 0.508      ;
; 0.189 ; ps2_keyboard:u65|state.state_valid                                                                                                                          ; ps2_keyboard:u65|state.state_response                                                                                                                                            ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; microphone:u82|synchronizer:u1|sync_reg_out[0]                                                                                                              ; microphone:u82|synchronizer:u1|out[0]                                                                                                                                            ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; microphone:u82|mic_state.mic_state_pulse0                                                                                                                   ; microphone:u82|mic_state.mic_state_pulse1                                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; speaker:u78|AUD_XCK                                                                                                                                         ; speaker:u78|AUD_XCK                                                                                                                                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; speaker:u78|synchronizer:u1|sync_reg_out[0]                                                                                                                 ; speaker:u78|synchronizer:u1|out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; out_port:u81|synchronizer:u2|sync_reg_out[28]                                                                                                               ; out_port:u81|synchronizer:u2|out[28]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; out_port:u81|synchronizer:u2|sync_reg_out[20]                                                                                                               ; out_port:u81|synchronizer:u2|out[20]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; out_port:u81|synchronizer:u2|sync_reg_out[24]                                                                                                               ; out_port:u81|synchronizer:u2|out[24]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; out_port:u81|synchronizer:u2|sync_reg_out[26]                                                                                                               ; out_port:u81|synchronizer:u2|out[26]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; out_port:u81|synchronizer:u2|sync_reg_out[14]                                                                                                               ; out_port:u81|synchronizer:u2|out[14]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; out_port:u81|synchronizer:u2|sync_reg_out[12]                                                                                                               ; out_port:u81|synchronizer:u2|out[12]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; out_port:u81|synchronizer:u2|sync_reg_out[8]                                                                                                                ; out_port:u81|synchronizer:u2|out[8]                                                                                                                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; speaker:u78|current_sample[1]                                                                                                                               ; speaker:u78|shift_reg[1]                                                                                                                                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; speaker:u78|current_sample[2]                                                                                                                               ; speaker:u78|shift_reg[2]                                                                                                                                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; speaker:u78|shift_reg[2]                                                                                                                                    ; speaker:u78|shift_reg[3]                                                                                                                                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; speaker:u78|shift_reg[14]                                                                                                                                   ; speaker:u78|shift_reg[15]                                                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; speaker:u78|shift_reg[21]                                                                                                                                   ; speaker:u78|shift_reg[22]                                                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; speaker:u78|shift_reg[22]                                                                                                                                   ; speaker:u78|shift_reg[23]                                                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; ps2_keyboard:u65|ps2_serial:u3|state.state_data4                                                                                                            ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data5                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; ps2_keyboard:u65|ps2_serial:u3|state.state_data6                                                                                                            ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data7                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; ps2_keyboard:u65|ps2_serial:u3|state.state_data7                                                                                                            ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_parity                                                                                                                    ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; out_port:u83|synchronizer:u2|sync_reg_out[0]                                                                                                                ; out_port:u83|synchronizer:u2|out[0]                                                                                                                                              ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; out_port:u81|synchronizer:u2|sync_reg_out[29]                                                                                                               ; out_port:u81|synchronizer:u2|out[29]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; speaker:u78|shift_reg[7]                                                                                                                                    ; speaker:u78|shift_reg[8]                                                                                                                                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; speaker:u78|shift_reg[15]                                                                                                                                   ; speaker:u78|shift_reg[16]                                                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; speaker:u78|shift_reg[20]                                                                                                                                   ; speaker:u78|shift_reg[21]                                                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; microphone:u82|cpu_state.cpu_state_idle                                                                                                                     ; microphone:u82|cpu_state.cpu_state_response                                                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; ps2_keyboard:u65|ps2_serial:u3|buf_in[1]                                                                                                                    ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~porta_datain_reg0  ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.215      ; 0.510      ;
; 0.191 ; ps2_keyboard:u65|state.state_extended                                                                                                                       ; ps2_keyboard:u65|state.state_extended_waitnext                                                                                                                                   ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; microphone:u82|shift_reg[17]                                                                                                                                ; microphone:u82|microphone_sample[25]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; microphone:u82|shift_reg[7]                                                                                                                                 ; microphone:u82|microphone_sample[15]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; microphone:u82|shift_reg[4]                                                                                                                                 ; microphone:u82|microphone_sample[12]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; speaker:u78|shift_reg[12]                                                                                                                                   ; speaker:u78|shift_reg[13]                                                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.316      ;
; 0.193 ; microphone:u82|shift_reg[2]                                                                                                                                 ; microphone:u82|shift_reg[3]                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; microphone:u82|shift_reg[4]                                                                                                                                 ; microphone:u82|shift_reg[5]                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; microphone:u82|shift_reg[5]                                                                                                                                 ; microphone:u82|microphone_sample[13]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; microphone:u82|shift_reg[18]                                                                                                                                ; microphone:u82|microphone_sample[26]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; microphone:u82|shift_reg[18]                                                                                                                                ; microphone:u82|shift_reg[19]                                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; microphone:u82|shift_reg[20]                                                                                                                                ; microphone:u82|microphone_sample[28]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; microphone:u82|shift_reg[2]                                                                                                                                 ; microphone:u82|microphone_sample[10]                                                                                                                                             ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; speaker:u78|shift_reg[8]                                                                                                                                    ; speaker:u78|shift_reg[9]                                                                                                                                                         ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; speaker:u78|shift_reg[17]                                                                                                                                   ; speaker:u78|shift_reg[18]                                                                                                                                                        ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.317      ;
; 0.194 ; microphone:u82|shift_reg[7]                                                                                                                                 ; microphone:u82|shift_reg[8]                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; microphone:u82|shift_reg[17]                                                                                                                                ; microphone:u82|shift_reg[18]                                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; microphone:u82|shift_reg[20]                                                                                                                                ; microphone:u82|shift_reg[21]                                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; microphone:u82|cpu_state.cpu_state_response                                                                                                                 ; microphone:u82|microphone_response                                                                                                                                               ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_history[5]                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_history[4]                                                                                                                                ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.320      ;
; 0.195 ; microphone:u82|shift_reg[5]                                                                                                                                 ; microphone:u82|shift_reg[6]                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; speaker:u78|cpu_state.cpu_state_response                                                                                                                    ; speaker:u78|speaker_response                                                                                                                                                     ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.319      ;
; 0.195 ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_history[2]                                                                                                           ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_history[1]                                                                                                                                ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; ps2_keyboard:u65|state.state_break                                                                                                                          ; ps2_keyboard:u65|state.state_break_waitnext                                                                                                                                      ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.042      ; 0.321      ;
; 0.196 ; microphone:u82|cpu_state.cpu_state_response                                                                                                                 ; microphone:u82|cpu_state.cpu_state_consume                                                                                                                                       ; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 0.000        ; 0.040      ; 0.320      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u1|u1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                                                             ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.150 ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|dpram_0411:FIFOram|altsyncram_u3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.223      ; 0.477      ;
; 0.160 ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|dpram_0411:FIFOram|altsyncram_u3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.223      ; 0.487      ;
; 0.167 ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|dpram_0411:FIFOram|altsyncram_u3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.223      ; 0.494      ;
; 0.171 ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|dpram_0411:FIFOram|altsyncram_u3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.223      ; 0.498      ;
; 0.174 ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|dpram_0411:FIFOram|altsyncram_u3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.223      ; 0.501      ;
; 0.180 ; in_port:u141|synchronizer:u1|sync_reg_out[18]                                                                                            ; in_port:u141|synchronizer:u1|out[18]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|a_fefifo_c6e:fifo_state|b_full      ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|a_fefifo_c6e:fifo_state|b_full                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; out_port:u46|synchronizer:u2|sync_reg_out[2]                                                                                             ; out_port:u46|synchronizer:u2|out[2]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; out_port:u46|synchronizer:u2|sync_reg_out[3]                                                                                             ; out_port:u46|synchronizer:u2|out[3]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; vga:u86|VGA_CLK                                                                                                                          ; vga:u86|VGA_CLK                                                                                                                                                                     ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; out_port:u71|register:u1|data_out[0]                                                                                                     ; out_port:u71|register:u1|data_out[0]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; out_port:u73|register:u1|data_out[0]                                                                                                     ; out_port:u73|register:u1|data_out[0]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; out_port:u112|register:u1|data_out[0]                                                                                                    ; out_port:u112|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; out_port:u110|register:u1|data_out[0]                                                                                                    ; out_port:u110|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; out_port:u132|register:u1|data_out[0]                                                                                                    ; out_port:u132|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; out_port:u138|register:u1|data_out[0]                                                                                                    ; out_port:u138|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; out_port:u137|register:u1|data_out[0]                                                                                                    ; out_port:u137|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; out_port:u136|register:u1|data_out[0]                                                                                                    ; out_port:u136|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; in_port:u76|synchronizer:u1|sync_reg_out[17]                                                                                             ; in_port:u76|synchronizer:u1|out[17]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; camera:u124|state.state_frame_record5                                                                                                    ; camera:u124|state.state_frame_record5                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; out_port:u125|register:u1|data_out[0]                                                                                                    ; out_port:u125|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; camera:u124|cpu_state.cpu_state_reset                                                                                                    ; camera:u124|cpu_state.cpu_state_reset                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; camera:u124|cpu_state.cpu_state_ack                                                                                                      ; camera:u124|cpu_state.cpu_state_ack                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; camera:u124|cpu_state.cpu_state_start                                                                                                    ; camera:u124|cpu_state.cpu_state_start                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; camera:u124|state.state_idle                                                                                                             ; camera:u124|state.state_idle                                                                                                                                                        ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; camera:u124|halfdone                                                                                                                     ; camera:u124|halfdone                                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; camera:u124|state.state_wait_frame_begin                                                                                                 ; camera:u124|state.state_wait_frame_begin                                                                                                                                            ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; camera:u124|camera_abs_y_pos[0]                                                                                                          ; camera:u124|camera_abs_y_pos[0]                                                                                                                                                     ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; out_port:u66|register:u1|data_out[0]                                                                                                     ; out_port:u66|register:u1|data_out[0]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; out_port:u117|register:u1|data_out[0]                                                                                                    ; out_port:u117|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; out_port:u97|register:u1|data_out[0]                                                                                                     ; out_port:u97|register:u1|data_out[0]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; out_port:u104|register:u1|data_out[0]                                                                                                    ; out_port:u104|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; out_port:u60|register:u1|data_out[0]                                                                                                     ; out_port:u60|register:u1|data_out[0]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; out_port:u83|register:u1|data_out[0]                                                                                                     ; out_port:u83|register:u1|data_out[0]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; out_port:u79|register:u1|data_out[0]                                                                                                     ; out_port:u79|register:u1|data_out[0]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; out_port:u121|register:u1|data_out[0]                                                                                                    ; out_port:u121|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:u86|state.state_write                                                                                                                ; vga:u86|state.state_write                                                                                                                                                           ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:u86|return_to_write                                                                                                                  ; vga:u86|return_to_write                                                                                                                                                             ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:u86|vga_response                                                                                                                     ; vga:u86|vga_response                                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; out_port:u87|register:u1|data_out[0]                                                                                                     ; out_port:u87|register:u1|data_out[0]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:u86|cpu_done                                                                                                                         ; vga:u86|cpu_done                                                                                                                                                                    ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:u86|state.state_camera                                                                                                               ; vga:u86|state.state_camera                                                                                                                                                          ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; out_port:u130|register:u1|data_out[0]                                                                                                    ; out_port:u130|register:u1|data_out[0]                                                                                                                                               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; out_port:u63|register:u1|data_out[0]                                                                                                     ; out_port:u63|register:u1|data_out[0]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; vga:u86|SRAM_OE_N                                                                                                                        ; vga:u86|SRAM_OE_N                                                                                                                                                                   ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; out_port:u89|register:u1|data_out[0]                                                                                                     ; out_port:u89|register:u1|data_out[0]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; camera:u124|data_valid                                                                                                                   ; camera:u124|data_valid                                                                                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; camera:u124|byte_counter[0]                                                                                                              ; camera:u124|byte_counter[0]                                                                                                                                                         ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; camera:u124|byte_counter[1]                                                                                                              ; camera:u124|byte_counter[1]                                                                                                                                                         ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; camera:u124|camera_y_pos[0]                                                                                                              ; camera:u124|camera_y_pos[0]                                                                                                                                                         ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; in_port:u100|synchronizer:u1|sync_reg_out[6]                                                                                             ; in_port:u100|synchronizer:u1|out[6]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.316      ;
; 0.183 ; out_port:u46|synchronizer:u2|sync_reg_out[6]                                                                                             ; out_port:u46|synchronizer:u2|out[6]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.316      ;
; 0.187 ; out_port:u45|synchronizer:u2|sync_reg_out[17]                                                                                            ; out_port:u45|synchronizer:u2|out[17]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; out_port:u51|synchronizer:u2|sync_reg_out[5]                                                                                             ; out_port:u51|synchronizer:u2|out[5]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; in_port:u141|synchronizer:u1|sync_reg_out[4]                                                                                             ; in_port:u141|synchronizer:u1|out[4]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; control:u142|state.state_mult6                                                                                                           ; control:u142|state.state_mult7                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; control:u142|state.state_div8                                                                                                            ; control:u142|state.state_div9                                                                                                                                                       ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; control:u142|state.state_div10                                                                                                           ; control:u142|state.state_div11                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; control:u142|state.state_div11                                                                                                           ; control:u142|state.state_div12                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; control:u142|state.state_div13                                                                                                           ; control:u142|state.state_div14                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; in_port:u140|synchronizer:u1|sync_reg_out[15]                                                                                            ; in_port:u140|synchronizer:u1|out[15]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; in_port:u140|synchronizer:u1|sync_reg_out[27]                                                                                            ; in_port:u140|synchronizer:u1|out[27]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; in_port:u76|synchronizer:u1|sync_reg_out[1]                                                                                              ; in_port:u76|synchronizer:u1|out[1]                                                                                                                                                  ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; out_port:u51|synchronizer:u2|sync_reg_out[8]                                                                                             ; out_port:u51|synchronizer:u2|out[8]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; out_port:u56|synchronizer:u2|sync_reg_out[12]                                                                                            ; out_port:u56|synchronizer:u2|out[12]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; out_port:u56|synchronizer:u2|sync_reg_out[14]                                                                                            ; out_port:u56|synchronizer:u2|out[14]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; synchronizer:u3|sync_reg_out[0]                                                                                                          ; synchronizer:u3|out[0]                                                                                                                                                              ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; out_port:u45|synchronizer:u2|sync_reg_out[12]                                                                                            ; out_port:u45|synchronizer:u2|out[12]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; out_port:u51|synchronizer:u2|sync_reg_out[0]                                                                                             ; out_port:u51|synchronizer:u2|out[0]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; control:u142|state.state_div16                                                                                                           ; control:u142|state.state_div17                                                                                                                                                      ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; in_port:u141|synchronizer:u1|sync_reg_out[16]                                                                                            ; in_port:u141|synchronizer:u1|out[16]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; in_port:u141|synchronizer:u1|sync_reg_out[23]                                                                                            ; in_port:u141|synchronizer:u1|out[23]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; in_port:u140|synchronizer:u1|sync_reg_out[20]                                                                                            ; in_port:u140|synchronizer:u1|out[20]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; in_port:u141|synchronizer:u1|sync_reg_out[27]                                                                                            ; in_port:u141|synchronizer:u1|out[27]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; out_port:u51|synchronizer:u2|sync_reg_out[6]                                                                                             ; out_port:u51|synchronizer:u2|out[6]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; out_port:u56|synchronizer:u2|sync_reg_out[8]                                                                                             ; out_port:u56|synchronizer:u2|out[8]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; out_port:u56|synchronizer:u2|sync_reg_out[15]                                                                                            ; out_port:u56|synchronizer:u2|out[15]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; in_port:u85|synchronizer:u1|sync_reg_out[9]                                                                                              ; in_port:u85|synchronizer:u1|out[9]                                                                                                                                                  ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; in_port:u58|synchronizer:u1|sync_reg_out[21]                                                                                             ; in_port:u58|synchronizer:u1|out[21]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; in_port:u107|synchronizer:u1|sync_reg_out[4]                                                                                             ; in_port:u107|synchronizer:u1|out[4]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; in_port:u58|synchronizer:u1|sync_reg_out[1]                                                                                              ; in_port:u58|synchronizer:u1|out[1]                                                                                                                                                  ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; in_port:u140|synchronizer:u1|sync_reg_out[1]                                                                                             ; in_port:u140|synchronizer:u1|out[1]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; in_port:u99|synchronizer:u1|sync_reg_out[2]                                                                                              ; in_port:u99|synchronizer:u1|out[2]                                                                                                                                                  ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; in_port:u122|synchronizer:u1|sync_reg_out[0]                                                                                             ; in_port:u122|synchronizer:u1|out[0]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; in_port:u103|synchronizer:u1|sync_reg_out[0]                                                                                             ; in_port:u103|synchronizer:u1|out[0]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; out_port:u128|synchronizer:u2|sync_reg_out[4]                                                                                            ; out_port:u128|synchronizer:u2|out[4]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; out_port:u127|synchronizer:u2|sync_reg_out[5]                                                                                            ; out_port:u127|synchronizer:u2|out[5]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; out_port:u45|synchronizer:u2|sync_reg_out[4]                                                                                             ; out_port:u45|synchronizer:u2|out[4]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; out_port:u45|synchronizer:u2|sync_reg_out[11]                                                                                            ; out_port:u45|synchronizer:u2|out[11]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; out_port:u45|synchronizer:u2|sync_reg_out[14]                                                                                            ; out_port:u45|synchronizer:u2|out[14]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; control:u142|state.state_div7                                                                                                            ; control:u142|state.state_div8                                                                                                                                                       ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; in_port:u85|synchronizer:u1|sync_reg_out[13]                                                                                             ; in_port:u85|synchronizer:u1|out[13]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; in_port:u76|synchronizer:u1|sync_reg_out[16]                                                                                             ; in_port:u76|synchronizer:u1|out[16]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; in_port:u76|synchronizer:u1|sync_reg_out[26]                                                                                             ; in_port:u76|synchronizer:u1|out[26]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; in_port:u141|synchronizer:u1|sync_reg_out[28]                                                                                            ; in_port:u141|synchronizer:u1|out[28]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; in_port:u140|synchronizer:u1|sync_reg_out[12]                                                                                            ; in_port:u140|synchronizer:u1|out[12]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; out_port:u56|synchronizer:u2|sync_reg_out[6]                                                                                             ; out_port:u56|synchronizer:u2|out[6]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; out_port:u56|synchronizer:u2|sync_reg_out[7]                                                                                             ; out_port:u56|synchronizer:u2|out[7]                                                                                                                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; out_port:u56|synchronizer:u2|sync_reg_out[13]                                                                                            ; out_port:u56|synchronizer:u2|out[13]                                                                                                                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.316      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.319      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.319      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.319      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.321      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.321      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.320      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.320      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.323      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.324      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.326      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.326      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.326      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.332      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.333      ;
; 0.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.345      ;
; 0.252 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.378      ;
; 0.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.381      ;
; 0.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.383      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.387      ;
; 0.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.388      ;
; 0.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.388      ;
; 0.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.388      ;
; 0.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.389      ;
; 0.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.391      ;
; 0.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.391      ;
; 0.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.390      ;
; 0.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.392      ;
; 0.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.392      ;
; 0.266 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.392      ;
; 0.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.398      ;
; 0.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.401      ;
; 0.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.403      ;
; 0.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.405      ;
; 0.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.412      ;
; 0.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.413      ;
; 0.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.415      ;
; 0.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.427      ;
; 0.303 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.430      ;
; 0.307 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.434      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.438      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.439      ;
; 0.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.440      ;
; 0.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.440      ;
; 0.315 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.442      ;
; 0.315 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.442      ;
; 0.316 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.443      ;
; 0.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.446      ;
; 0.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.449      ;
; 0.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.450      ;
; 0.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.451      ;
; 0.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.455      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.467      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.482      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.483      ;
; 0.358 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.486      ;
; 0.359 ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.485      ;
; 0.368 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.495      ;
; 0.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.497      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.504      ;
; 0.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.505      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.517      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.525      ;
; 0.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.534      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.546      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.550      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                               ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.549      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.559      ;
; 0.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.560      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.566      ;
; 0.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.568      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u1|u1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                            ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                                                                                     ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10                         ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT1                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT2                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT3                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT4                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT5                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT6                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT7                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT8                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT9                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT10               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT11               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT12               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT13               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT14               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT15               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT16               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT17               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT18               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT19               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT20               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT21               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT22               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT23               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.551 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT24               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.014      ; 1.335      ;
; 8.575 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[2]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.067     ; 1.345      ;
; 8.575 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[1]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.067     ; 1.345      ;
; 8.575 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[3]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.067     ; 1.345      ;
; 8.575 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[4]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.067     ; 1.345      ;
; 8.575 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[5]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.067     ; 1.345      ;
; 8.575 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[6]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.067     ; 1.345      ;
; 8.575 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[7]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.067     ; 1.345      ;
; 8.575 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[8]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.067     ; 1.345      ;
; 8.575 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[9]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.067     ; 1.345      ;
; 8.575 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[10]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.067     ; 1.345      ;
; 8.575 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[11]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.067     ; 1.345      ;
; 8.575 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[12]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; -0.067     ; 1.345      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10                         ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT1                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT2                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT3                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT4                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT5                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT6                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT7                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT8                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT9                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT10               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT11               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT12               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT13               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT14               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT15               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT16               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT17               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT18               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT19               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT20               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT21               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT22               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT23               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.580 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT24               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.022      ; 1.314      ;
; 8.596 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.035      ; 1.311      ;
; 8.596 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.035      ; 1.311      ;
; 8.596 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.035      ; 1.311      ;
; 8.596 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.035      ; 1.311      ;
; 8.596 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.035      ; 1.311      ;
; 8.596 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.035      ; 1.311      ;
; 8.596 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.035      ; 1.311      ;
; 8.596 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.035      ; 1.311      ;
; 8.596 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10                         ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.035      ; 1.311      ;
; 8.596 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT1                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.035      ; 1.311      ;
; 8.596 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT2                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.035      ; 1.311      ;
; 8.596 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT3                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.035      ; 1.311      ;
; 8.596 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT4                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.035      ; 1.311      ;
; 8.596 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT5                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.035      ; 1.311      ;
; 8.596 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT6                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.035      ; 1.311      ;
; 8.596 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT7                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.035      ; 1.311      ;
; 8.596 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT8                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.035      ; 1.311      ;
; 8.596 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT9                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.035      ; 1.311      ;
; 8.596 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT10               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.035      ; 1.311      ;
; 8.596 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT11               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.035      ; 1.311      ;
; 8.596 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT12               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.035      ; 1.311      ;
; 8.596 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|mac_out10~DATAOUT13               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 10.000       ; 0.035      ; 1.311      ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'OSC_50'                                                                                                                                                                                                                                                ;
+--------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.661 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[3]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.283      ;
; 15.661 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[3]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.283      ;
; 15.661 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[33]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.283      ;
; 15.661 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[33]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.283      ;
; 15.661 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[15]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.283      ;
; 15.661 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[23]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.283      ;
; 15.661 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[23]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.283      ;
; 15.661 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[34]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.283      ;
; 15.661 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[34]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.283      ;
; 15.661 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[24]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.283      ;
; 15.661 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[24]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.283      ;
; 15.661 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[28]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.283      ;
; 15.661 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[36]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.283      ;
; 15.661 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[36]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.283      ;
; 15.661 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[37]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.283      ;
; 15.661 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[22]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.283      ;
; 15.661 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[22]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.283      ;
; 15.661 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[6]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.283      ;
; 15.661 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[6]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.283      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1|sink_stall_reg    ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_stall_s                   ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_out_state.normal          ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1|source_stall_reg  ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|sink_out_state.empty_and_ready ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[0]                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[1]                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[2]                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[3]                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[4]                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[5]                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[6]                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[7]                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[8]                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|out_cnt[9]                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|send_sop_s                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1|stall_reg         ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|send_eop_s                     ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|sink_ready_ctrl_d                                                                              ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|sop                                                                                            ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|source_stall_d                                                                                 ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|was_stalled                ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.283      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|valid_ctrl_int             ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.283      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|valid_ctrl_int1            ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.283      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|first_data                 ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.283      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[17]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.044     ; 4.281      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[4]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.044     ; 4.281      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[5]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.044     ; 4.281      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[1]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.044     ; 4.281      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[0]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.044     ; 4.281      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[3]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[2]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[33]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[21]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[21]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.283      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[21]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[20]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.283      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[20]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.283      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[20]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.283      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[19]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.044     ; 4.281      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[18]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.044     ; 4.281      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[7]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.283      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[7]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.283      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[7]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.283      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[15]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.283      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[15]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.283      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[14]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.044     ; 4.281      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[13]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.283      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[13]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[13]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[12]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[12]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[12]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[16]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[16]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.044     ; 4.281      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[16]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[23]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.283      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[11]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.044     ; 4.281      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[10]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.044     ; 4.281      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[8]                ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[8]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.044     ; 4.281      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[8]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[9]          ; OSC_50       ; OSC_50      ; 20.000       ; -0.044     ; 4.281      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[34]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[35]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.044     ; 4.281      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[32]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[32]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.044     ; 4.281      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[32]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[27]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[27]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.283      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[27]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.043     ; 4.282      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[26]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.283      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[26]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.283      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[26]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.283      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[25]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.044     ; 4.281      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[24]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.283      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[31]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.283      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int1[31]              ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.283      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[31]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.283      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|at_source_data[30]         ; OSC_50       ; OSC_50      ; 20.000       ; -0.044     ; 4.281      ;
; 15.662 ; fft:u131|force_reset ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1|data_int[28]               ; OSC_50       ; OSC_50      ; 20.000       ; -0.042     ; 4.283      ;
+--------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 0.804      ;
; 98.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.439      ;
; 98.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.439      ;
; 98.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.439      ;
; 98.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.439      ;
; 98.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.385      ;
; 98.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.385      ;
; 98.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.385      ;
; 98.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.385      ;
; 98.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.385      ;
; 98.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.385      ;
; 98.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.385      ;
; 98.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.385      ;
; 98.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.385      ;
; 98.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.197      ;
; 98.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.089      ;
; 98.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.089      ;
; 98.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.019      ;
; 98.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.019      ;
; 98.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.019      ;
; 98.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.019      ;
; 98.983 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.959      ;
; 99.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.936      ;
; 99.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.936      ;
; 99.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.936      ;
; 99.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.936      ;
; 99.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.929      ;
; 99.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.929      ;
; 99.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.929      ;
; 99.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.929      ;
; 99.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.929      ;
; 99.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.929      ;
; 99.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.929      ;
; 99.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.929      ;
; 99.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.929      ;
; 99.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.929      ;
; 99.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.929      ;
; 99.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.929      ;
; 99.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.929      ;
; 99.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.929      ;
; 99.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.872      ;
; 99.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.872      ;
; 99.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.872      ;
; 99.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.872      ;
; 99.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.872      ;
; 99.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.872      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.801      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.801      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.801      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.801      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.801      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.801      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.801      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.801      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.801      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.801      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.801      ;
; 99.143 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.801      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.683      ;
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.683      ;
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.683      ;
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.683      ;
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.683      ;
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.683      ;
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.683      ;
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.683      ;
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.683      ;
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.683      ;
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.683      ;
; 0.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.683      ;
; 0.653  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.778      ;
; 0.653  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.778      ;
; 0.653  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.778      ;
; 0.653  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.778      ;
; 0.653  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.778      ;
; 0.653  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.778      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.820      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.820      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.820      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.820      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.820      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.820      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.820      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.820      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.820      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.820      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.820      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.820      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.820      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.820      ;
; 0.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.825      ;
; 0.706  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.834      ;
; 0.706  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.834      ;
; 0.706  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.834      ;
; 0.706  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.834      ;
; 0.771  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.899      ;
; 0.771  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.899      ;
; 0.771  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.899      ;
; 0.771  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.899      ;
; 0.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.963      ;
; 0.848  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.963      ;
; 0.944  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.059      ;
; 1.094  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.210      ;
; 1.094  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.210      ;
; 1.094  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.210      ;
; 1.094  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.210      ;
; 1.094  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.210      ;
; 1.094  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.210      ;
; 1.094  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.210      ;
; 1.094  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.210      ;
; 1.094  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.210      ;
; 1.122  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.247      ;
; 1.122  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.247      ;
; 1.122  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.247      ;
; 1.122  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.247      ;
; 50.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                               ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.536      ; 0.708      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u1|u1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                             ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                                                                                     ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.800 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[0]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.030      ; 0.914      ;
; 0.800 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[1]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.030      ; 0.914      ;
; 0.800 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[2]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.030      ; 0.914      ;
; 0.800 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[3]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.030      ; 0.914      ;
; 0.800 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[4]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.030      ; 0.914      ;
; 0.800 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[5]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.030      ; 0.914      ;
; 0.800 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[6]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.030      ; 0.914      ;
; 0.800 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[7]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.030      ; 0.914      ;
; 0.800 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[8]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.030      ; 0.914      ;
; 0.800 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[9]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.030      ; 0.914      ;
; 0.800 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[10]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.030      ; 0.914      ;
; 0.800 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[11]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.030      ; 0.914      ;
; 0.800 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[12]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.030      ; 0.914      ;
; 0.827 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[1]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 0.937      ;
; 0.827 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[0]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 0.937      ;
; 0.827 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[2]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 0.937      ;
; 0.827 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[3]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 0.937      ;
; 0.827 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[4]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 0.937      ;
; 0.827 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[5]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 0.937      ;
; 0.827 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[6]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 0.937      ;
; 0.827 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[7]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 0.937      ;
; 0.827 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[8]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 0.937      ;
; 0.827 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[9]                                                 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 0.937      ;
; 0.827 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[10]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 0.937      ;
; 0.827 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[11]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 0.937      ;
; 0.827 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[12]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.026      ; 0.937      ;
; 0.837 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[13]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.032      ; 0.953      ;
; 0.837 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[14]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.032      ; 0.953      ;
; 0.837 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[15]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.032      ; 0.953      ;
; 0.837 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[16]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.032      ; 0.953      ;
; 0.837 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[17]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.032      ; 0.953      ;
; 0.837 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[18]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.032      ; 0.953      ;
; 0.837 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[19]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.032      ; 0.953      ;
; 0.837 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[20]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.032      ; 0.953      ;
; 0.837 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[21]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.032      ; 0.953      ;
; 0.837 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[22]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.032      ; 0.953      ;
; 0.837 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[23]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.032      ; 0.953      ;
; 0.837 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[24]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.032      ; 0.953      ;
; 0.837 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[25]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.032      ; 0.953      ;
; 0.837 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[26]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.032      ; 0.953      ;
; 0.865 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[13]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 0.983      ;
; 0.865 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[14]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 0.983      ;
; 0.865 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[15]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 0.983      ;
; 0.865 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[16]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 0.983      ;
; 0.865 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[17]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 0.983      ;
; 0.865 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[18]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 0.983      ;
; 0.865 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[19]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 0.983      ;
; 0.865 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[20]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 0.983      ;
; 0.865 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[21]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 0.983      ;
; 0.865 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[22]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 0.983      ;
; 0.865 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[23]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 0.983      ;
; 0.865 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[24]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 0.983      ;
; 0.865 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[25]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 0.983      ;
; 0.865 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[26]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 0.983      ;
; 0.876 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[13]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 0.978      ;
; 0.876 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[14]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 0.978      ;
; 0.876 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[15]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 0.978      ;
; 0.876 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[16]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 0.978      ;
; 0.876 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[17]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 0.978      ;
; 0.876 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[18]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 0.978      ;
; 0.876 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[19]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 0.978      ;
; 0.876 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[20]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 0.978      ;
; 0.876 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[21]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 0.978      ;
; 0.876 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[22]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 0.978      ;
; 0.876 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[23]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 0.978      ;
; 0.876 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[24]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 0.978      ;
; 0.876 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[25]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 0.978      ;
; 0.876 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|dffe8a[26]                                                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 0.978      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT0 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT1 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT2 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT3 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT4 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT5 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT6 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_mult9~OBSERVABLEDATAA_REGOUT7 ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10                         ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT1                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT2                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT3                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT4                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT5                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT6                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT7                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT8                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT9                ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT10               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT11               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT12               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT13               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT14               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT15               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT16               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT17               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT18               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT19               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT20               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT21               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT22               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
; 0.907 ; synchronizer:u4|out[0] ; camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|mac_out10~DATAOUT23               ; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 0.000        ; -0.004     ; 0.780      ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'OSC_50'                                                                                                                                                                                                                                                     ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RESET                                     ; OSC_50       ; OSC_50      ; 0.000        ; 0.049      ; 3.080      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|current_state.s_WAIT_REQUEST                                                                                                          ; OSC_50       ; OSC_50      ; 0.000        ; 0.049      ; 3.080      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|current_state.s_READ_FIRST_WORD                                                                                                       ; OSC_50       ; OSC_50      ; 0.000        ; 0.049      ; 3.080      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_csd_reg               ; OSC_50       ; OSC_50      ; 0.000        ; 0.054      ; 3.085      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[42]              ; OSC_50       ; OSC_50      ; 0.000        ; 0.062      ; 3.093      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[43]              ; OSC_50       ; OSC_50      ; 0.000        ; 0.062      ; 3.093      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[44]              ; OSC_50       ; OSC_50      ; 0.000        ; 0.062      ; 3.093      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[45]              ; OSC_50       ; OSC_50      ; 0.000        ; 0.062      ; 3.093      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[46]              ; OSC_50       ; OSC_50      ; 0.000        ; 0.062      ; 3.093      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[47]              ; OSC_50       ; OSC_50      ; 0.000        ; 0.062      ; 3.093      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[48]              ; OSC_50       ; OSC_50      ; 0.000        ; 0.062      ; 3.093      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[49]              ; OSC_50       ; OSC_50      ; 0.000        ; 0.062      ; 3.093      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[50]              ; OSC_50       ; OSC_50      ; 0.000        ; 0.062      ; 3.093      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[51]              ; OSC_50       ; OSC_50      ; 0.000        ; 0.062      ; 3.093      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[52]              ; OSC_50       ; OSC_50      ; 0.000        ; 0.062      ; 3.093      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[53]              ; OSC_50       ; OSC_50      ; 0.000        ; 0.062      ; 3.093      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[54]              ; OSC_50       ; OSC_50      ; 0.000        ; 0.062      ; 3.093      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[55]              ; OSC_50       ; OSC_50      ; 0.000        ; 0.062      ; 3.093      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[56]              ; OSC_50       ; OSC_50      ; 0.000        ; 0.062      ; 3.093      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[21]                                                                ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|last_command_sent_was_CMD55     ; OSC_50       ; OSC_50      ; 0.000        ; 0.053      ; 3.084      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|current_cmd_state.s_WAIT_COMMAND                                                                                                      ; OSC_50       ; OSC_50      ; 0.000        ; 0.056      ; 3.087      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|current_cmd_state.s_WAIT_RESPONSE                                                                                                     ; OSC_50       ; OSC_50      ; 0.000        ; 0.056      ; 3.087      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|current_cmd_state.s_UPDATE_AUX_SR                                                                                                     ; OSC_50       ; OSC_50      ; 0.000        ; 0.056      ; 3.087      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[0]                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.054      ; 3.085      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[1]                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.054      ; 3.085      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[2]                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.054      ; 3.085      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[3]                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.054      ; 3.085      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[4]                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.054      ; 3.085      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[6]                                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.054      ; 3.085      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_PERIODIC_STATUS_CHECK              ; OSC_50       ; OSC_50      ; 0.000        ; 0.056      ; 3.087      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_GO_TO_NEXT_COMMAND                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.055      ; 3.086      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_74_CYCLES                     ; OSC_50       ; OSC_50      ; 0.000        ; 0.055      ; 3.086      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_ocr_reg               ; OSC_50       ; OSC_50      ; 0.000        ; 0.054      ; 3.085      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE ; OSC_50       ; OSC_50      ; 0.000        ; 0.055      ; 3.086      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_rca_reg               ; OSC_50       ; OSC_50      ; 0.000        ; 0.053      ; 3.084      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg            ; OSC_50       ; OSC_50      ; 0.000        ; 0.054      ; 3.085      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger|local_reg                                 ; OSC_50       ; OSC_50      ; 0.000        ; 0.055      ; 3.086      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_REACTIVATE_CLOCK                   ; OSC_50       ; OSC_50      ; 0.000        ; 0.055      ; 3.086      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[19]                                                                                                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.058      ; 3.089      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[86]              ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[87]              ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[88]              ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[89]              ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[90]              ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[91]              ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[92]              ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[93]              ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[94]              ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[95]              ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[96]              ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[97]              ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[98]              ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[99]              ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[100]             ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[101]             ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[102]             ; OSC_50       ; OSC_50      ; 0.000        ; 0.062      ; 3.093      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[103]             ; OSC_50       ; OSC_50      ; 0.000        ; 0.062      ; 3.093      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[104]             ; OSC_50       ; OSC_50      ; 0.000        ; 0.062      ; 3.093      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[105]             ; OSC_50       ; OSC_50      ; 0.000        ; 0.062      ; 3.093      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[106]             ; OSC_50       ; OSC_50      ; 0.000        ; 0.062      ; 3.093      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[107]             ; OSC_50       ; OSC_50      ; 0.000        ; 0.062      ; 3.093      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[108]             ; OSC_50       ; OSC_50      ; 0.000        ; 0.062      ; 3.093      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[109]             ; OSC_50       ; OSC_50      ; 0.000        ; 0.062      ; 3.093      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[110]             ; OSC_50       ; OSC_50      ; 0.000        ; 0.062      ; 3.093      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[111]             ; OSC_50       ; OSC_50      ; 0.000        ; 0.062      ; 3.093      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[112]             ; OSC_50       ; OSC_50      ; 0.000        ; 0.062      ; 3.093      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[113]             ; OSC_50       ; OSC_50      ; 0.000        ; 0.062      ; 3.093      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[114]             ; OSC_50       ; OSC_50      ; 0.000        ; 0.062      ; 3.093      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[115]             ; OSC_50       ; OSC_50      ; 0.000        ; 0.062      ; 3.093      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[115]                                                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[51]                                                                ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[83]                                                                ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[19]                                                                ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg               ; OSC_50       ; OSC_50      ; 0.000        ; 0.053      ; 3.084      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[19]                                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[51]                                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[115]                                                       ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[83]                                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[112]                                                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[48]                                                                ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[80]                                                                ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[16]                                                                ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[16]                                                                                                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[23]                                                                                                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.058      ; 3.089      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[116]             ; OSC_50       ; OSC_50      ; 0.000        ; 0.062      ; 3.093      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[117]             ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[118]             ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[119]             ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|buffer_data_out_reg[17]                                                                                                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.058      ; 3.089      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[113]                                                       ; OSC_50       ; OSC_50      ; 0.000        ; 0.058      ; 3.089      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[17]                                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.058      ; 3.089      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[49]                                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.058      ; 3.089      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_identification_number[81]                                                        ; OSC_50       ; OSC_50      ; 0.000        ; 0.058      ; 3.089      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[113]                                                               ; OSC_50       ; OSC_50      ; 0.000        ; 0.058      ; 3.089      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[49]                                                                ; OSC_50       ; OSC_50      ; 0.000        ; 0.058      ; 3.089      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[17]                                                                ; OSC_50       ; OSC_50      ; 0.000        ; 0.058      ; 3.089      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[81]                                                                ; OSC_50       ; OSC_50      ; 0.000        ; 0.058      ; 3.089      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|registered_data_input[120]             ; OSC_50       ; OSC_50      ; 0.000        ; 0.061      ; 3.092      ;
; 2.947 ; synchronizer:u5|out[0] ; sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_card_specific_data[57]                                                                ; OSC_50       ; OSC_50      ; 0.000        ; 0.056      ; 3.087      ;
+-------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u1|u1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+-----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                             ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+-----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|dpram_0411:FIFOram|altsyncram_u3k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|dpram_0411:FIFOram|altsyncram_u3k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a19~porta_address_reg0                                                 ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a19~porta_we_reg                                                       ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a26~porta_address_reg0                                                 ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a26~porta_we_reg                                                       ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a28~porta_address_reg0                                                 ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a28~porta_we_reg                                                       ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a32~porta_address_reg0                                                 ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a32~porta_we_reg                                                       ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a34~porta_address_reg0                                                 ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a34~porta_we_reg                                                       ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a40~porta_address_reg0                                                 ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a40~porta_we_reg                                                       ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a46~porta_address_reg0                                                 ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a46~porta_we_reg                                                       ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a50~porta_address_reg0                                                 ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a50~porta_we_reg                                                       ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a58~porta_address_reg0                                                 ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a58~porta_we_reg                                                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a14~porta_address_reg0                                                 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a14~porta_we_reg                                                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a18~porta_address_reg0                                                 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a18~porta_we_reg                                                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a1~porta_address_reg0                                                  ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a1~porta_we_reg                                                        ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a25~porta_address_reg0                                                 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a25~porta_we_reg                                                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a27~porta_address_reg0                                                 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a27~porta_we_reg                                                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a30~porta_address_reg0                                                 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a30~porta_we_reg                                                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a31~porta_address_reg0                                                 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a31~porta_we_reg                                                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a35~porta_address_reg0                                                 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a35~porta_we_reg                                                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a3~porta_address_reg0                                                  ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a3~porta_we_reg                                                        ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a41~porta_address_reg0                                                 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a41~porta_we_reg                                                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a44~porta_address_reg0                                                 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a44~porta_we_reg                                                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a47~porta_address_reg0                                                 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a47~porta_we_reg                                                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a48~porta_address_reg0                                                 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a48~porta_we_reg                                                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a51~porta_address_reg0                                                 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a51~porta_we_reg                                                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a52~porta_address_reg0                                                 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a52~porta_we_reg                                                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a54~porta_address_reg0                                                 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a54~porta_we_reg                                                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a55~porta_address_reg0                                                 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a55~porta_we_reg                                                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a57~porta_address_reg0                                                 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a57~porta_we_reg                                                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a59~porta_address_reg0                                                 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a59~porta_we_reg                                                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a5~porta_address_reg0                                                  ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a5~porta_we_reg                                                        ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a60~porta_address_reg0                                                 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a60~porta_we_reg                                                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a62~porta_address_reg0                                                 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a62~porta_we_reg                                                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a63~porta_address_reg0                                                 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a63~porta_we_reg                                                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a6~porta_address_reg0                                                  ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a6~porta_we_reg                                                        ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a8~porta_address_reg0                                                  ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a8~porta_we_reg                                                        ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a9~porta_address_reg0                                                  ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a9~porta_we_reg                                                        ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|dpram_0411:FIFOram|altsyncram_u3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|dpram_0411:FIFOram|altsyncram_u3k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a17~porta_address_reg0                                                 ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a17~porta_we_reg                                                       ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a19~porta_datain_reg0                                                  ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a26~porta_datain_reg0                                                  ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a28~porta_datain_reg0                                                  ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a32~porta_datain_reg0                                                  ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a34~porta_datain_reg0                                                  ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a39~porta_address_reg0                                                 ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a39~porta_we_reg                                                       ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a40~porta_datain_reg0                                                  ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a45~porta_address_reg0                                                 ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a45~porta_we_reg                                                       ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a46~porta_datain_reg0                                                  ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a4~porta_address_reg0                                                  ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a4~porta_we_reg                                                        ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a50~porta_datain_reg0                                                  ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a53~porta_address_reg0                                                 ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a53~porta_we_reg                                                       ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a58~porta_datain_reg0                                                  ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a61~porta_address_reg0                                                 ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a61~porta_we_reg                                                       ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a0~porta_address_reg0                                                  ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a0~porta_we_reg                                                        ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a10~porta_address_reg0                                                 ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a10~porta_we_reg                                                       ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; u1|u1|altpll_component|pll|clk[0] ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a12~porta_address_reg0                                                 ;
+-------+--------------+----------------+-----------------+-----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'OSC_50'                                                                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|ram_block1a0~porta_address_reg0        ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|ram_block1a2~porta_address_reg0        ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|ram_block1a6~porta_address_reg0        ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|ram_block1a10~porta_address_reg0       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_a[0]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_a[10]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_a[11]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_a[12]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_a[13]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_a[14]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_a[15]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_a[1]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_a[2]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_a[3]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_a[4]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_a[5]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_a[6]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_a[7]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_a[8]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_a[9]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_b[0]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_b[10]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_b[11]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_b[12]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_b[13]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_b[14]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_b[15]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_b[1]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_b[2]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_b[3]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_b[4]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_b[5]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_b[6]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_b[7]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_b[8]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|q_b[9]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|ram_block1a0~portb_address_reg0        ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated|ram_block1a2~portb_address_reg0        ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|q_a[10]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|q_a[11]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|q_a[12]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|q_a[13]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|q_a[14]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|q_a[15]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|q_a[6]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|q_a[7]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|q_a[8]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|q_a[9]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|q_b[10]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|q_b[11]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|q_b[12]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|q_b[13]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|q_b[14]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|q_b[15]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|q_b[6]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|q_b[7]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|q_b[8]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|q_b[9]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|ram_block1a0~porta_address_reg0        ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated|ram_block1a6~portb_address_reg0        ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|q_a[10]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|q_a[11]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|q_a[12]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|q_a[13]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|q_a[14]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|q_a[15]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|q_b[10]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|q_b[11]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|q_b[12]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|q_b[13]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|q_b[14]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|q_b[15]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|ram_block1a0~porta_address_reg0        ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated|ram_block1a10~portb_address_reg0       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|q_a[0]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|q_a[10]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|q_a[11]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|q_a[12]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|q_a[13]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|q_a[14]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|q_a[15]                                ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|q_a[1]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|q_a[2]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|q_a[3]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|q_a[4]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|q_a[5]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|q_a[6]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|q_a[7]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|q_a[8]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|q_a[9]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|q_b[0]                                 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; OSC_50 ; Rise       ; fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|q_b[10]                                ;
+-------+--------------+----------------+-----------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u1|u1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|scancode2ascii:u2|altsyncram:WideOr6_rtl_0|altsyncram_bjv:auto_generated|ram_block1a0~porta_address_reg0                                                        ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_address_reg0                                                  ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_we_reg                                                        ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~porta_we_reg       ;
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 19.755 ; 19.985       ; 0.230          ; Low Pulse Width  ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated|ram_block1a0~porta_datain_reg0                                                   ;
; 19.755 ; 19.985       ; 0.230          ; Low Pulse Width  ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; clocks:u1|clock_slow[0]                                                                                                                                                          ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; clocks:u1|clock_slow[1]                                                                                                                                                          ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; clocks:u1|clock_slow[2]                                                                                                                                                          ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; clocks:u1|clock_slow[3]                                                                                                                                                          ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; clocks:u1|clock_slow[4]                                                                                                                                                          ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; clocks:u1|clock_slow[5]                                                                                                                                                          ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; clocks:u1|clock_slow[6]                                                                                                                                                          ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|cpu_state.cpu_state_consume                                                                                                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|cpu_state.cpu_state_idle                                                                                                                                          ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|cpu_state.cpu_state_reset                                                                                                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|cpu_state.cpu_state_response                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|microphone_response                                                                                                                                               ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; microphone:u82|sample_avail                                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|out[14]                                                                                                                                             ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|out[15]                                                                                                                                             ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|out[16]                                                                                                                                             ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|out[17]                                                                                                                                             ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|out[28]                                                                                                                                             ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|sync_reg_out[14]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|sync_reg_out[19]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|sync_reg_out[25]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|sync_reg_out[28]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|sync_reg_out[30]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u83|synchronizer:u2|out[0]                                                                                                                                              ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u83|synchronizer:u2|sync_reg_out[0]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_dat_sync                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; speaker:u78|cpu_state.cpu_state_add                                                                                                                                              ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; speaker:u78|cpu_state.cpu_state_idle                                                                                                                                             ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; speaker:u78|cpu_state.cpu_state_response                                                                                                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; speaker:u78|current_sample[23]                                                                                                                                                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; speaker:u78|speaker_response                                                                                                                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u66|synchronizer:u2|out[0]                                                                                                                                              ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u66|synchronizer:u2|sync_reg_out[0]                                                                                                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|out[21]                                                                                                                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|out[22]                                                                                                                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|out[23]                                                                                                                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|out[24]                                                                                                                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|out[29]                                                                                                                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|out[30]                                                                                                                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|sync_reg_out[16]                                                                                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|sync_reg_out[17]                                                                                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|sync_reg_out[21]                                                                                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|sync_reg_out[22]                                                                                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|sync_reg_out[23]                                                                                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|sync_reg_out[24]                                                                                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; out_port:u81|synchronizer:u2|sync_reg_out[29]                                                                                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|lowercase_out[2]                                                                                                                                                ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_ascii_sync[0]                                                                                                                                               ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_ascii_sync[1]                                                                                                                                               ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_ascii_sync[2]                                                                                                                                               ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_ascii_sync[3]                                                                                                                                               ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_pressed_sync                                                                                                                                                ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|buf_in[0]                                                                                                                                         ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|buf_in[1]                                                                                                                                         ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|buf_in[2]                                                                                                                                         ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|buf_in[3]                                                                                                                                         ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|buf_in[4]                                                                                                                                         ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|buf_in[5]                                                                                                                                         ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|buf_in[6]                                                                                                                                         ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|buf_in[7]                                                                                                                                         ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data0                                                                                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data1                                                                                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data2                                                                                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data3                                                                                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data4                                                                                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data5                                                                                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data6                                                                                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_data7                                                                                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_parity                                                                                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_start                                                                                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|next_active_state.state_stop                                                                                                                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_history[0]                                                                                                                                ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_history[1]                                                                                                                                ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_history[2]                                                                                                                                ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_history[3]                                                                                                                                ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_history[4]                                                                                                                                ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_history[5]                                                                                                                                ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_history[6]                                                                                                                                ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_history[7]                                                                                                                                ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_clk_sync                                                                                                                                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[0]               ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[1]               ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[2]               ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[3]               ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[4]               ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[0]                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[1]                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[2]                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[3]                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; u1|u1|altpll_component|pll|clk[2] ; Rise       ; ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]                      ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                   ;
+--------+--------------+----------------+-----------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock               ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+-----------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a13~portb_address_reg0 ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a13~portb_we_reg       ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a19~portb_address_reg0 ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a19~portb_we_reg       ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a46~portb_address_reg0 ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a46~portb_we_reg       ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a50~portb_address_reg0 ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a50~portb_we_reg       ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a51~portb_address_reg0 ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a51~portb_we_reg       ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a58~portb_address_reg0 ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a58~portb_we_reg       ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a63~portb_address_reg0 ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a63~portb_we_reg       ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a14~portb_address_reg0 ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a14~portb_we_reg       ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a1~portb_address_reg0  ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a1~portb_we_reg        ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a20~portb_address_reg0 ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a20~portb_we_reg       ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a22~portb_address_reg0 ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a22~portb_we_reg       ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a23~portb_address_reg0 ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a23~portb_we_reg       ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a25~portb_address_reg0 ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a25~portb_we_reg       ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a26~portb_address_reg0 ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a26~portb_we_reg       ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a27~portb_address_reg0 ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a27~portb_we_reg       ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a28~portb_address_reg0 ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a28~portb_we_reg       ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a31~portb_address_reg0 ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a31~portb_we_reg       ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a32~portb_address_reg0 ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a32~portb_we_reg       ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a34~portb_address_reg0 ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a34~portb_we_reg       ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a35~portb_address_reg0 ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a35~portb_we_reg       ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a36~portb_address_reg0 ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a36~portb_we_reg       ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a40~portb_address_reg0 ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a40~portb_we_reg       ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a48~portb_address_reg0 ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a48~portb_we_reg       ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a52~portb_address_reg0 ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a52~portb_we_reg       ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a54~portb_address_reg0 ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a54~portb_we_reg       ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a55~portb_address_reg0 ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a55~portb_we_reg       ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a59~portb_address_reg0 ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a59~portb_we_reg       ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a5~portb_address_reg0  ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a5~portb_we_reg        ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a6~portb_address_reg0  ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a6~portb_we_reg        ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a8~portb_address_reg0  ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a8~portb_we_reg        ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a9~portb_address_reg0  ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a9~portb_we_reg        ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a13~portb_datain_reg0  ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a15~portb_address_reg0 ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a15~portb_we_reg       ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a16~portb_address_reg0 ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a16~portb_we_reg       ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a17~portb_address_reg0 ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a17~portb_we_reg       ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a18~portb_address_reg0 ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a18~portb_we_reg       ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a19~portb_datain_reg0  ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a29~portb_address_reg0 ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a29~portb_we_reg       ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a30~portb_address_reg0 ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a30~portb_we_reg       ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a3~portb_address_reg0  ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a3~portb_we_reg        ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a41~portb_address_reg0 ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a41~portb_we_reg       ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a44~portb_address_reg0 ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a44~portb_we_reg       ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a45~portb_address_reg0 ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a45~portb_we_reg       ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a46~portb_datain_reg0  ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a47~portb_address_reg0 ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a47~portb_we_reg       ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a4~portb_address_reg0  ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a4~portb_we_reg        ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a50~portb_datain_reg0  ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a51~portb_datain_reg0  ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a53~portb_address_reg0 ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a53~portb_we_reg       ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a58~portb_datain_reg0  ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a60~portb_address_reg0 ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a60~portb_we_reg       ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a62~portb_address_reg0 ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a62~portb_we_reg       ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a63~portb_datain_reg0  ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|ram_block3a7~portb_address_reg0  ;
+--------+--------------+----------------+-----------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------+
; DRAM_DQ[*]          ; OSC_50              ; 1.158 ; 2.024 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[0]         ; OSC_50              ; 1.158 ; 2.024 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[1]         ; OSC_50              ; 0.842 ; 1.630 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[2]         ; OSC_50              ; 0.978 ; 1.814 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[3]         ; OSC_50              ; 0.822 ; 1.627 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[4]         ; OSC_50              ; 0.978 ; 1.802 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[5]         ; OSC_50              ; 0.887 ; 1.705 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[6]         ; OSC_50              ; 0.883 ; 1.660 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[7]         ; OSC_50              ; 0.802 ; 1.600 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[8]         ; OSC_50              ; 0.745 ; 1.542 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[9]         ; OSC_50              ; 0.826 ; 1.632 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[10]        ; OSC_50              ; 0.882 ; 1.659 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[11]        ; OSC_50              ; 0.908 ; 1.728 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[12]        ; OSC_50              ; 1.022 ; 1.855 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[13]        ; OSC_50              ; 0.838 ; 1.640 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[14]        ; OSC_50              ; 0.773 ; 1.568 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[15]        ; OSC_50              ; 0.836 ; 1.639 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[16]        ; OSC_50              ; 0.987 ; 1.804 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[17]        ; OSC_50              ; 1.013 ; 1.822 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[18]        ; OSC_50              ; 0.871 ; 1.653 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[19]        ; OSC_50              ; 0.800 ; 1.591 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[20]        ; OSC_50              ; 0.788 ; 1.588 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[21]        ; OSC_50              ; 0.805 ; 1.615 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[22]        ; OSC_50              ; 0.785 ; 1.569 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[23]        ; OSC_50              ; 0.865 ; 1.680 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[24]        ; OSC_50              ; 0.910 ; 1.719 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[25]        ; OSC_50              ; 0.509 ; 1.264 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[26]        ; OSC_50              ; 0.543 ; 1.299 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[27]        ; OSC_50              ; 0.569 ; 1.330 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[28]        ; OSC_50              ; 0.588 ; 1.362 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[29]        ; OSC_50              ; 0.591 ; 1.353 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[30]        ; OSC_50              ; 0.776 ; 1.572 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[31]        ; OSC_50              ; 0.620 ; 1.384 ; Rise       ; OSC_50                            ;
; I2C_SDAT            ; OSC_50              ; 0.999 ; 1.835 ; Rise       ; OSC_50                            ;
; KEY[*]              ; OSC_50              ; 0.925 ; 1.540 ; Rise       ; OSC_50                            ;
;  KEY[0]             ; OSC_50              ; 0.925 ; 1.540 ; Rise       ; OSC_50                            ;
; SD_CMD              ; OSC_50              ; 3.381 ; 4.113 ; Rise       ; OSC_50                            ;
; SD_DAT[*]           ; OSC_50              ; 1.065 ; 1.923 ; Rise       ; OSC_50                            ;
;  SD_DAT[0]          ; OSC_50              ; 1.065 ; 1.923 ; Rise       ; OSC_50                            ;
; UART_RXD            ; OSC_50              ; 0.996 ; 1.859 ; Rise       ; OSC_50                            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.762 ; 1.234 ; Rise       ; altera_reserved_tck               ;
; altera_reserved_tms ; altera_reserved_tck ; 2.390 ; 2.887 ; Rise       ; altera_reserved_tck               ;
; SRAM_DQ[*]          ; OSC_50              ; 3.432 ; 4.370 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]         ; OSC_50              ; 3.098 ; 4.013 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]         ; OSC_50              ; 3.100 ; 4.017 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]         ; OSC_50              ; 3.430 ; 4.369 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]         ; OSC_50              ; 3.216 ; 4.137 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]         ; OSC_50              ; 3.360 ; 4.293 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]         ; OSC_50              ; 3.034 ; 3.943 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]         ; OSC_50              ; 3.102 ; 4.027 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]         ; OSC_50              ; 3.257 ; 4.174 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]         ; OSC_50              ; 3.180 ; 4.052 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]         ; OSC_50              ; 2.957 ; 3.802 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]        ; OSC_50              ; 3.021 ; 3.870 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]        ; OSC_50              ; 2.853 ; 3.680 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]        ; OSC_50              ; 3.408 ; 4.327 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]        ; OSC_50              ; 3.432 ; 4.370 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]        ; OSC_50              ; 3.177 ; 4.090 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; TD_CLK27            ; OSC_50              ; 1.966 ; 2.335 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; TD_DATA[*]          ; OSC_50              ; 4.622 ; 5.614 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[0]         ; OSC_50              ; 2.879 ; 3.764 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[1]         ; OSC_50              ; 2.971 ; 3.837 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[2]         ; OSC_50              ; 2.722 ; 3.568 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[3]         ; OSC_50              ; 2.912 ; 3.756 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[4]         ; OSC_50              ; 3.075 ; 3.916 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[5]         ; OSC_50              ; 2.998 ; 3.807 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[6]         ; OSC_50              ; 2.872 ; 3.733 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[7]         ; OSC_50              ; 4.622 ; 5.614 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; AUD_ADCDAT          ; OSC_50              ; 2.897 ; 3.748 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; PS2_CLK             ; OSC_50              ; 3.131 ; 4.046 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; PS2_DAT             ; OSC_50              ; 3.099 ; 3.974 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------+
; DRAM_DQ[*]          ; OSC_50              ; -0.287 ; -1.029 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[0]         ; OSC_50              ; -0.913 ; -1.761 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[1]         ; OSC_50              ; -0.613 ; -1.393 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[2]         ; OSC_50              ; -0.741 ; -1.560 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[3]         ; OSC_50              ; -0.592 ; -1.381 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[4]         ; OSC_50              ; -0.740 ; -1.548 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[5]         ; OSC_50              ; -0.654 ; -1.456 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[6]         ; OSC_50              ; -0.653 ; -1.422 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[7]         ; OSC_50              ; -0.571 ; -1.355 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[8]         ; OSC_50              ; -0.515 ; -1.297 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[9]         ; OSC_50              ; -0.593 ; -1.384 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[10]        ; OSC_50              ; -0.652 ; -1.422 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[11]        ; OSC_50              ; -0.673 ; -1.477 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[12]        ; OSC_50              ; -0.783 ; -1.600 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[13]        ; OSC_50              ; -0.606 ; -1.393 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[14]        ; OSC_50              ; -0.543 ; -1.322 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[15]        ; OSC_50              ; -0.605 ; -1.393 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[16]        ; OSC_50              ; -0.751 ; -1.559 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[17]        ; OSC_50              ; -0.778 ; -1.578 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[18]        ; OSC_50              ; -0.642 ; -1.417 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[19]        ; OSC_50              ; -0.569 ; -1.346 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[20]        ; OSC_50              ; -0.557 ; -1.343 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[21]        ; OSC_50              ; -0.574 ; -1.368 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[22]        ; OSC_50              ; -0.555 ; -1.324 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[23]        ; OSC_50              ; -0.628 ; -1.428 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[24]        ; OSC_50              ; -0.679 ; -1.479 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[25]        ; OSC_50              ; -0.287 ; -1.029 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[26]        ; OSC_50              ; -0.321 ; -1.063 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[27]        ; OSC_50              ; -0.345 ; -1.093 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[28]        ; OSC_50              ; -0.364 ; -1.123 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[29]        ; OSC_50              ; -0.366 ; -1.114 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[30]        ; OSC_50              ; -0.547 ; -1.328 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[31]        ; OSC_50              ; -0.396 ; -1.146 ; Rise       ; OSC_50                            ;
; I2C_SDAT            ; OSC_50              ; -0.764 ; -1.581 ; Rise       ; OSC_50                            ;
; KEY[*]              ; OSC_50              ; -0.683 ; -1.296 ; Rise       ; OSC_50                            ;
;  KEY[0]             ; OSC_50              ; -0.683 ; -1.296 ; Rise       ; OSC_50                            ;
; SD_CMD              ; OSC_50              ; -1.073 ; -1.971 ; Rise       ; OSC_50                            ;
; SD_DAT[*]           ; OSC_50              ; -0.824 ; -1.661 ; Rise       ; OSC_50                            ;
;  SD_DAT[0]          ; OSC_50              ; -0.824 ; -1.661 ; Rise       ; OSC_50                            ;
; UART_RXD            ; OSC_50              ; -0.758 ; -1.602 ; Rise       ; OSC_50                            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.999  ; 0.561  ; Rise       ; altera_reserved_tck               ;
; altera_reserved_tms ; altera_reserved_tck ; 0.159  ; -0.306 ; Rise       ; altera_reserved_tck               ;
; SRAM_DQ[*]          ; OSC_50              ; -2.209 ; -3.007 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]         ; OSC_50              ; -2.545 ; -3.415 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]         ; OSC_50              ; -2.540 ; -3.416 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]         ; OSC_50              ; -2.502 ; -3.368 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]         ; OSC_50              ; -2.615 ; -3.502 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]         ; OSC_50              ; -2.594 ; -3.468 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]         ; OSC_50              ; -2.483 ; -3.347 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]         ; OSC_50              ; -2.540 ; -3.426 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]         ; OSC_50              ; -2.301 ; -3.128 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]         ; OSC_50              ; -2.209 ; -3.007 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]         ; OSC_50              ; -2.371 ; -3.175 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]        ; OSC_50              ; -2.566 ; -3.408 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]        ; OSC_50              ; -2.405 ; -3.225 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]        ; OSC_50              ; -2.453 ; -3.289 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]        ; OSC_50              ; -2.580 ; -3.440 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]        ; OSC_50              ; -2.534 ; -3.389 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; TD_CLK27            ; OSC_50              ; -1.573 ; -1.950 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; TD_DATA[*]          ; OSC_50              ; -2.141 ; -2.945 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[0]         ; OSC_50              ; -2.440 ; -3.293 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[1]         ; OSC_50              ; -2.449 ; -3.300 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[2]         ; OSC_50              ; -2.141 ; -2.945 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[3]         ; OSC_50              ; -2.265 ; -3.073 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[4]         ; OSC_50              ; -2.298 ; -3.121 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[5]         ; OSC_50              ; -2.150 ; -2.952 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[6]         ; OSC_50              ; -2.250 ; -3.057 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[7]         ; OSC_50              ; -2.344 ; -3.166 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; AUD_ADCDAT          ; OSC_50              ; -2.456 ; -3.290 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; PS2_CLK             ; OSC_50              ; -2.677 ; -3.573 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; PS2_DAT             ; OSC_50              ; -2.582 ; -3.440 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------+
; DRAM_ADDR[*]        ; OSC_50              ; 6.426 ; 6.630 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[0]       ; OSC_50              ; 5.110 ; 5.142 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[1]       ; OSC_50              ; 5.522 ; 5.640 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[2]       ; OSC_50              ; 5.990 ; 6.104 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[3]       ; OSC_50              ; 6.184 ; 6.250 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[4]       ; OSC_50              ; 6.225 ; 6.387 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[5]       ; OSC_50              ; 5.728 ; 5.834 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[6]       ; OSC_50              ; 6.426 ; 6.630 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[7]       ; OSC_50              ; 6.160 ; 6.339 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[8]       ; OSC_50              ; 5.850 ; 5.837 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[9]       ; OSC_50              ; 5.996 ; 6.088 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[10]      ; OSC_50              ; 4.863 ; 4.928 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[11]      ; OSC_50              ; 6.220 ; 6.305 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[12]      ; OSC_50              ; 6.029 ; 6.056 ; Rise       ; OSC_50                            ;
; DRAM_BA[*]          ; OSC_50              ; 4.975 ; 4.977 ; Rise       ; OSC_50                            ;
;  DRAM_BA[0]         ; OSC_50              ; 4.975 ; 4.977 ; Rise       ; OSC_50                            ;
;  DRAM_BA[1]         ; OSC_50              ; 4.291 ; 4.209 ; Rise       ; OSC_50                            ;
; DRAM_CAS_N          ; OSC_50              ; 4.799 ; 4.662 ; Rise       ; OSC_50                            ;
; DRAM_CLK            ; OSC_50              ; 3.155 ; 3.518 ; Rise       ; OSC_50                            ;
; DRAM_DQ[*]          ; OSC_50              ; 5.258 ; 5.444 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[0]         ; OSC_50              ; 4.995 ; 5.150 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[1]         ; OSC_50              ; 4.640 ; 4.731 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[2]         ; OSC_50              ; 4.580 ; 4.666 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[3]         ; OSC_50              ; 4.647 ; 4.783 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[4]         ; OSC_50              ; 3.971 ; 4.008 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[5]         ; OSC_50              ; 3.817 ; 3.821 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[6]         ; OSC_50              ; 4.166 ; 4.219 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[7]         ; OSC_50              ; 3.559 ; 3.532 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[8]         ; OSC_50              ; 5.258 ; 5.444 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[9]         ; OSC_50              ; 4.215 ; 4.274 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[10]        ; OSC_50              ; 4.226 ; 4.279 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[11]        ; OSC_50              ; 4.465 ; 4.548 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[12]        ; OSC_50              ; 3.904 ; 3.939 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[13]        ; OSC_50              ; 4.172 ; 4.234 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[14]        ; OSC_50              ; 4.273 ; 4.377 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[15]        ; OSC_50              ; 4.006 ; 4.033 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[16]        ; OSC_50              ; 4.796 ; 4.897 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[17]        ; OSC_50              ; 4.594 ; 4.694 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[18]        ; OSC_50              ; 3.742 ; 3.735 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[19]        ; OSC_50              ; 4.463 ; 4.558 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[20]        ; OSC_50              ; 4.252 ; 4.329 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[21]        ; OSC_50              ; 5.052 ; 5.221 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[22]        ; OSC_50              ; 4.380 ; 4.463 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[23]        ; OSC_50              ; 4.589 ; 4.718 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[24]        ; OSC_50              ; 4.215 ; 4.275 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[25]        ; OSC_50              ; 3.520 ; 3.493 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[26]        ; OSC_50              ; 3.550 ; 3.524 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[27]        ; OSC_50              ; 3.836 ; 3.848 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[28]        ; OSC_50              ; 3.529 ; 3.503 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[29]        ; OSC_50              ; 3.731 ; 3.723 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[30]        ; OSC_50              ; 3.755 ; 3.742 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[31]        ; OSC_50              ; 4.308 ; 4.397 ; Rise       ; OSC_50                            ;
; DRAM_RAS_N          ; OSC_50              ; 5.254 ; 5.167 ; Rise       ; OSC_50                            ;
; DRAM_WE_N           ; OSC_50              ; 5.329 ; 5.151 ; Rise       ; OSC_50                            ;
; I2C_SCLK            ; OSC_50              ; 4.484 ; 4.604 ; Rise       ; OSC_50                            ;
; I2C_SDAT            ; OSC_50              ; 4.795 ; 4.962 ; Rise       ; OSC_50                            ;
; LED_GREEN[*]        ; OSC_50              ; 5.271 ; 5.007 ; Rise       ; OSC_50                            ;
;  LED_GREEN[8]       ; OSC_50              ; 5.271 ; 5.007 ; Rise       ; OSC_50                            ;
; OTG_ADDR[*]         ; OSC_50              ; 6.637 ; 6.657 ; Rise       ; OSC_50                            ;
;  OTG_ADDR[0]        ; OSC_50              ; 6.637 ; 6.657 ; Rise       ; OSC_50                            ;
;  OTG_ADDR[1]        ; OSC_50              ; 4.205 ; 4.298 ; Rise       ; OSC_50                            ;
; OTG_CS_N            ; OSC_50              ; 4.973 ; 5.156 ; Rise       ; OSC_50                            ;
; OTG_DATA[*]         ; OSC_50              ; 4.959 ; 5.143 ; Rise       ; OSC_50                            ;
;  OTG_DATA[0]        ; OSC_50              ; 3.923 ; 3.975 ; Rise       ; OSC_50                            ;
;  OTG_DATA[1]        ; OSC_50              ; 4.023 ; 4.085 ; Rise       ; OSC_50                            ;
;  OTG_DATA[2]        ; OSC_50              ; 3.988 ; 4.039 ; Rise       ; OSC_50                            ;
;  OTG_DATA[3]        ; OSC_50              ; 4.266 ; 4.329 ; Rise       ; OSC_50                            ;
;  OTG_DATA[4]        ; OSC_50              ; 4.048 ; 4.111 ; Rise       ; OSC_50                            ;
;  OTG_DATA[5]        ; OSC_50              ; 3.972 ; 4.008 ; Rise       ; OSC_50                            ;
;  OTG_DATA[6]        ; OSC_50              ; 3.889 ; 3.917 ; Rise       ; OSC_50                            ;
;  OTG_DATA[7]        ; OSC_50              ; 4.322 ; 4.456 ; Rise       ; OSC_50                            ;
;  OTG_DATA[8]        ; OSC_50              ; 4.676 ; 4.837 ; Rise       ; OSC_50                            ;
;  OTG_DATA[9]        ; OSC_50              ; 4.781 ; 4.947 ; Rise       ; OSC_50                            ;
;  OTG_DATA[10]       ; OSC_50              ; 4.213 ; 4.302 ; Rise       ; OSC_50                            ;
;  OTG_DATA[11]       ; OSC_50              ; 4.482 ; 4.582 ; Rise       ; OSC_50                            ;
;  OTG_DATA[12]       ; OSC_50              ; 4.920 ; 5.071 ; Rise       ; OSC_50                            ;
;  OTG_DATA[13]       ; OSC_50              ; 4.517 ; 4.614 ; Rise       ; OSC_50                            ;
;  OTG_DATA[14]       ; OSC_50              ; 4.461 ; 4.572 ; Rise       ; OSC_50                            ;
;  OTG_DATA[15]       ; OSC_50              ; 4.959 ; 5.143 ; Rise       ; OSC_50                            ;
; OTG_RD_N            ; OSC_50              ; 4.188 ; 4.284 ; Rise       ; OSC_50                            ;
; OTG_RST_N           ; OSC_50              ; 5.096 ; 5.294 ; Rise       ; OSC_50                            ;
; OTG_WR_N            ; OSC_50              ; 4.621 ; 4.767 ; Rise       ; OSC_50                            ;
; SD_CLK              ; OSC_50              ; 5.812 ; 6.066 ; Rise       ; OSC_50                            ;
; SD_CMD              ; OSC_50              ; 5.063 ; 4.892 ; Rise       ; OSC_50                            ;
; SD_DAT[*]           ; OSC_50              ; 5.233 ; 5.055 ; Rise       ; OSC_50                            ;
;  SD_DAT[0]          ; OSC_50              ; 5.233 ; 5.055 ; Rise       ; OSC_50                            ;
; UART_TXD            ; OSC_50              ; 6.421 ; 6.371 ; Rise       ; OSC_50                            ;
; DRAM_CLK            ; OSC_50              ; 3.155 ; 3.518 ; Fall       ; OSC_50                            ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.727 ; 7.191 ; Fall       ; altera_reserved_tck               ;
; HEX0[*]             ; OSC_50              ; 5.858 ; 6.295 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[0]            ; OSC_50              ; 3.636 ; 3.807 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[1]            ; OSC_50              ; 5.858 ; 6.295 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[2]            ; OSC_50              ; 3.362 ; 3.516 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[3]            ; OSC_50              ; 4.155 ; 4.370 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[4]            ; OSC_50              ; 3.480 ; 3.686 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[5]            ; OSC_50              ; 5.599 ; 6.011 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[6]            ; OSC_50              ; 5.051 ; 4.679 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX1[*]             ; OSC_50              ; 5.940 ; 5.631 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[0]            ; OSC_50              ; 4.476 ; 4.747 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[1]            ; OSC_50              ; 4.175 ; 4.388 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[2]            ; OSC_50              ; 4.469 ; 4.560 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[3]            ; OSC_50              ; 5.032 ; 5.298 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[4]            ; OSC_50              ; 4.056 ; 4.420 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[5]            ; OSC_50              ; 5.123 ; 5.550 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[6]            ; OSC_50              ; 5.940 ; 5.631 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX2[*]             ; OSC_50              ; 4.975 ; 5.370 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[0]            ; OSC_50              ; 3.714 ; 3.957 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[1]            ; OSC_50              ; 4.975 ; 5.370 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[2]            ; OSC_50              ; 3.554 ; 3.777 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[3]            ; OSC_50              ; 3.550 ; 3.756 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[4]            ; OSC_50              ; 4.344 ; 4.607 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[5]            ; OSC_50              ; 4.291 ; 4.604 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[6]            ; OSC_50              ; 3.943 ; 3.722 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX3[*]             ; OSC_50              ; 5.658 ; 5.624 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[0]            ; OSC_50              ; 4.995 ; 5.427 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[1]            ; OSC_50              ; 4.895 ; 5.267 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[2]            ; OSC_50              ; 5.658 ; 5.624 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[3]            ; OSC_50              ; 3.983 ; 4.150 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[4]            ; OSC_50              ; 3.900 ; 4.099 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[5]            ; OSC_50              ; 4.435 ; 4.612 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[6]            ; OSC_50              ; 3.978 ; 3.802 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX4[*]             ; OSC_50              ; 4.505 ; 4.689 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[0]            ; OSC_50              ; 4.154 ; 4.349 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[1]            ; OSC_50              ; 4.129 ; 4.397 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[2]            ; OSC_50              ; 3.744 ; 3.880 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[3]            ; OSC_50              ; 3.778 ; 3.907 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[4]            ; OSC_50              ; 4.505 ; 4.689 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[5]            ; OSC_50              ; 3.603 ; 3.687 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[6]            ; OSC_50              ; 3.963 ; 3.796 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX5[*]             ; OSC_50              ; 5.334 ; 5.246 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[0]            ; OSC_50              ; 3.990 ; 4.099 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[1]            ; OSC_50              ; 5.334 ; 5.246 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[2]            ; OSC_50              ; 4.706 ; 4.945 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[3]            ; OSC_50              ; 3.636 ; 3.703 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[4]            ; OSC_50              ; 4.899 ; 5.027 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[5]            ; OSC_50              ; 4.656 ; 4.906 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[6]            ; OSC_50              ; 4.613 ; 4.455 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX6[*]             ; OSC_50              ; 4.995 ; 4.912 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[0]            ; OSC_50              ; 3.395 ; 3.520 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[1]            ; OSC_50              ; 3.602 ; 3.714 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[2]            ; OSC_50              ; 3.246 ; 3.324 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[3]            ; OSC_50              ; 3.580 ; 3.732 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[4]            ; OSC_50              ; 3.684 ; 3.810 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[5]            ; OSC_50              ; 4.995 ; 4.912 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[6]            ; OSC_50              ; 3.630 ; 3.497 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX7[*]             ; OSC_50              ; 4.160 ; 4.323 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[0]            ; OSC_50              ; 4.160 ; 4.323 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[1]            ; OSC_50              ; 3.239 ; 3.338 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[2]            ; OSC_50              ; 3.701 ; 3.811 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[3]            ; OSC_50              ; 4.057 ; 4.251 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[4]            ; OSC_50              ; 3.530 ; 3.560 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[5]            ; OSC_50              ; 3.315 ; 3.412 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[6]            ; OSC_50              ; 3.470 ; 3.343 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; LED_GREEN[*]        ; OSC_50              ; 3.962 ; 4.295 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[0]       ; OSC_50              ; 3.565 ; 3.878 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[1]       ; OSC_50              ; 3.891 ; 4.212 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[2]       ; OSC_50              ; 3.471 ; 3.739 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[3]       ; OSC_50              ; 3.435 ; 3.675 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[4]       ; OSC_50              ; 3.532 ; 3.831 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[5]       ; OSC_50              ; 3.170 ; 3.382 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[6]       ; OSC_50              ; 3.962 ; 4.295 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[7]       ; OSC_50              ; 2.989 ; 3.171 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; LED_RED[*]          ; OSC_50              ; 5.002 ; 5.410 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[0]         ; OSC_50              ; 3.600 ; 3.871 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[1]         ; OSC_50              ; 3.091 ; 3.352 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[2]         ; OSC_50              ; 3.259 ; 3.492 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[3]         ; OSC_50              ; 4.078 ; 4.400 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[4]         ; OSC_50              ; 3.208 ; 3.478 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[5]         ; OSC_50              ; 4.801 ; 5.159 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[6]         ; OSC_50              ; 3.907 ; 4.205 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[7]         ; OSC_50              ; 3.548 ; 3.835 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[8]         ; OSC_50              ; 2.700 ; 2.864 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[9]         ; OSC_50              ; 4.170 ; 4.475 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[10]        ; OSC_50              ; 2.831 ; 3.017 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[11]        ; OSC_50              ; 2.764 ; 2.944 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[12]        ; OSC_50              ; 3.699 ; 3.966 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[13]        ; OSC_50              ; 3.914 ; 4.233 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[14]        ; OSC_50              ; 3.416 ; 3.674 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[15]        ; OSC_50              ; 5.002 ; 5.410 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[16]        ; OSC_50              ; 2.855 ; 3.078 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[17]        ; OSC_50              ; 3.479 ; 3.718 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]        ; OSC_50              ; 4.716 ; 4.679 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[0]       ; OSC_50              ; 3.350 ; 3.509 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[1]       ; OSC_50              ; 2.924 ; 3.067 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[2]       ; OSC_50              ; 3.495 ; 3.660 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[3]       ; OSC_50              ; 3.604 ; 3.799 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[4]       ; OSC_50              ; 3.118 ; 3.260 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[5]       ; OSC_50              ; 3.975 ; 4.209 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[6]       ; OSC_50              ; 3.618 ; 3.832 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[7]       ; OSC_50              ; 3.932 ; 4.152 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[8]       ; OSC_50              ; 3.778 ; 4.005 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[9]       ; OSC_50              ; 4.096 ; 3.959 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[10]      ; OSC_50              ; 3.742 ; 3.933 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[11]      ; OSC_50              ; 3.260 ; 3.384 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[12]      ; OSC_50              ; 4.716 ; 4.679 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[13]      ; OSC_50              ; 2.856 ; 2.966 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[14]      ; OSC_50              ; 3.296 ; 3.428 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[15]      ; OSC_50              ; 4.489 ; 4.358 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[16]      ; OSC_50              ; 3.151 ; 3.290 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[17]      ; OSC_50              ; 3.712 ; 3.927 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[18]      ; OSC_50              ; 3.496 ; 3.700 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[19]      ; OSC_50              ; 4.684 ; 4.625 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]          ; OSC_50              ; 3.980 ; 4.215 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]         ; OSC_50              ; 3.799 ; 4.003 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]         ; OSC_50              ; 3.980 ; 4.215 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]         ; OSC_50              ; 3.709 ; 3.906 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]         ; OSC_50              ; 3.543 ; 3.748 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]         ; OSC_50              ; 3.226 ; 3.362 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]         ; OSC_50              ; 2.871 ; 2.993 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]         ; OSC_50              ; 2.896 ; 3.032 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]         ; OSC_50              ; 3.205 ; 3.346 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]         ; OSC_50              ; 2.860 ; 2.967 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]         ; OSC_50              ; 3.054 ; 3.162 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]        ; OSC_50              ; 3.194 ; 3.330 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]        ; OSC_50              ; 3.372 ; 3.528 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]        ; OSC_50              ; 3.196 ; 3.362 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]        ; OSC_50              ; 3.105 ; 3.251 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]        ; OSC_50              ; 3.686 ; 3.874 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]        ; OSC_50              ; 3.139 ; 3.003 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_OE_N           ; OSC_50              ; 2.980 ; 3.118 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_WE_N           ; OSC_50              ; 2.854 ; 2.956 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_B[*]            ; OSC_50              ; 3.830 ; 4.080 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[0]           ; OSC_50              ; 3.079 ; 3.224 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[1]           ; OSC_50              ; 3.055 ; 3.207 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[2]           ; OSC_50              ; 3.193 ; 3.327 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[3]           ; OSC_50              ; 3.830 ; 4.080 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[4]           ; OSC_50              ; 3.221 ; 3.363 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[5]           ; OSC_50              ; 3.308 ; 3.470 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[6]           ; OSC_50              ; 2.482 ; 2.558 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[7]           ; OSC_50              ; 3.335 ; 3.549 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_BLANK_N         ; OSC_50              ; 3.425 ; 3.620 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_CLK             ; OSC_50              ; 3.003 ; 3.124 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_G[*]            ; OSC_50              ; 3.478 ; 3.672 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[0]           ; OSC_50              ; 3.039 ; 3.171 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[1]           ; OSC_50              ; 3.172 ; 3.311 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[2]           ; OSC_50              ; 2.893 ; 3.020 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[3]           ; OSC_50              ; 2.732 ; 2.835 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[4]           ; OSC_50              ; 3.478 ; 3.672 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[5]           ; OSC_50              ; 2.481 ; 2.549 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[6]           ; OSC_50              ; 2.468 ; 2.541 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[7]           ; OSC_50              ; 2.694 ; 2.772 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_HS              ; OSC_50              ; 3.106 ; 3.223 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_R[*]            ; OSC_50              ; 3.632 ; 3.855 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[0]           ; OSC_50              ; 3.158 ; 3.325 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[1]           ; OSC_50              ; 2.959 ; 3.108 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[2]           ; OSC_50              ; 3.579 ; 3.805 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[3]           ; OSC_50              ; 2.794 ; 2.891 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[4]           ; OSC_50              ; 2.951 ; 3.079 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[5]           ; OSC_50              ; 3.632 ; 3.855 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[6]           ; OSC_50              ; 2.760 ; 2.858 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[7]           ; OSC_50              ; 2.774 ; 2.876 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_VS              ; OSC_50              ; 3.040 ; 3.194 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; AUD_ADCLRCK         ; OSC_50              ; 3.623 ; 3.808 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_BCLK            ; OSC_50              ; 2.971 ; 3.090 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_DACDAT          ; OSC_50              ; 3.941 ; 4.149 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_DACLRCK         ; OSC_50              ; 3.291 ; 3.464 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_XCK             ; OSC_50              ; 3.101 ; 3.227 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------+
; DRAM_ADDR[*]        ; OSC_50              ; 3.976 ; 3.995 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[0]       ; OSC_50              ; 3.976 ; 3.995 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[1]       ; OSC_50              ; 4.644 ; 4.759 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[2]       ; OSC_50              ; 4.385 ; 4.504 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[3]       ; OSC_50              ; 4.575 ; 4.648 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[4]       ; OSC_50              ; 5.043 ; 5.207 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[5]       ; OSC_50              ; 4.564 ; 4.675 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[6]       ; OSC_50              ; 5.002 ; 5.187 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[7]       ; OSC_50              ; 4.977 ; 5.139 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[8]       ; OSC_50              ; 4.439 ; 4.542 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[9]       ; OSC_50              ; 4.576 ; 4.697 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[10]      ; OSC_50              ; 4.016 ; 4.074 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[11]      ; OSC_50              ; 5.383 ; 5.566 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[12]      ; OSC_50              ; 5.051 ; 5.195 ; Rise       ; OSC_50                            ;
; DRAM_BA[*]          ; OSC_50              ; 3.814 ; 3.812 ; Rise       ; OSC_50                            ;
;  DRAM_BA[0]         ; OSC_50              ; 4.343 ; 4.432 ; Rise       ; OSC_50                            ;
;  DRAM_BA[1]         ; OSC_50              ; 3.814 ; 3.812 ; Rise       ; OSC_50                            ;
; DRAM_CAS_N          ; OSC_50              ; 4.454 ; 4.350 ; Rise       ; OSC_50                            ;
; DRAM_CLK            ; OSC_50              ; 3.061 ; 3.430 ; Rise       ; OSC_50                            ;
; DRAM_DQ[*]          ; OSC_50              ; 3.407 ; 3.379 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[0]         ; OSC_50              ; 4.824 ; 4.970 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[1]         ; OSC_50              ; 4.485 ; 4.570 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[2]         ; OSC_50              ; 4.427 ; 4.507 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[3]         ; OSC_50              ; 4.493 ; 4.620 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[4]         ; OSC_50              ; 3.842 ; 3.875 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[5]         ; OSC_50              ; 3.695 ; 3.697 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[6]         ; OSC_50              ; 4.031 ; 4.078 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[7]         ; OSC_50              ; 3.447 ; 3.419 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[8]         ; OSC_50              ; 5.077 ; 5.254 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[9]         ; OSC_50              ; 4.076 ; 4.130 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[10]        ; OSC_50              ; 4.088 ; 4.136 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[11]        ; OSC_50              ; 4.316 ; 4.393 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[12]        ; OSC_50              ; 3.779 ; 3.809 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[13]        ; OSC_50              ; 4.037 ; 4.094 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[14]        ; OSC_50              ; 4.131 ; 4.229 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[15]        ; OSC_50              ; 3.877 ; 3.899 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[16]        ; OSC_50              ; 4.634 ; 4.728 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[17]        ; OSC_50              ; 4.439 ; 4.532 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[18]        ; OSC_50              ; 3.622 ; 3.613 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[19]        ; OSC_50              ; 4.315 ; 4.403 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[20]        ; OSC_50              ; 4.111 ; 4.182 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[21]        ; OSC_50              ; 4.880 ; 5.039 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[22]        ; OSC_50              ; 4.235 ; 4.312 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[23]        ; OSC_50              ; 4.434 ; 4.555 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[24]        ; OSC_50              ; 4.075 ; 4.130 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[25]        ; OSC_50              ; 3.407 ; 3.379 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[26]        ; OSC_50              ; 3.438 ; 3.410 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[27]        ; OSC_50              ; 3.713 ; 3.722 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[28]        ; OSC_50              ; 3.418 ; 3.390 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[29]        ; OSC_50              ; 3.611 ; 3.600 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[30]        ; OSC_50              ; 3.635 ; 3.620 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[31]        ; OSC_50              ; 4.166 ; 4.249 ; Rise       ; OSC_50                            ;
; DRAM_RAS_N          ; OSC_50              ; 4.455 ; 4.364 ; Rise       ; OSC_50                            ;
; DRAM_WE_N           ; OSC_50              ; 4.826 ; 4.702 ; Rise       ; OSC_50                            ;
; I2C_SCLK            ; OSC_50              ; 4.332 ; 4.445 ; Rise       ; OSC_50                            ;
; I2C_SDAT            ; OSC_50              ; 4.487 ; 4.625 ; Rise       ; OSC_50                            ;
; LED_GREEN[*]        ; OSC_50              ; 5.084 ; 4.831 ; Rise       ; OSC_50                            ;
;  LED_GREEN[8]       ; OSC_50              ; 5.084 ; 4.831 ; Rise       ; OSC_50                            ;
; OTG_ADDR[*]         ; OSC_50              ; 4.065 ; 4.151 ; Rise       ; OSC_50                            ;
;  OTG_ADDR[0]        ; OSC_50              ; 6.458 ; 6.467 ; Rise       ; OSC_50                            ;
;  OTG_ADDR[1]        ; OSC_50              ; 4.065 ; 4.151 ; Rise       ; OSC_50                            ;
; OTG_CS_N            ; OSC_50              ; 4.802 ; 4.976 ; Rise       ; OSC_50                            ;
; OTG_DATA[*]         ; OSC_50              ; 3.763 ; 3.787 ; Rise       ; OSC_50                            ;
;  OTG_DATA[0]        ; OSC_50              ; 3.796 ; 3.843 ; Rise       ; OSC_50                            ;
;  OTG_DATA[1]        ; OSC_50              ; 3.892 ; 3.949 ; Rise       ; OSC_50                            ;
;  OTG_DATA[2]        ; OSC_50              ; 3.859 ; 3.905 ; Rise       ; OSC_50                            ;
;  OTG_DATA[3]        ; OSC_50              ; 4.125 ; 4.183 ; Rise       ; OSC_50                            ;
;  OTG_DATA[4]        ; OSC_50              ; 3.916 ; 3.974 ; Rise       ; OSC_50                            ;
;  OTG_DATA[5]        ; OSC_50              ; 3.843 ; 3.875 ; Rise       ; OSC_50                            ;
;  OTG_DATA[6]        ; OSC_50              ; 3.763 ; 3.787 ; Rise       ; OSC_50                            ;
;  OTG_DATA[7]        ; OSC_50              ; 4.176 ; 4.303 ; Rise       ; OSC_50                            ;
;  OTG_DATA[8]        ; OSC_50              ; 4.519 ; 4.671 ; Rise       ; OSC_50                            ;
;  OTG_DATA[9]        ; OSC_50              ; 4.620 ; 4.777 ; Rise       ; OSC_50                            ;
;  OTG_DATA[10]       ; OSC_50              ; 4.076 ; 4.159 ; Rise       ; OSC_50                            ;
;  OTG_DATA[11]       ; OSC_50              ; 4.335 ; 4.428 ; Rise       ; OSC_50                            ;
;  OTG_DATA[12]       ; OSC_50              ; 4.754 ; 4.896 ; Rise       ; OSC_50                            ;
;  OTG_DATA[13]       ; OSC_50              ; 4.369 ; 4.459 ; Rise       ; OSC_50                            ;
;  OTG_DATA[14]       ; OSC_50              ; 4.313 ; 4.417 ; Rise       ; OSC_50                            ;
;  OTG_DATA[15]       ; OSC_50              ; 4.791 ; 4.965 ; Rise       ; OSC_50                            ;
; OTG_RD_N            ; OSC_50              ; 4.048 ; 4.138 ; Rise       ; OSC_50                            ;
; OTG_RST_N           ; OSC_50              ; 4.918 ; 5.106 ; Rise       ; OSC_50                            ;
; OTG_WR_N            ; OSC_50              ; 4.463 ; 4.602 ; Rise       ; OSC_50                            ;
; SD_CLK              ; OSC_50              ; 5.473 ; 5.746 ; Rise       ; OSC_50                            ;
; SD_CMD              ; OSC_50              ; 4.884 ; 4.722 ; Rise       ; OSC_50                            ;
; SD_DAT[*]           ; OSC_50              ; 5.047 ; 4.879 ; Rise       ; OSC_50                            ;
;  SD_DAT[0]          ; OSC_50              ; 5.047 ; 4.879 ; Rise       ; OSC_50                            ;
; UART_TXD            ; OSC_50              ; 6.250 ; 6.191 ; Rise       ; OSC_50                            ;
; DRAM_CLK            ; OSC_50              ; 3.061 ; 3.430 ; Fall       ; OSC_50                            ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.533 ; 5.996 ; Fall       ; altera_reserved_tck               ;
; HEX0[*]             ; OSC_50              ; 2.755 ; 2.925 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[0]            ; OSC_50              ; 3.038 ; 3.221 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[1]            ; OSC_50              ; 5.212 ; 5.619 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[2]            ; OSC_50              ; 2.755 ; 2.925 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[3]            ; OSC_50              ; 3.505 ; 3.734 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[4]            ; OSC_50              ; 2.942 ; 3.107 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[5]            ; OSC_50              ; 4.965 ; 5.369 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[6]            ; OSC_50              ; 4.405 ; 4.063 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX1[*]             ; OSC_50              ; 2.832 ; 3.024 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[0]            ; OSC_50              ; 3.101 ; 3.349 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[1]            ; OSC_50              ; 2.832 ; 3.024 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[2]            ; OSC_50              ; 3.108 ; 3.375 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[3]            ; OSC_50              ; 3.651 ; 3.895 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[4]            ; OSC_50              ; 2.897 ; 3.055 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[5]            ; OSC_50              ; 3.897 ; 4.165 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[6]            ; OSC_50              ; 4.535 ; 4.251 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX2[*]             ; OSC_50              ; 2.930 ; 3.097 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[0]            ; OSC_50              ; 3.111 ; 3.364 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[1]            ; OSC_50              ; 4.332 ; 4.714 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[2]            ; OSC_50              ; 2.966 ; 3.240 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[3]            ; OSC_50              ; 2.930 ; 3.152 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[4]            ; OSC_50              ; 3.629 ; 3.947 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[5]            ; OSC_50              ; 3.664 ; 3.983 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[6]            ; OSC_50              ; 3.332 ; 3.097 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX3[*]             ; OSC_50              ; 3.354 ; 3.192 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[0]            ; OSC_50              ; 4.317 ; 4.744 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[1]            ; OSC_50              ; 4.240 ; 4.622 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[2]            ; OSC_50              ; 5.024 ; 4.985 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[3]            ; OSC_50              ; 3.357 ; 3.534 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[4]            ; OSC_50              ; 3.354 ; 3.499 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[5]            ; OSC_50              ; 3.629 ; 3.860 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[6]            ; OSC_50              ; 3.359 ; 3.192 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX4[*]             ; OSC_50              ; 2.927 ; 3.069 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[0]            ; OSC_50              ; 3.548 ; 3.751 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[1]            ; OSC_50              ; 3.546 ; 3.794 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[2]            ; OSC_50              ; 3.196 ; 3.284 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[3]            ; OSC_50              ; 3.153 ; 3.292 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[4]            ; OSC_50              ; 3.891 ; 4.167 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[5]            ; OSC_50              ; 2.927 ; 3.069 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[6]            ; OSC_50              ; 3.339 ; 3.198 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX5[*]             ; OSC_50              ; 2.692 ; 2.793 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[0]            ; OSC_50              ; 3.029 ; 3.171 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[1]            ; OSC_50              ; 4.416 ; 4.304 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[2]            ; OSC_50              ; 3.799 ; 3.963 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[3]            ; OSC_50              ; 2.692 ; 2.793 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[4]            ; OSC_50              ; 3.908 ; 4.164 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[5]            ; OSC_50              ; 3.697 ; 3.988 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[6]            ; OSC_50              ; 3.659 ; 3.485 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX6[*]             ; OSC_50              ; 2.661 ; 2.765 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[0]            ; OSC_50              ; 2.814 ; 2.939 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[1]            ; OSC_50              ; 3.012 ; 3.141 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[2]            ; OSC_50              ; 2.661 ; 2.765 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[3]            ; OSC_50              ; 2.991 ; 3.144 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[4]            ; OSC_50              ; 3.069 ; 3.212 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[5]            ; OSC_50              ; 4.409 ; 4.303 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[6]            ; OSC_50              ; 3.026 ; 2.900 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX7[*]             ; OSC_50              ; 2.674 ; 2.759 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[0]            ; OSC_50              ; 3.540 ; 3.712 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[1]            ; OSC_50              ; 2.674 ; 2.759 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[2]            ; OSC_50              ; 3.163 ; 3.213 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[3]            ; OSC_50              ; 3.450 ; 3.621 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[4]            ; OSC_50              ; 2.944 ; 3.101 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[5]            ; OSC_50              ; 2.733 ; 2.874 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[6]            ; OSC_50              ; 2.883 ; 2.785 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; LED_GREEN[*]        ; OSC_50              ; 2.637 ; 2.812 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[0]       ; OSC_50              ; 3.186 ; 3.487 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[1]       ; OSC_50              ; 3.499 ; 3.807 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[2]       ; OSC_50              ; 3.099 ; 3.356 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[3]       ; OSC_50              ; 3.065 ; 3.295 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[4]       ; OSC_50              ; 3.156 ; 3.444 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[5]       ; OSC_50              ; 2.809 ; 3.014 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[6]       ; OSC_50              ; 3.569 ; 3.889 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[7]       ; OSC_50              ; 2.637 ; 2.812 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; LED_RED[*]          ; OSC_50              ; 2.356 ; 2.514 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[0]         ; OSC_50              ; 3.221 ; 3.482 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[1]         ; OSC_50              ; 2.731 ; 2.982 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[2]         ; OSC_50              ; 2.894 ; 3.117 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[3]         ; OSC_50              ; 3.679 ; 3.989 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[4]         ; OSC_50              ; 2.843 ; 3.103 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[5]         ; OSC_50              ; 4.373 ; 4.717 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[6]         ; OSC_50              ; 3.516 ; 3.802 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[7]         ; OSC_50              ; 3.172 ; 3.447 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[8]         ; OSC_50              ; 2.356 ; 2.514 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[9]         ; OSC_50              ; 3.804 ; 4.100 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[10]        ; OSC_50              ; 2.482 ; 2.660 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[11]        ; OSC_50              ; 2.417 ; 2.590 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[12]        ; OSC_50              ; 3.315 ; 3.572 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[13]        ; OSC_50              ; 3.522 ; 3.829 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[14]        ; OSC_50              ; 3.044 ; 3.292 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[15]        ; OSC_50              ; 4.604 ; 4.997 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[16]        ; OSC_50              ; 2.505 ; 2.719 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[17]        ; OSC_50              ; 3.103 ; 3.333 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]        ; OSC_50              ; 2.515 ; 2.618 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[0]       ; OSC_50              ; 2.983 ; 3.133 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[1]       ; OSC_50              ; 2.573 ; 2.708 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[2]       ; OSC_50              ; 3.122 ; 3.279 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[3]       ; OSC_50              ; 3.226 ; 3.411 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[4]       ; OSC_50              ; 2.764 ; 2.898 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[5]       ; OSC_50              ; 3.583 ; 3.805 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[6]       ; OSC_50              ; 3.244 ; 3.446 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[7]       ; OSC_50              ; 3.545 ; 3.754 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[8]       ; OSC_50              ; 3.395 ; 3.610 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[9]       ; OSC_50              ; 3.759 ; 3.617 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[10]      ; OSC_50              ; 3.365 ; 3.546 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[11]      ; OSC_50              ; 2.902 ; 3.019 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[12]      ; OSC_50              ; 4.357 ; 4.310 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[13]      ; OSC_50              ; 2.515 ; 2.618 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[14]      ; OSC_50              ; 2.936 ; 3.060 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[15]      ; OSC_50              ; 4.137 ; 3.999 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[16]      ; OSC_50              ; 2.793 ; 2.925 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[17]      ; OSC_50              ; 3.330 ; 3.534 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[18]      ; OSC_50              ; 3.123 ; 3.317 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[19]      ; OSC_50              ; 4.324 ; 4.257 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]          ; OSC_50              ; 2.518 ; 2.618 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]         ; OSC_50              ; 3.416 ; 3.610 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]         ; OSC_50              ; 3.588 ; 3.812 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]         ; OSC_50              ; 3.329 ; 3.516 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]         ; OSC_50              ; 3.170 ; 3.365 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]         ; OSC_50              ; 2.865 ; 2.993 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]         ; OSC_50              ; 2.524 ; 2.639 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]         ; OSC_50              ; 2.548 ; 2.676 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]         ; OSC_50              ; 2.844 ; 2.978 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]         ; OSC_50              ; 2.518 ; 2.618 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]         ; OSC_50              ; 2.704 ; 2.805 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]        ; OSC_50              ; 2.839 ; 2.967 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]        ; OSC_50              ; 3.010 ; 3.157 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]        ; OSC_50              ; 2.840 ; 2.997 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]        ; OSC_50              ; 2.749 ; 2.887 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]        ; OSC_50              ; 3.306 ; 3.484 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]        ; OSC_50              ; 2.781 ; 2.652 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_OE_N           ; OSC_50              ; 2.629 ; 2.759 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_WE_N           ; OSC_50              ; 2.508 ; 2.604 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_B[*]            ; OSC_50              ; 2.149 ; 2.220 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[0]           ; OSC_50              ; 2.724 ; 2.861 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[1]           ; OSC_50              ; 2.701 ; 2.845 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[2]           ; OSC_50              ; 2.833 ; 2.959 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[3]           ; OSC_50              ; 3.444 ; 3.683 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[4]           ; OSC_50              ; 2.860 ; 2.995 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[5]           ; OSC_50              ; 2.943 ; 3.096 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[6]           ; OSC_50              ; 2.149 ; 2.220 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[7]           ; OSC_50              ; 2.969 ; 3.172 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_BLANK_N         ; OSC_50              ; 3.055 ; 3.240 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_CLK             ; OSC_50              ; 2.651 ; 2.765 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_G[*]            ; OSC_50              ; 2.135 ; 2.203 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[0]           ; OSC_50              ; 2.683 ; 2.808 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[1]           ; OSC_50              ; 2.811 ; 2.943 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[2]           ; OSC_50              ; 2.543 ; 2.663 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[3]           ; OSC_50              ; 2.388 ; 2.485 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[4]           ; OSC_50              ; 3.106 ; 3.291 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[5]           ; OSC_50              ; 2.149 ; 2.212 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[6]           ; OSC_50              ; 2.135 ; 2.203 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[7]           ; OSC_50              ; 2.353 ; 2.426 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_HS              ; OSC_50              ; 2.747 ; 2.857 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_R[*]            ; OSC_50              ; 2.416 ; 2.508 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[0]           ; OSC_50              ; 2.797 ; 2.956 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[1]           ; OSC_50              ; 2.608 ; 2.748 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[2]           ; OSC_50              ; 3.203 ; 3.418 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[3]           ; OSC_50              ; 2.448 ; 2.539 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[4]           ; OSC_50              ; 2.600 ; 2.720 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[5]           ; OSC_50              ; 3.252 ; 3.464 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[6]           ; OSC_50              ; 2.416 ; 2.508 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[7]           ; OSC_50              ; 2.429 ; 2.525 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_VS              ; OSC_50              ; 2.687 ; 2.832 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; AUD_ADCLRCK         ; OSC_50              ; 3.251 ; 3.426 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_BCLK            ; OSC_50              ; 2.626 ; 2.737 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_DACDAT          ; OSC_50              ; 3.556 ; 3.754 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_DACLRCK         ; OSC_50              ; 2.932 ; 3.095 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_XCK             ; OSC_50              ; 2.751 ; 2.869 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------+
; Output Enable Times                                                                         ;
+---------------+------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+------------+-------+-------+------------+-----------------------------------+
; DRAM_DQ[*]    ; OSC_50     ; 4.500 ; 4.407 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[0]   ; OSC_50     ; 5.392 ; 5.299 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[1]   ; OSC_50     ; 4.893 ; 4.800 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[2]   ; OSC_50     ; 4.701 ; 4.608 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[3]   ; OSC_50     ; 4.887 ; 4.794 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[4]   ; OSC_50     ; 4.701 ; 4.608 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[5]   ; OSC_50     ; 4.701 ; 4.608 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[6]   ; OSC_50     ; 4.701 ; 4.608 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[7]   ; OSC_50     ; 4.526 ; 4.433 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[8]   ; OSC_50     ; 4.887 ; 4.794 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[9]   ; OSC_50     ; 4.887 ; 4.794 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[10]  ; OSC_50     ; 4.866 ; 4.773 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[11]  ; OSC_50     ; 5.214 ; 5.121 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[12]  ; OSC_50     ; 4.866 ; 4.773 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[13]  ; OSC_50     ; 5.044 ; 4.951 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[14]  ; OSC_50     ; 4.980 ; 4.915 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[15]  ; OSC_50     ; 4.887 ; 4.794 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[16]  ; OSC_50     ; 4.815 ; 4.722 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[17]  ; OSC_50     ; 4.814 ; 4.721 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[18]  ; OSC_50     ; 4.810 ; 4.717 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[19]  ; OSC_50     ; 4.789 ; 4.696 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[20]  ; OSC_50     ; 4.789 ; 4.696 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[21]  ; OSC_50     ; 4.647 ; 4.554 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[22]  ; OSC_50     ; 4.815 ; 4.722 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[23]  ; OSC_50     ; 4.633 ; 4.540 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[24]  ; OSC_50     ; 4.887 ; 4.794 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[25]  ; OSC_50     ; 4.500 ; 4.407 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[26]  ; OSC_50     ; 4.500 ; 4.407 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[27]  ; OSC_50     ; 4.500 ; 4.407 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[28]  ; OSC_50     ; 4.526 ; 4.433 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[29]  ; OSC_50     ; 4.519 ; 4.426 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[30]  ; OSC_50     ; 4.526 ; 4.433 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[31]  ; OSC_50     ; 4.707 ; 4.614 ; Rise       ; OSC_50                            ;
; OTG_DATA[*]   ; OSC_50     ; 4.639 ; 4.546 ; Rise       ; OSC_50                            ;
;  OTG_DATA[0]  ; OSC_50     ; 5.354 ; 5.261 ; Rise       ; OSC_50                            ;
;  OTG_DATA[1]  ; OSC_50     ; 5.176 ; 5.083 ; Rise       ; OSC_50                            ;
;  OTG_DATA[2]  ; OSC_50     ; 5.354 ; 5.261 ; Rise       ; OSC_50                            ;
;  OTG_DATA[3]  ; OSC_50     ; 5.176 ; 5.083 ; Rise       ; OSC_50                            ;
;  OTG_DATA[4]  ; OSC_50     ; 4.995 ; 4.902 ; Rise       ; OSC_50                            ;
;  OTG_DATA[5]  ; OSC_50     ; 4.995 ; 4.902 ; Rise       ; OSC_50                            ;
;  OTG_DATA[6]  ; OSC_50     ; 5.349 ; 5.256 ; Rise       ; OSC_50                            ;
;  OTG_DATA[7]  ; OSC_50     ; 4.724 ; 4.659 ; Rise       ; OSC_50                            ;
;  OTG_DATA[8]  ; OSC_50     ; 4.639 ; 4.546 ; Rise       ; OSC_50                            ;
;  OTG_DATA[9]  ; OSC_50     ; 4.639 ; 4.546 ; Rise       ; OSC_50                            ;
;  OTG_DATA[10] ; OSC_50     ; 5.003 ; 4.910 ; Rise       ; OSC_50                            ;
;  OTG_DATA[11] ; OSC_50     ; 5.003 ; 4.910 ; Rise       ; OSC_50                            ;
;  OTG_DATA[12] ; OSC_50     ; 4.805 ; 4.712 ; Rise       ; OSC_50                            ;
;  OTG_DATA[13] ; OSC_50     ; 4.824 ; 4.731 ; Rise       ; OSC_50                            ;
;  OTG_DATA[14] ; OSC_50     ; 4.811 ; 4.718 ; Rise       ; OSC_50                            ;
;  OTG_DATA[15] ; OSC_50     ; 4.805 ; 4.712 ; Rise       ; OSC_50                            ;
; SD_CMD        ; OSC_50     ; 4.689 ; 4.615 ; Rise       ; OSC_50                            ;
; SD_DAT[*]     ; OSC_50     ; 4.971 ; 4.897 ; Rise       ; OSC_50                            ;
;  SD_DAT[0]    ; OSC_50     ; 4.971 ; 4.897 ; Rise       ; OSC_50                            ;
; SRAM_DQ[*]    ; OSC_50     ; 2.921 ; 2.828 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]   ; OSC_50     ; 3.031 ; 2.957 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]   ; OSC_50     ; 3.024 ; 2.950 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]   ; OSC_50     ; 3.029 ; 2.955 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]   ; OSC_50     ; 3.029 ; 2.955 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]   ; OSC_50     ; 3.021 ; 2.947 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]   ; OSC_50     ; 3.022 ; 2.948 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]   ; OSC_50     ; 3.022 ; 2.948 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]   ; OSC_50     ; 2.958 ; 2.884 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]   ; OSC_50     ; 2.930 ; 2.837 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]   ; OSC_50     ; 2.944 ; 2.851 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]  ; OSC_50     ; 2.923 ; 2.830 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]  ; OSC_50     ; 2.921 ; 2.828 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]  ; OSC_50     ; 3.331 ; 3.238 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]  ; OSC_50     ; 3.017 ; 2.943 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]  ; OSC_50     ; 3.021 ; 2.947 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
+---------------+------------+-------+-------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                 ;
+---------------+------------+-------+-------+------------+-----------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------+------------+-------+-------+------------+-----------------------------------+
; DRAM_DQ[*]    ; OSC_50     ; 4.356 ; 4.263 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[0]   ; OSC_50     ; 5.213 ; 5.120 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[1]   ; OSC_50     ; 4.734 ; 4.641 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[2]   ; OSC_50     ; 4.549 ; 4.456 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[3]   ; OSC_50     ; 4.728 ; 4.635 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[4]   ; OSC_50     ; 4.549 ; 4.456 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[5]   ; OSC_50     ; 4.550 ; 4.457 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[6]   ; OSC_50     ; 4.550 ; 4.457 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[7]   ; OSC_50     ; 4.381 ; 4.288 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[8]   ; OSC_50     ; 4.728 ; 4.635 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[9]   ; OSC_50     ; 4.728 ; 4.635 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[10]  ; OSC_50     ; 4.708 ; 4.615 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[11]  ; OSC_50     ; 5.042 ; 4.949 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[12]  ; OSC_50     ; 4.708 ; 4.615 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[13]  ; OSC_50     ; 4.879 ; 4.786 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[14]  ; OSC_50     ; 4.814 ; 4.749 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[15]  ; OSC_50     ; 4.728 ; 4.635 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[16]  ; OSC_50     ; 4.659 ; 4.566 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[17]  ; OSC_50     ; 4.658 ; 4.565 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[18]  ; OSC_50     ; 4.654 ; 4.561 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[19]  ; OSC_50     ; 4.634 ; 4.541 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[20]  ; OSC_50     ; 4.634 ; 4.541 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[21]  ; OSC_50     ; 4.498 ; 4.405 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[22]  ; OSC_50     ; 4.659 ; 4.566 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[23]  ; OSC_50     ; 4.484 ; 4.391 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[24]  ; OSC_50     ; 4.728 ; 4.635 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[25]  ; OSC_50     ; 4.356 ; 4.263 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[26]  ; OSC_50     ; 4.356 ; 4.263 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[27]  ; OSC_50     ; 4.356 ; 4.263 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[28]  ; OSC_50     ; 4.381 ; 4.288 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[29]  ; OSC_50     ; 4.375 ; 4.282 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[30]  ; OSC_50     ; 4.381 ; 4.288 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[31]  ; OSC_50     ; 4.556 ; 4.463 ; Rise       ; OSC_50                            ;
; OTG_DATA[*]   ; OSC_50     ; 4.490 ; 4.397 ; Rise       ; OSC_50                            ;
;  OTG_DATA[0]  ; OSC_50     ; 5.176 ; 5.083 ; Rise       ; OSC_50                            ;
;  OTG_DATA[1]  ; OSC_50     ; 5.004 ; 4.911 ; Rise       ; OSC_50                            ;
;  OTG_DATA[2]  ; OSC_50     ; 5.176 ; 5.083 ; Rise       ; OSC_50                            ;
;  OTG_DATA[3]  ; OSC_50     ; 5.004 ; 4.911 ; Rise       ; OSC_50                            ;
;  OTG_DATA[4]  ; OSC_50     ; 4.832 ; 4.739 ; Rise       ; OSC_50                            ;
;  OTG_DATA[5]  ; OSC_50     ; 4.832 ; 4.739 ; Rise       ; OSC_50                            ;
;  OTG_DATA[6]  ; OSC_50     ; 5.171 ; 5.078 ; Rise       ; OSC_50                            ;
;  OTG_DATA[7]  ; OSC_50     ; 4.568 ; 4.503 ; Rise       ; OSC_50                            ;
;  OTG_DATA[8]  ; OSC_50     ; 4.490 ; 4.397 ; Rise       ; OSC_50                            ;
;  OTG_DATA[9]  ; OSC_50     ; 4.490 ; 4.397 ; Rise       ; OSC_50                            ;
;  OTG_DATA[10] ; OSC_50     ; 4.839 ; 4.746 ; Rise       ; OSC_50                            ;
;  OTG_DATA[11] ; OSC_50     ; 4.839 ; 4.746 ; Rise       ; OSC_50                            ;
;  OTG_DATA[12] ; OSC_50     ; 4.648 ; 4.555 ; Rise       ; OSC_50                            ;
;  OTG_DATA[13] ; OSC_50     ; 4.667 ; 4.574 ; Rise       ; OSC_50                            ;
;  OTG_DATA[14] ; OSC_50     ; 4.654 ; 4.561 ; Rise       ; OSC_50                            ;
;  OTG_DATA[15] ; OSC_50     ; 4.648 ; 4.555 ; Rise       ; OSC_50                            ;
; SD_CMD        ; OSC_50     ; 4.392 ; 4.318 ; Rise       ; OSC_50                            ;
; SD_DAT[*]     ; OSC_50     ; 4.544 ; 4.470 ; Rise       ; OSC_50                            ;
;  SD_DAT[0]    ; OSC_50     ; 4.544 ; 4.470 ; Rise       ; OSC_50                            ;
; SRAM_DQ[*]    ; OSC_50     ; 2.582 ; 2.489 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]   ; OSC_50     ; 2.677 ; 2.603 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]   ; OSC_50     ; 2.671 ; 2.597 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]   ; OSC_50     ; 2.675 ; 2.601 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]   ; OSC_50     ; 2.675 ; 2.601 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]   ; OSC_50     ; 2.668 ; 2.594 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]   ; OSC_50     ; 2.669 ; 2.595 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]   ; OSC_50     ; 2.669 ; 2.595 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]   ; OSC_50     ; 2.607 ; 2.533 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]   ; OSC_50     ; 2.590 ; 2.497 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]   ; OSC_50     ; 2.603 ; 2.510 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]  ; OSC_50     ; 2.583 ; 2.490 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]  ; OSC_50     ; 2.582 ; 2.489 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]  ; OSC_50     ; 2.975 ; 2.882 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]  ; OSC_50     ; 2.664 ; 2.590 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]  ; OSC_50     ; 2.668 ; 2.594 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
+---------------+------------+-------+-------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                ;
+---------------+------------+-----------+-----------+------------+-----------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                   ;
+---------------+------------+-----------+-----------+------------+-----------------------------------+
; DRAM_DQ[*]    ; OSC_50     ; 4.562     ; 4.655     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[0]   ; OSC_50     ; 5.565     ; 5.658     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[1]   ; OSC_50     ; 5.004     ; 5.097     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[2]   ; OSC_50     ; 4.790     ; 4.883     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[3]   ; OSC_50     ; 5.003     ; 5.096     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[4]   ; OSC_50     ; 4.790     ; 4.883     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[5]   ; OSC_50     ; 4.790     ; 4.883     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[6]   ; OSC_50     ; 4.790     ; 4.883     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[7]   ; OSC_50     ; 4.586     ; 4.679     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[8]   ; OSC_50     ; 5.004     ; 5.097     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[9]   ; OSC_50     ; 5.004     ; 5.097     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[10]  ; OSC_50     ; 4.979     ; 5.072     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[11]  ; OSC_50     ; 5.368     ; 5.461     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[12]  ; OSC_50     ; 4.979     ; 5.072     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[13]  ; OSC_50     ; 5.178     ; 5.271     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[14]  ; OSC_50     ; 5.146     ; 5.211     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[15]  ; OSC_50     ; 5.004     ; 5.097     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[16]  ; OSC_50     ; 4.936     ; 5.029     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[17]  ; OSC_50     ; 4.927     ; 5.020     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[18]  ; OSC_50     ; 4.926     ; 5.019     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[19]  ; OSC_50     ; 4.903     ; 4.996     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[20]  ; OSC_50     ; 4.903     ; 4.996     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[21]  ; OSC_50     ; 4.740     ; 4.833     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[22]  ; OSC_50     ; 4.936     ; 5.029     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[23]  ; OSC_50     ; 4.722     ; 4.815     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[24]  ; OSC_50     ; 5.004     ; 5.097     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[25]  ; OSC_50     ; 4.562     ; 4.655     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[26]  ; OSC_50     ; 4.562     ; 4.655     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[27]  ; OSC_50     ; 4.562     ; 4.655     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[28]  ; OSC_50     ; 4.586     ; 4.679     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[29]  ; OSC_50     ; 4.585     ; 4.678     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[30]  ; OSC_50     ; 4.586     ; 4.679     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[31]  ; OSC_50     ; 4.790     ; 4.883     ; Rise       ; OSC_50                            ;
; OTG_DATA[*]   ; OSC_50     ; 4.761     ; 4.854     ; Rise       ; OSC_50                            ;
;  OTG_DATA[0]  ; OSC_50     ; 5.574     ; 5.667     ; Rise       ; OSC_50                            ;
;  OTG_DATA[1]  ; OSC_50     ; 5.375     ; 5.468     ; Rise       ; OSC_50                            ;
;  OTG_DATA[2]  ; OSC_50     ; 5.574     ; 5.667     ; Rise       ; OSC_50                            ;
;  OTG_DATA[3]  ; OSC_50     ; 5.375     ; 5.468     ; Rise       ; OSC_50                            ;
;  OTG_DATA[4]  ; OSC_50     ; 5.169     ; 5.262     ; Rise       ; OSC_50                            ;
;  OTG_DATA[5]  ; OSC_50     ; 5.169     ; 5.262     ; Rise       ; OSC_50                            ;
;  OTG_DATA[6]  ; OSC_50     ; 5.565     ; 5.658     ; Rise       ; OSC_50                            ;
;  OTG_DATA[7]  ; OSC_50     ; 4.896     ; 4.961     ; Rise       ; OSC_50                            ;
;  OTG_DATA[8]  ; OSC_50     ; 4.761     ; 4.854     ; Rise       ; OSC_50                            ;
;  OTG_DATA[9]  ; OSC_50     ; 4.761     ; 4.854     ; Rise       ; OSC_50                            ;
;  OTG_DATA[10] ; OSC_50     ; 5.179     ; 5.272     ; Rise       ; OSC_50                            ;
;  OTG_DATA[11] ; OSC_50     ; 5.179     ; 5.272     ; Rise       ; OSC_50                            ;
;  OTG_DATA[12] ; OSC_50     ; 4.937     ; 5.030     ; Rise       ; OSC_50                            ;
;  OTG_DATA[13] ; OSC_50     ; 4.977     ; 5.070     ; Rise       ; OSC_50                            ;
;  OTG_DATA[14] ; OSC_50     ; 4.955     ; 5.048     ; Rise       ; OSC_50                            ;
;  OTG_DATA[15] ; OSC_50     ; 4.937     ; 5.030     ; Rise       ; OSC_50                            ;
; SD_CMD        ; OSC_50     ; 4.821     ; 4.895     ; Rise       ; OSC_50                            ;
; SD_DAT[*]     ; OSC_50     ; 5.126     ; 5.200     ; Rise       ; OSC_50                            ;
;  SD_DAT[0]    ; OSC_50     ; 5.126     ; 5.200     ; Rise       ; OSC_50                            ;
; SRAM_DQ[*]    ; OSC_50     ; 3.003     ; 3.096     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]   ; OSC_50     ; 3.151     ; 3.225     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]   ; OSC_50     ; 3.143     ; 3.217     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]   ; OSC_50     ; 3.146     ; 3.220     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]   ; OSC_50     ; 3.146     ; 3.220     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]   ; OSC_50     ; 3.140     ; 3.214     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]   ; OSC_50     ; 3.143     ; 3.217     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]   ; OSC_50     ; 3.143     ; 3.217     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]   ; OSC_50     ; 3.064     ; 3.138     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]   ; OSC_50     ; 3.014     ; 3.107     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]   ; OSC_50     ; 3.034     ; 3.127     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]  ; OSC_50     ; 3.009     ; 3.102     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]  ; OSC_50     ; 3.003     ; 3.096     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]  ; OSC_50     ; 3.482     ; 3.575     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]  ; OSC_50     ; 3.134     ; 3.208     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]  ; OSC_50     ; 3.140     ; 3.214     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
+---------------+------------+-----------+-----------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                        ;
+---------------+------------+-----------+-----------+------------+-----------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                   ;
+---------------+------------+-----------+-----------+------------+-----------------------------------+
; DRAM_DQ[*]    ; OSC_50     ; 4.413     ; 4.506     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[0]   ; OSC_50     ; 5.375     ; 5.468     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[1]   ; OSC_50     ; 4.836     ; 4.929     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[2]   ; OSC_50     ; 4.631     ; 4.724     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[3]   ; OSC_50     ; 4.835     ; 4.928     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[4]   ; OSC_50     ; 4.631     ; 4.724     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[5]   ; OSC_50     ; 4.632     ; 4.725     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[6]   ; OSC_50     ; 4.632     ; 4.725     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[7]   ; OSC_50     ; 4.435     ; 4.528     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[8]   ; OSC_50     ; 4.836     ; 4.929     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[9]   ; OSC_50     ; 4.836     ; 4.929     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[10]  ; OSC_50     ; 4.813     ; 4.906     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[11]  ; OSC_50     ; 5.186     ; 5.279     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[12]  ; OSC_50     ; 4.813     ; 4.906     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[13]  ; OSC_50     ; 5.004     ; 5.097     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[14]  ; OSC_50     ; 4.971     ; 5.036     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[15]  ; OSC_50     ; 4.836     ; 4.929     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[16]  ; OSC_50     ; 4.771     ; 4.864     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[17]  ; OSC_50     ; 4.762     ; 4.855     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[18]  ; OSC_50     ; 4.762     ; 4.855     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[19]  ; OSC_50     ; 4.739     ; 4.832     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[20]  ; OSC_50     ; 4.739     ; 4.832     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[21]  ; OSC_50     ; 4.583     ; 4.676     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[22]  ; OSC_50     ; 4.771     ; 4.864     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[23]  ; OSC_50     ; 4.566     ; 4.659     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[24]  ; OSC_50     ; 4.836     ; 4.929     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[25]  ; OSC_50     ; 4.413     ; 4.506     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[26]  ; OSC_50     ; 4.413     ; 4.506     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[27]  ; OSC_50     ; 4.413     ; 4.506     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[28]  ; OSC_50     ; 4.435     ; 4.528     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[29]  ; OSC_50     ; 4.434     ; 4.527     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[30]  ; OSC_50     ; 4.435     ; 4.528     ; Rise       ; OSC_50                            ;
;  DRAM_DQ[31]  ; OSC_50     ; 4.631     ; 4.724     ; Rise       ; OSC_50                            ;
; OTG_DATA[*]   ; OSC_50     ; 4.602     ; 4.695     ; Rise       ; OSC_50                            ;
;  OTG_DATA[0]  ; OSC_50     ; 5.383     ; 5.476     ; Rise       ; OSC_50                            ;
;  OTG_DATA[1]  ; OSC_50     ; 5.193     ; 5.286     ; Rise       ; OSC_50                            ;
;  OTG_DATA[2]  ; OSC_50     ; 5.383     ; 5.476     ; Rise       ; OSC_50                            ;
;  OTG_DATA[3]  ; OSC_50     ; 5.193     ; 5.286     ; Rise       ; OSC_50                            ;
;  OTG_DATA[4]  ; OSC_50     ; 4.994     ; 5.087     ; Rise       ; OSC_50                            ;
;  OTG_DATA[5]  ; OSC_50     ; 4.994     ; 5.087     ; Rise       ; OSC_50                            ;
;  OTG_DATA[6]  ; OSC_50     ; 5.375     ; 5.468     ; Rise       ; OSC_50                            ;
;  OTG_DATA[7]  ; OSC_50     ; 4.730     ; 4.795     ; Rise       ; OSC_50                            ;
;  OTG_DATA[8]  ; OSC_50     ; 4.602     ; 4.695     ; Rise       ; OSC_50                            ;
;  OTG_DATA[9]  ; OSC_50     ; 4.602     ; 4.695     ; Rise       ; OSC_50                            ;
;  OTG_DATA[10] ; OSC_50     ; 5.004     ; 5.097     ; Rise       ; OSC_50                            ;
;  OTG_DATA[11] ; OSC_50     ; 5.004     ; 5.097     ; Rise       ; OSC_50                            ;
;  OTG_DATA[12] ; OSC_50     ; 4.771     ; 4.864     ; Rise       ; OSC_50                            ;
;  OTG_DATA[13] ; OSC_50     ; 4.810     ; 4.903     ; Rise       ; OSC_50                            ;
;  OTG_DATA[14] ; OSC_50     ; 4.788     ; 4.881     ; Rise       ; OSC_50                            ;
;  OTG_DATA[15] ; OSC_50     ; 4.771     ; 4.864     ; Rise       ; OSC_50                            ;
; SD_CMD        ; OSC_50     ; 4.492     ; 4.566     ; Rise       ; OSC_50                            ;
; SD_DAT[*]     ; OSC_50     ; 4.675     ; 4.749     ; Rise       ; OSC_50                            ;
;  SD_DAT[0]    ; OSC_50     ; 4.675     ; 4.749     ; Rise       ; OSC_50                            ;
; SRAM_DQ[*]    ; OSC_50     ; 2.657     ; 2.750     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]   ; OSC_50     ; 2.789     ; 2.863     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]   ; OSC_50     ; 2.782     ; 2.856     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]   ; OSC_50     ; 2.785     ; 2.859     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]   ; OSC_50     ; 2.785     ; 2.859     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]   ; OSC_50     ; 2.779     ; 2.853     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]   ; OSC_50     ; 2.781     ; 2.855     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]   ; OSC_50     ; 2.781     ; 2.855     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]   ; OSC_50     ; 2.706     ; 2.780     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]   ; OSC_50     ; 2.667     ; 2.760     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]   ; OSC_50     ; 2.686     ; 2.779     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]  ; OSC_50     ; 2.662     ; 2.755     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]  ; OSC_50     ; 2.657     ; 2.750     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]  ; OSC_50     ; 3.117     ; 3.210     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]  ; OSC_50     ; 2.774     ; 2.848     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]  ; OSC_50     ; 2.779     ; 2.853     ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
+---------------+------------+-----------+-----------+------------+-----------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                            ;
+------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                   ; -0.223 ; 0.101 ; 7.257    ; 0.555   ; 4.615               ;
;  OSC_50                            ; 6.729  ; 0.101 ; 12.132   ; 2.947   ; 9.199               ;
;  altera_reserved_tck               ; 43.984 ; 0.180 ; 48.539   ; 0.555   ; 49.283              ;
;  u1|u1|altpll_component|pll|clk[0] ; -0.223 ; 0.150 ; 7.257    ; 0.800   ; 4.615               ;
;  u1|u1|altpll_component|pll|clk[2] ; 14.732 ; 0.145 ; N/A      ; N/A     ; 19.686              ;
; Design-wide TNS                    ; -0.236 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  OSC_50                            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck               ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u1|u1|altpll_component|pll|clk[0] ; -0.236 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u1|u1|altpll_component|pll|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------+
; DRAM_DQ[*]          ; OSC_50              ; 2.417 ; 2.918 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[0]         ; OSC_50              ; 2.417 ; 2.918 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[1]         ; OSC_50              ; 1.843 ; 2.291 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[2]         ; OSC_50              ; 2.071 ; 2.542 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[3]         ; OSC_50              ; 1.727 ; 2.184 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[4]         ; OSC_50              ; 2.085 ; 2.494 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[5]         ; OSC_50              ; 1.848 ; 2.314 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[6]         ; OSC_50              ; 1.873 ; 2.296 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[7]         ; OSC_50              ; 1.709 ; 2.145 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[8]         ; OSC_50              ; 1.615 ; 2.064 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[9]         ; OSC_50              ; 1.758 ; 2.206 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[10]        ; OSC_50              ; 1.866 ; 2.289 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[11]        ; OSC_50              ; 1.966 ; 2.400 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[12]        ; OSC_50              ; 2.153 ; 2.591 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[13]        ; OSC_50              ; 1.736 ; 2.197 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[14]        ; OSC_50              ; 1.649 ; 2.097 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[15]        ; OSC_50              ; 1.757 ; 2.204 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[16]        ; OSC_50              ; 2.163 ; 2.611 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[17]        ; OSC_50              ; 2.163 ; 2.618 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[18]        ; OSC_50              ; 1.867 ; 2.300 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[19]        ; OSC_50              ; 1.704 ; 2.129 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[20]        ; OSC_50              ; 1.709 ; 2.156 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[21]        ; OSC_50              ; 1.732 ; 2.190 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[22]        ; OSC_50              ; 1.694 ; 2.102 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[23]        ; OSC_50              ; 1.885 ; 2.332 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[24]        ; OSC_50              ; 1.956 ; 2.438 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[25]        ; OSC_50              ; 1.185 ; 1.599 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[26]        ; OSC_50              ; 1.254 ; 1.653 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[27]        ; OSC_50              ; 1.289 ; 1.688 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[28]        ; OSC_50              ; 1.331 ; 1.760 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[29]        ; OSC_50              ; 1.312 ; 1.730 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[30]        ; OSC_50              ; 1.652 ; 2.097 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[31]        ; OSC_50              ; 1.332 ; 1.758 ; Rise       ; OSC_50                            ;
; I2C_SDAT            ; OSC_50              ; 2.055 ; 2.557 ; Rise       ; OSC_50                            ;
; KEY[*]              ; OSC_50              ; 1.846 ; 2.223 ; Rise       ; OSC_50                            ;
;  KEY[0]             ; OSC_50              ; 1.846 ; 2.223 ; Rise       ; OSC_50                            ;
; SD_CMD              ; OSC_50              ; 6.760 ; 7.345 ; Rise       ; OSC_50                            ;
; SD_DAT[*]           ; OSC_50              ; 2.254 ; 2.778 ; Rise       ; OSC_50                            ;
;  SD_DAT[0]          ; OSC_50              ; 2.254 ; 2.778 ; Rise       ; OSC_50                            ;
; UART_RXD            ; OSC_50              ; 2.090 ; 2.631 ; Rise       ; OSC_50                            ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.287 ; 2.593 ; Rise       ; altera_reserved_tck               ;
; altera_reserved_tms ; altera_reserved_tck ; 6.327 ; 6.484 ; Rise       ; altera_reserved_tck               ;
; SRAM_DQ[*]          ; OSC_50              ; 6.681 ; 7.198 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]         ; OSC_50              ; 5.873 ; 6.488 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]         ; OSC_50              ; 5.930 ; 6.520 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]         ; OSC_50              ; 6.681 ; 7.198 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]         ; OSC_50              ; 6.180 ; 6.763 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]         ; OSC_50              ; 6.502 ; 7.056 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]         ; OSC_50              ; 5.803 ; 6.390 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]         ; OSC_50              ; 5.918 ; 6.526 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]         ; OSC_50              ; 6.343 ; 6.845 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]         ; OSC_50              ; 6.179 ; 6.648 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]         ; OSC_50              ; 5.706 ; 6.187 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]        ; OSC_50              ; 5.802 ; 6.249 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]        ; OSC_50              ; 5.466 ; 5.929 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]        ; OSC_50              ; 6.675 ; 7.144 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]        ; OSC_50              ; 6.655 ; 7.197 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]        ; OSC_50              ; 6.125 ; 6.705 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; TD_CLK27            ; OSC_50              ; 3.579 ; 3.661 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; TD_DATA[*]          ; OSC_50              ; 9.393 ; 9.829 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[0]         ; OSC_50              ; 5.483 ; 6.050 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[1]         ; OSC_50              ; 5.682 ; 6.212 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[2]         ; OSC_50              ; 5.171 ; 5.664 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[3]         ; OSC_50              ; 5.591 ; 6.064 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[4]         ; OSC_50              ; 5.941 ; 6.437 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[5]         ; OSC_50              ; 5.782 ; 6.216 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[6]         ; OSC_50              ; 5.504 ; 5.978 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[7]         ; OSC_50              ; 9.393 ; 9.829 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; AUD_ADCDAT          ; OSC_50              ; 5.559 ; 6.018 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; PS2_CLK             ; OSC_50              ; 6.046 ; 6.603 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; PS2_DAT             ; OSC_50              ; 5.963 ; 6.489 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------+
; DRAM_DQ[*]          ; OSC_50              ; -0.287 ; -0.899 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[0]         ; OSC_50              ; -0.913 ; -1.761 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[1]         ; OSC_50              ; -0.613 ; -1.393 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[2]         ; OSC_50              ; -0.741 ; -1.560 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[3]         ; OSC_50              ; -0.592 ; -1.381 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[4]         ; OSC_50              ; -0.740 ; -1.548 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[5]         ; OSC_50              ; -0.654 ; -1.456 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[6]         ; OSC_50              ; -0.653 ; -1.422 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[7]         ; OSC_50              ; -0.571 ; -1.355 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[8]         ; OSC_50              ; -0.515 ; -1.297 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[9]         ; OSC_50              ; -0.593 ; -1.384 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[10]        ; OSC_50              ; -0.652 ; -1.422 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[11]        ; OSC_50              ; -0.673 ; -1.477 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[12]        ; OSC_50              ; -0.783 ; -1.600 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[13]        ; OSC_50              ; -0.606 ; -1.393 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[14]        ; OSC_50              ; -0.543 ; -1.322 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[15]        ; OSC_50              ; -0.605 ; -1.393 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[16]        ; OSC_50              ; -0.751 ; -1.559 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[17]        ; OSC_50              ; -0.778 ; -1.578 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[18]        ; OSC_50              ; -0.642 ; -1.417 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[19]        ; OSC_50              ; -0.569 ; -1.346 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[20]        ; OSC_50              ; -0.557 ; -1.343 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[21]        ; OSC_50              ; -0.574 ; -1.368 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[22]        ; OSC_50              ; -0.555 ; -1.324 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[23]        ; OSC_50              ; -0.628 ; -1.428 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[24]        ; OSC_50              ; -0.679 ; -1.479 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[25]        ; OSC_50              ; -0.287 ; -0.899 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[26]        ; OSC_50              ; -0.321 ; -0.947 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[27]        ; OSC_50              ; -0.345 ; -0.979 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[28]        ; OSC_50              ; -0.364 ; -1.041 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[29]        ; OSC_50              ; -0.366 ; -1.017 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[30]        ; OSC_50              ; -0.547 ; -1.328 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[31]        ; OSC_50              ; -0.396 ; -1.048 ; Rise       ; OSC_50                            ;
; I2C_SDAT            ; OSC_50              ; -0.764 ; -1.581 ; Rise       ; OSC_50                            ;
; KEY[*]              ; OSC_50              ; -0.683 ; -1.296 ; Rise       ; OSC_50                            ;
;  KEY[0]             ; OSC_50              ; -0.683 ; -1.296 ; Rise       ; OSC_50                            ;
; SD_CMD              ; OSC_50              ; -1.073 ; -1.971 ; Rise       ; OSC_50                            ;
; SD_DAT[*]           ; OSC_50              ; -0.824 ; -1.661 ; Rise       ; OSC_50                            ;
;  SD_DAT[0]          ; OSC_50              ; -0.824 ; -1.661 ; Rise       ; OSC_50                            ;
; UART_RXD            ; OSC_50              ; -0.758 ; -1.602 ; Rise       ; OSC_50                            ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.414  ; 1.253  ; Rise       ; altera_reserved_tck               ;
; altera_reserved_tms ; altera_reserved_tck ; 0.159  ; -0.306 ; Rise       ; altera_reserved_tck               ;
; SRAM_DQ[*]          ; OSC_50              ; -2.209 ; -3.007 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]         ; OSC_50              ; -2.545 ; -3.415 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]         ; OSC_50              ; -2.540 ; -3.416 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]         ; OSC_50              ; -2.502 ; -3.368 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]         ; OSC_50              ; -2.615 ; -3.502 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]         ; OSC_50              ; -2.594 ; -3.468 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]         ; OSC_50              ; -2.483 ; -3.347 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]         ; OSC_50              ; -2.540 ; -3.426 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]         ; OSC_50              ; -2.301 ; -3.128 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]         ; OSC_50              ; -2.209 ; -3.007 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]         ; OSC_50              ; -2.371 ; -3.175 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]        ; OSC_50              ; -2.566 ; -3.408 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]        ; OSC_50              ; -2.405 ; -3.225 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]        ; OSC_50              ; -2.453 ; -3.289 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]        ; OSC_50              ; -2.580 ; -3.440 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]        ; OSC_50              ; -2.534 ; -3.389 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; TD_CLK27            ; OSC_50              ; -1.573 ; -1.950 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; TD_DATA[*]          ; OSC_50              ; -2.141 ; -2.945 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[0]         ; OSC_50              ; -2.440 ; -3.293 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[1]         ; OSC_50              ; -2.449 ; -3.300 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[2]         ; OSC_50              ; -2.141 ; -2.945 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[3]         ; OSC_50              ; -2.265 ; -3.073 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[4]         ; OSC_50              ; -2.298 ; -3.121 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[5]         ; OSC_50              ; -2.150 ; -2.952 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[6]         ; OSC_50              ; -2.250 ; -3.057 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  TD_DATA[7]         ; OSC_50              ; -2.344 ; -3.166 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; AUD_ADCDAT          ; OSC_50              ; -2.456 ; -3.290 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; PS2_CLK             ; OSC_50              ; -2.677 ; -3.573 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; PS2_DAT             ; OSC_50              ; -2.582 ; -3.440 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------+
; DRAM_ADDR[*]        ; OSC_50              ; 12.549 ; 12.415 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[0]       ; OSC_50              ; 9.861  ; 9.765  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[1]       ; OSC_50              ; 10.724 ; 10.600 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[2]       ; OSC_50              ; 11.570 ; 11.494 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[3]       ; OSC_50              ; 11.980 ; 11.785 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[4]       ; OSC_50              ; 12.156 ; 11.970 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[5]       ; OSC_50              ; 11.064 ; 10.971 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[6]       ; OSC_50              ; 12.549 ; 12.415 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[7]       ; OSC_50              ; 12.011 ; 11.817 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[8]       ; OSC_50              ; 11.052 ; 11.080 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[9]       ; OSC_50              ; 11.514 ; 11.553 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[10]      ; OSC_50              ; 9.352  ; 9.297  ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[11]      ; OSC_50              ; 11.996 ; 11.753 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[12]      ; OSC_50              ; 11.509 ; 11.303 ; Rise       ; OSC_50                            ;
; DRAM_BA[*]          ; OSC_50              ; 9.505  ; 9.340  ; Rise       ; OSC_50                            ;
;  DRAM_BA[0]         ; OSC_50              ; 9.505  ; 9.340  ; Rise       ; OSC_50                            ;
;  DRAM_BA[1]         ; OSC_50              ; 8.110  ; 7.952  ; Rise       ; OSC_50                            ;
; DRAM_CAS_N          ; OSC_50              ; 8.913  ; 8.990  ; Rise       ; OSC_50                            ;
; DRAM_CLK            ; OSC_50              ; 5.727  ; 5.827  ; Rise       ; OSC_50                            ;
; DRAM_DQ[*]          ; OSC_50              ; 10.154 ; 10.099 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[0]         ; OSC_50              ; 9.644  ; 9.549  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[1]         ; OSC_50              ; 8.827  ; 8.748  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[2]         ; OSC_50              ; 8.826  ; 8.716  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[3]         ; OSC_50              ; 8.811  ; 8.822  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[4]         ; OSC_50              ; 7.473  ; 7.421  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[5]         ; OSC_50              ; 7.130  ; 7.056  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[6]         ; OSC_50              ; 7.819  ; 7.759  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[7]         ; OSC_50              ; 6.613  ; 6.554  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[8]         ; OSC_50              ; 10.154 ; 10.099 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[9]         ; OSC_50              ; 7.970  ; 7.887  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[10]        ; OSC_50              ; 7.981  ; 7.881  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[11]        ; OSC_50              ; 8.502  ; 8.395  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[12]        ; OSC_50              ; 7.294  ; 7.263  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[13]        ; OSC_50              ; 7.846  ; 7.782  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[14]        ; OSC_50              ; 8.073  ; 8.014  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[15]        ; OSC_50              ; 7.521  ; 7.423  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[16]        ; OSC_50              ; 9.265  ; 9.111  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[17]        ; OSC_50              ; 8.759  ; 8.695  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[18]        ; OSC_50              ; 7.040  ; 6.944  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[19]        ; OSC_50              ; 8.511  ; 8.394  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[20]        ; OSC_50              ; 8.128  ; 8.034  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[21]        ; OSC_50              ; 9.738  ; 9.618  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[22]        ; OSC_50              ; 8.326  ; 8.337  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[23]        ; OSC_50              ; 8.745  ; 8.695  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[24]        ; OSC_50              ; 7.994  ; 7.912  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[25]        ; OSC_50              ; 6.572  ; 6.513  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[26]        ; OSC_50              ; 6.604  ; 6.543  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[27]        ; OSC_50              ; 7.189  ; 7.128  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[28]        ; OSC_50              ; 6.585  ; 6.524  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[29]        ; OSC_50              ; 7.015  ; 6.924  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[30]        ; OSC_50              ; 7.058  ; 6.943  ; Rise       ; OSC_50                            ;
;  DRAM_DQ[31]        ; OSC_50              ; 8.141  ; 8.076  ; Rise       ; OSC_50                            ;
; DRAM_RAS_N          ; OSC_50              ; 9.926  ; 10.000 ; Rise       ; OSC_50                            ;
; DRAM_WE_N           ; OSC_50              ; 9.849  ; 9.970  ; Rise       ; OSC_50                            ;
; I2C_SCLK            ; OSC_50              ; 8.467  ; 8.381  ; Rise       ; OSC_50                            ;
; I2C_SDAT            ; OSC_50              ; 9.208  ; 9.161  ; Rise       ; OSC_50                            ;
; LED_GREEN[*]        ; OSC_50              ; 9.714  ; 9.708  ; Rise       ; OSC_50                            ;
;  LED_GREEN[8]       ; OSC_50              ; 9.714  ; 9.708  ; Rise       ; OSC_50                            ;
; OTG_ADDR[*]         ; OSC_50              ; 12.021 ; 11.662 ; Rise       ; OSC_50                            ;
;  OTG_ADDR[0]        ; OSC_50              ; 12.021 ; 11.662 ; Rise       ; OSC_50                            ;
;  OTG_ADDR[1]        ; OSC_50              ; 7.967  ; 7.931  ; Rise       ; OSC_50                            ;
; OTG_CS_N            ; OSC_50              ; 9.509  ; 9.394  ; Rise       ; OSC_50                            ;
; OTG_DATA[*]         ; OSC_50              ; 9.560  ; 9.464  ; Rise       ; OSC_50                            ;
;  OTG_DATA[0]        ; OSC_50              ; 7.429  ; 7.399  ; Rise       ; OSC_50                            ;
;  OTG_DATA[1]        ; OSC_50              ; 7.679  ; 7.617  ; Rise       ; OSC_50                            ;
;  OTG_DATA[2]        ; OSC_50              ; 7.582  ; 7.517  ; Rise       ; OSC_50                            ;
;  OTG_DATA[3]        ; OSC_50              ; 8.231  ; 8.092  ; Rise       ; OSC_50                            ;
;  OTG_DATA[4]        ; OSC_50              ; 7.764  ; 7.685  ; Rise       ; OSC_50                            ;
;  OTG_DATA[5]        ; OSC_50              ; 7.578  ; 7.507  ; Rise       ; OSC_50                            ;
;  OTG_DATA[6]        ; OSC_50              ; 7.376  ; 7.309  ; Rise       ; OSC_50                            ;
;  OTG_DATA[7]        ; OSC_50              ; 8.277  ; 8.252  ; Rise       ; OSC_50                            ;
;  OTG_DATA[8]        ; OSC_50              ; 8.999  ; 8.962  ; Rise       ; OSC_50                            ;
;  OTG_DATA[9]        ; OSC_50              ; 9.123  ; 9.123  ; Rise       ; OSC_50                            ;
;  OTG_DATA[10]       ; OSC_50              ; 8.050  ; 7.969  ; Rise       ; OSC_50                            ;
;  OTG_DATA[11]       ; OSC_50              ; 8.624  ; 8.485  ; Rise       ; OSC_50                            ;
;  OTG_DATA[12]       ; OSC_50              ; 9.515  ; 9.374  ; Rise       ; OSC_50                            ;
;  OTG_DATA[13]       ; OSC_50              ; 8.672  ; 8.568  ; Rise       ; OSC_50                            ;
;  OTG_DATA[14]       ; OSC_50              ; 8.535  ; 8.452  ; Rise       ; OSC_50                            ;
;  OTG_DATA[15]       ; OSC_50              ; 9.560  ; 9.464  ; Rise       ; OSC_50                            ;
; OTG_RD_N            ; OSC_50              ; 7.847  ; 7.857  ; Rise       ; OSC_50                            ;
; OTG_RST_N           ; OSC_50              ; 9.865  ; 9.683  ; Rise       ; OSC_50                            ;
; OTG_WR_N            ; OSC_50              ; 8.792  ; 8.749  ; Rise       ; OSC_50                            ;
; SD_CLK              ; OSC_50              ; 11.143 ; 11.056 ; Rise       ; OSC_50                            ;
; SD_CMD              ; OSC_50              ; 9.253  ; 9.326  ; Rise       ; OSC_50                            ;
; SD_DAT[*]           ; OSC_50              ; 9.478  ; 9.602  ; Rise       ; OSC_50                            ;
;  SD_DAT[0]          ; OSC_50              ; 9.478  ; 9.602  ; Rise       ; OSC_50                            ;
; UART_TXD            ; OSC_50              ; 11.496 ; 11.111 ; Rise       ; OSC_50                            ;
; DRAM_CLK            ; OSC_50              ; 5.727  ; 5.827  ; Fall       ; OSC_50                            ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.568 ; 13.031 ; Fall       ; altera_reserved_tck               ;
; HEX0[*]             ; OSC_50              ; 11.293 ; 11.323 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[0]            ; OSC_50              ; 7.305  ; 7.200  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[1]            ; OSC_50              ; 11.293 ; 11.323 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[2]            ; OSC_50              ; 6.751  ; 6.696  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[3]            ; OSC_50              ; 8.414  ; 8.216  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[4]            ; OSC_50              ; 6.935  ; 6.994  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[5]            ; OSC_50              ; 10.705 ; 10.823 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[6]            ; OSC_50              ; 9.387  ; 9.334  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX1[*]             ; OSC_50              ; 10.756 ; 10.773 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[0]            ; OSC_50              ; 8.770  ; 8.870  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[1]            ; OSC_50              ; 8.239  ; 8.218  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[2]            ; OSC_50              ; 8.820  ; 8.771  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[3]            ; OSC_50              ; 10.088 ; 9.827  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[4]            ; OSC_50              ; 8.177  ; 8.239  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[5]            ; OSC_50              ; 9.918  ; 10.030 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[6]            ; OSC_50              ; 10.756 ; 10.773 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX2[*]             ; OSC_50              ; 9.970  ; 9.941  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[0]            ; OSC_50              ; 7.396  ; 7.412  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[1]            ; OSC_50              ; 9.970  ; 9.941  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[2]            ; OSC_50              ; 7.058  ; 7.082  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[3]            ; OSC_50              ; 7.063  ; 7.075  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[4]            ; OSC_50              ; 8.654  ; 8.637  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[5]            ; OSC_50              ; 8.563  ; 8.576  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[6]            ; OSC_50              ; 7.414  ; 7.449  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX3[*]             ; OSC_50              ; 10.254 ; 10.072 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[0]            ; OSC_50              ; 10.025 ; 10.072 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[1]            ; OSC_50              ; 9.886  ; 9.860  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[2]            ; OSC_50              ; 10.254 ; 9.816  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[3]            ; OSC_50              ; 7.867  ; 7.746  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[4]            ; OSC_50              ; 7.574  ; 7.527  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[5]            ; OSC_50              ; 8.674  ; 8.619  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[6]            ; OSC_50              ; 7.393  ; 7.418  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX4[*]             ; OSC_50              ; 8.881  ; 8.643  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[0]            ; OSC_50              ; 8.144  ; 7.997  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[1]            ; OSC_50              ; 8.012  ; 8.096  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[2]            ; OSC_50              ; 7.301  ; 7.177  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[3]            ; OSC_50              ; 7.344  ; 7.204  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[4]            ; OSC_50              ; 8.881  ; 8.643  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[5]            ; OSC_50              ; 6.982  ; 6.908  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[6]            ; OSC_50              ; 7.369  ; 7.461  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX5[*]             ; OSC_50              ; 9.587  ; 9.358  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[0]            ; OSC_50              ; 7.765  ; 7.660  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[1]            ; OSC_50              ; 9.477  ; 9.159  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[2]            ; OSC_50              ; 9.266  ; 9.141  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[3]            ; OSC_50              ; 6.976  ; 6.894  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[4]            ; OSC_50              ; 9.587  ; 9.358  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[5]            ; OSC_50              ; 9.085  ; 9.066  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[6]            ; OSC_50              ; 8.520  ; 8.673  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX6[*]             ; OSC_50              ; 8.882  ; 8.533  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[0]            ; OSC_50              ; 6.587  ; 6.560  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[1]            ; OSC_50              ; 7.058  ; 6.907  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[2]            ; OSC_50              ; 6.292  ; 6.222  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[3]            ; OSC_50              ; 6.955  ; 6.952  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[4]            ; OSC_50              ; 7.243  ; 7.100  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[5]            ; OSC_50              ; 8.882  ; 8.533  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[6]            ; OSC_50              ; 6.776  ; 6.876  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX7[*]             ; OSC_50              ; 8.224  ; 7.999  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[0]            ; OSC_50              ; 8.224  ; 7.999  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[1]            ; OSC_50              ; 6.277  ; 6.242  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[2]            ; OSC_50              ; 7.289  ; 7.094  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[3]            ; OSC_50              ; 7.898  ; 7.841  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[4]            ; OSC_50              ; 6.872  ; 6.713  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[5]            ; OSC_50              ; 6.397  ; 6.351  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[6]            ; OSC_50              ; 6.518  ; 6.547  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; LED_GREEN[*]        ; OSC_50              ; 7.885  ; 7.993  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[0]       ; OSC_50              ; 7.051  ; 7.223  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[1]       ; OSC_50              ; 7.812  ; 7.830  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[2]       ; OSC_50              ; 6.859  ; 6.973  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[3]       ; OSC_50              ; 6.772  ; 6.866  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[4]       ; OSC_50              ; 6.991  ; 7.133  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[5]       ; OSC_50              ; 6.303  ; 6.310  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[6]       ; OSC_50              ; 7.885  ; 7.993  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[7]       ; OSC_50              ; 5.928  ; 5.943  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; LED_RED[*]          ; OSC_50              ; 9.691  ; 9.695  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[0]         ; OSC_50              ; 7.185  ; 7.199  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[1]         ; OSC_50              ; 6.087  ; 6.266  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[2]         ; OSC_50              ; 6.540  ; 6.565  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[3]         ; OSC_50              ; 8.152  ; 8.120  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[4]         ; OSC_50              ; 6.336  ; 6.492  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[5]         ; OSC_50              ; 9.691  ; 9.474  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[6]         ; OSC_50              ; 7.775  ; 7.749  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[7]         ; OSC_50              ; 7.080  ; 7.166  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[8]         ; OSC_50              ; 5.386  ; 5.440  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[9]         ; OSC_50              ; 7.818  ; 7.997  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[10]        ; OSC_50              ; 5.671  ; 5.716  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[11]        ; OSC_50              ; 5.489  ; 5.558  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[12]        ; OSC_50              ; 7.438  ; 7.347  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[13]        ; OSC_50              ; 7.860  ; 7.835  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[14]        ; OSC_50              ; 6.859  ; 6.868  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[15]        ; OSC_50              ; 9.556  ; 9.695  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[16]        ; OSC_50              ; 5.681  ; 5.822  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[17]        ; OSC_50              ; 6.953  ; 6.889  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]        ; OSC_50              ; 8.377  ; 8.024  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[0]       ; OSC_50              ; 6.505  ; 6.386  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[1]       ; OSC_50              ; 5.668  ; 5.661  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[2]       ; OSC_50              ; 6.778  ; 6.640  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[3]       ; OSC_50              ; 7.056  ; 6.907  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[4]       ; OSC_50              ; 6.068  ; 6.046  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[5]       ; OSC_50              ; 7.750  ; 7.601  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[6]       ; OSC_50              ; 7.028  ; 7.019  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[7]       ; OSC_50              ; 7.675  ; 7.554  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[8]       ; OSC_50              ; 7.427  ; 7.260  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[9]       ; OSC_50              ; 7.145  ; 6.754  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[10]      ; OSC_50              ; 7.262  ; 7.134  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[11]      ; OSC_50              ; 6.363  ; 6.241  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[12]      ; OSC_50              ; 8.377  ; 8.024  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[13]      ; OSC_50              ; 5.492  ; 5.508  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[14]      ; OSC_50              ; 6.408  ; 6.292  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[15]      ; OSC_50              ; 7.955  ; 7.512  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[16]      ; OSC_50              ; 6.152  ; 6.084  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[17]      ; OSC_50              ; 7.230  ; 7.127  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[18]      ; OSC_50              ; 6.854  ; 6.813  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[19]      ; OSC_50              ; 8.344  ; 7.948  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]          ; OSC_50              ; 7.749  ; 7.596  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]         ; OSC_50              ; 7.388  ; 7.232  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]         ; OSC_50              ; 7.749  ; 7.596  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]         ; OSC_50              ; 7.178  ; 7.046  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]         ; OSC_50              ; 6.882  ; 6.827  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]         ; OSC_50              ; 6.311  ; 6.191  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]         ; OSC_50              ; 5.485  ; 5.474  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]         ; OSC_50              ; 5.528  ; 5.524  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]         ; OSC_50              ; 6.195  ; 6.114  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]         ; OSC_50              ; 5.465  ; 5.481  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]         ; OSC_50              ; 5.910  ; 5.805  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]        ; OSC_50              ; 6.206  ; 6.162  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]        ; OSC_50              ; 6.553  ; 6.457  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]        ; OSC_50              ; 6.165  ; 6.207  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]        ; OSC_50              ; 6.005  ; 5.960  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]        ; OSC_50              ; 7.136  ; 7.022  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]        ; OSC_50              ; 5.736  ; 5.742  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_OE_N           ; OSC_50              ; 5.723  ; 5.719  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_WE_N           ; OSC_50              ; 5.532  ; 5.478  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_B[*]            ; OSC_50              ; 7.495  ; 7.435  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[0]           ; OSC_50              ; 5.964  ; 5.933  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[1]           ; OSC_50              ; 5.833  ; 5.843  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[2]           ; OSC_50              ; 6.188  ; 6.068  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[3]           ; OSC_50              ; 7.495  ; 7.435  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[4]           ; OSC_50              ; 6.334  ; 6.182  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[5]           ; OSC_50              ; 6.461  ; 6.372  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[6]           ; OSC_50              ; 4.776  ; 4.764  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[7]           ; OSC_50              ; 6.468  ; 6.507  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_BLANK_N         ; OSC_50              ; 6.735  ; 6.691  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_CLK             ; OSC_50              ; 5.834  ; 5.768  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_G[*]            ; OSC_50              ; 6.787  ; 6.743  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[0]           ; OSC_50              ; 6.004  ; 5.916  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[1]           ; OSC_50              ; 6.178  ; 6.058  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[2]           ; OSC_50              ; 5.609  ; 5.566  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[3]           ; OSC_50              ; 5.318  ; 5.267  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[4]           ; OSC_50              ; 6.787  ; 6.743  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[5]           ; OSC_50              ; 4.737  ; 4.716  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[6]           ; OSC_50              ; 4.750  ; 4.731  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[7]           ; OSC_50              ; 5.218  ; 5.146  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_HS              ; OSC_50              ; 6.146  ; 5.994  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_R[*]            ; OSC_50              ; 7.156  ; 7.083  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[0]           ; OSC_50              ; 6.205  ; 6.176  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[1]           ; OSC_50              ; 5.734  ; 5.766  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[2]           ; OSC_50              ; 6.966  ; 6.956  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[3]           ; OSC_50              ; 5.462  ; 5.381  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[4]           ; OSC_50              ; 5.709  ; 5.647  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[5]           ; OSC_50              ; 7.156  ; 7.083  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[6]           ; OSC_50              ; 5.402  ; 5.342  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[7]           ; OSC_50              ; 5.437  ; 5.366  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_VS              ; OSC_50              ; 5.836  ; 5.864  ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; AUD_ADCLRCK         ; OSC_50              ; 7.150  ; 7.009  ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_BCLK            ; OSC_50              ; 5.735  ; 5.713  ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_DACDAT          ; OSC_50              ; 7.801  ; 7.614  ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_DACLRCK         ; OSC_50              ; 6.405  ; 6.434  ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_XCK             ; OSC_50              ; 5.991  ; 5.959  ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------+
; DRAM_ADDR[*]        ; OSC_50              ; 3.976 ; 3.995 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[0]       ; OSC_50              ; 3.976 ; 3.995 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[1]       ; OSC_50              ; 4.644 ; 4.759 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[2]       ; OSC_50              ; 4.385 ; 4.504 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[3]       ; OSC_50              ; 4.575 ; 4.648 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[4]       ; OSC_50              ; 5.043 ; 5.207 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[5]       ; OSC_50              ; 4.564 ; 4.675 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[6]       ; OSC_50              ; 5.002 ; 5.187 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[7]       ; OSC_50              ; 4.977 ; 5.139 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[8]       ; OSC_50              ; 4.439 ; 4.542 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[9]       ; OSC_50              ; 4.576 ; 4.697 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[10]      ; OSC_50              ; 4.016 ; 4.074 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[11]      ; OSC_50              ; 5.383 ; 5.566 ; Rise       ; OSC_50                            ;
;  DRAM_ADDR[12]      ; OSC_50              ; 5.051 ; 5.195 ; Rise       ; OSC_50                            ;
; DRAM_BA[*]          ; OSC_50              ; 3.814 ; 3.812 ; Rise       ; OSC_50                            ;
;  DRAM_BA[0]         ; OSC_50              ; 4.343 ; 4.432 ; Rise       ; OSC_50                            ;
;  DRAM_BA[1]         ; OSC_50              ; 3.814 ; 3.812 ; Rise       ; OSC_50                            ;
; DRAM_CAS_N          ; OSC_50              ; 4.454 ; 4.350 ; Rise       ; OSC_50                            ;
; DRAM_CLK            ; OSC_50              ; 3.061 ; 3.430 ; Rise       ; OSC_50                            ;
; DRAM_DQ[*]          ; OSC_50              ; 3.407 ; 3.379 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[0]         ; OSC_50              ; 4.824 ; 4.970 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[1]         ; OSC_50              ; 4.485 ; 4.570 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[2]         ; OSC_50              ; 4.427 ; 4.507 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[3]         ; OSC_50              ; 4.493 ; 4.620 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[4]         ; OSC_50              ; 3.842 ; 3.875 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[5]         ; OSC_50              ; 3.695 ; 3.697 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[6]         ; OSC_50              ; 4.031 ; 4.078 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[7]         ; OSC_50              ; 3.447 ; 3.419 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[8]         ; OSC_50              ; 5.077 ; 5.254 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[9]         ; OSC_50              ; 4.076 ; 4.130 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[10]        ; OSC_50              ; 4.088 ; 4.136 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[11]        ; OSC_50              ; 4.316 ; 4.393 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[12]        ; OSC_50              ; 3.779 ; 3.809 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[13]        ; OSC_50              ; 4.037 ; 4.094 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[14]        ; OSC_50              ; 4.131 ; 4.229 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[15]        ; OSC_50              ; 3.877 ; 3.899 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[16]        ; OSC_50              ; 4.634 ; 4.728 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[17]        ; OSC_50              ; 4.439 ; 4.532 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[18]        ; OSC_50              ; 3.622 ; 3.613 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[19]        ; OSC_50              ; 4.315 ; 4.403 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[20]        ; OSC_50              ; 4.111 ; 4.182 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[21]        ; OSC_50              ; 4.880 ; 5.039 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[22]        ; OSC_50              ; 4.235 ; 4.312 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[23]        ; OSC_50              ; 4.434 ; 4.555 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[24]        ; OSC_50              ; 4.075 ; 4.130 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[25]        ; OSC_50              ; 3.407 ; 3.379 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[26]        ; OSC_50              ; 3.438 ; 3.410 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[27]        ; OSC_50              ; 3.713 ; 3.722 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[28]        ; OSC_50              ; 3.418 ; 3.390 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[29]        ; OSC_50              ; 3.611 ; 3.600 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[30]        ; OSC_50              ; 3.635 ; 3.620 ; Rise       ; OSC_50                            ;
;  DRAM_DQ[31]        ; OSC_50              ; 4.166 ; 4.249 ; Rise       ; OSC_50                            ;
; DRAM_RAS_N          ; OSC_50              ; 4.455 ; 4.364 ; Rise       ; OSC_50                            ;
; DRAM_WE_N           ; OSC_50              ; 4.826 ; 4.702 ; Rise       ; OSC_50                            ;
; I2C_SCLK            ; OSC_50              ; 4.332 ; 4.445 ; Rise       ; OSC_50                            ;
; I2C_SDAT            ; OSC_50              ; 4.487 ; 4.625 ; Rise       ; OSC_50                            ;
; LED_GREEN[*]        ; OSC_50              ; 5.084 ; 4.831 ; Rise       ; OSC_50                            ;
;  LED_GREEN[8]       ; OSC_50              ; 5.084 ; 4.831 ; Rise       ; OSC_50                            ;
; OTG_ADDR[*]         ; OSC_50              ; 4.065 ; 4.151 ; Rise       ; OSC_50                            ;
;  OTG_ADDR[0]        ; OSC_50              ; 6.458 ; 6.467 ; Rise       ; OSC_50                            ;
;  OTG_ADDR[1]        ; OSC_50              ; 4.065 ; 4.151 ; Rise       ; OSC_50                            ;
; OTG_CS_N            ; OSC_50              ; 4.802 ; 4.976 ; Rise       ; OSC_50                            ;
; OTG_DATA[*]         ; OSC_50              ; 3.763 ; 3.787 ; Rise       ; OSC_50                            ;
;  OTG_DATA[0]        ; OSC_50              ; 3.796 ; 3.843 ; Rise       ; OSC_50                            ;
;  OTG_DATA[1]        ; OSC_50              ; 3.892 ; 3.949 ; Rise       ; OSC_50                            ;
;  OTG_DATA[2]        ; OSC_50              ; 3.859 ; 3.905 ; Rise       ; OSC_50                            ;
;  OTG_DATA[3]        ; OSC_50              ; 4.125 ; 4.183 ; Rise       ; OSC_50                            ;
;  OTG_DATA[4]        ; OSC_50              ; 3.916 ; 3.974 ; Rise       ; OSC_50                            ;
;  OTG_DATA[5]        ; OSC_50              ; 3.843 ; 3.875 ; Rise       ; OSC_50                            ;
;  OTG_DATA[6]        ; OSC_50              ; 3.763 ; 3.787 ; Rise       ; OSC_50                            ;
;  OTG_DATA[7]        ; OSC_50              ; 4.176 ; 4.303 ; Rise       ; OSC_50                            ;
;  OTG_DATA[8]        ; OSC_50              ; 4.519 ; 4.671 ; Rise       ; OSC_50                            ;
;  OTG_DATA[9]        ; OSC_50              ; 4.620 ; 4.777 ; Rise       ; OSC_50                            ;
;  OTG_DATA[10]       ; OSC_50              ; 4.076 ; 4.159 ; Rise       ; OSC_50                            ;
;  OTG_DATA[11]       ; OSC_50              ; 4.335 ; 4.428 ; Rise       ; OSC_50                            ;
;  OTG_DATA[12]       ; OSC_50              ; 4.754 ; 4.896 ; Rise       ; OSC_50                            ;
;  OTG_DATA[13]       ; OSC_50              ; 4.369 ; 4.459 ; Rise       ; OSC_50                            ;
;  OTG_DATA[14]       ; OSC_50              ; 4.313 ; 4.417 ; Rise       ; OSC_50                            ;
;  OTG_DATA[15]       ; OSC_50              ; 4.791 ; 4.965 ; Rise       ; OSC_50                            ;
; OTG_RD_N            ; OSC_50              ; 4.048 ; 4.138 ; Rise       ; OSC_50                            ;
; OTG_RST_N           ; OSC_50              ; 4.918 ; 5.106 ; Rise       ; OSC_50                            ;
; OTG_WR_N            ; OSC_50              ; 4.463 ; 4.602 ; Rise       ; OSC_50                            ;
; SD_CLK              ; OSC_50              ; 5.473 ; 5.746 ; Rise       ; OSC_50                            ;
; SD_CMD              ; OSC_50              ; 4.884 ; 4.722 ; Rise       ; OSC_50                            ;
; SD_DAT[*]           ; OSC_50              ; 5.047 ; 4.879 ; Rise       ; OSC_50                            ;
;  SD_DAT[0]          ; OSC_50              ; 5.047 ; 4.879 ; Rise       ; OSC_50                            ;
; UART_TXD            ; OSC_50              ; 6.250 ; 6.191 ; Rise       ; OSC_50                            ;
; DRAM_CLK            ; OSC_50              ; 3.061 ; 3.430 ; Fall       ; OSC_50                            ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.533 ; 5.996 ; Fall       ; altera_reserved_tck               ;
; HEX0[*]             ; OSC_50              ; 2.755 ; 2.925 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[0]            ; OSC_50              ; 3.038 ; 3.221 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[1]            ; OSC_50              ; 5.212 ; 5.619 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[2]            ; OSC_50              ; 2.755 ; 2.925 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[3]            ; OSC_50              ; 3.505 ; 3.734 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[4]            ; OSC_50              ; 2.942 ; 3.107 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[5]            ; OSC_50              ; 4.965 ; 5.369 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX0[6]            ; OSC_50              ; 4.405 ; 4.063 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX1[*]             ; OSC_50              ; 2.832 ; 3.024 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[0]            ; OSC_50              ; 3.101 ; 3.349 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[1]            ; OSC_50              ; 2.832 ; 3.024 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[2]            ; OSC_50              ; 3.108 ; 3.375 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[3]            ; OSC_50              ; 3.651 ; 3.895 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[4]            ; OSC_50              ; 2.897 ; 3.055 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[5]            ; OSC_50              ; 3.897 ; 4.165 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX1[6]            ; OSC_50              ; 4.535 ; 4.251 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX2[*]             ; OSC_50              ; 2.930 ; 3.097 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[0]            ; OSC_50              ; 3.111 ; 3.364 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[1]            ; OSC_50              ; 4.332 ; 4.714 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[2]            ; OSC_50              ; 2.966 ; 3.240 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[3]            ; OSC_50              ; 2.930 ; 3.152 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[4]            ; OSC_50              ; 3.629 ; 3.947 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[5]            ; OSC_50              ; 3.664 ; 3.983 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX2[6]            ; OSC_50              ; 3.332 ; 3.097 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX3[*]             ; OSC_50              ; 3.354 ; 3.192 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[0]            ; OSC_50              ; 4.317 ; 4.744 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[1]            ; OSC_50              ; 4.240 ; 4.622 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[2]            ; OSC_50              ; 5.024 ; 4.985 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[3]            ; OSC_50              ; 3.357 ; 3.534 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[4]            ; OSC_50              ; 3.354 ; 3.499 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[5]            ; OSC_50              ; 3.629 ; 3.860 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX3[6]            ; OSC_50              ; 3.359 ; 3.192 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX4[*]             ; OSC_50              ; 2.927 ; 3.069 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[0]            ; OSC_50              ; 3.548 ; 3.751 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[1]            ; OSC_50              ; 3.546 ; 3.794 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[2]            ; OSC_50              ; 3.196 ; 3.284 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[3]            ; OSC_50              ; 3.153 ; 3.292 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[4]            ; OSC_50              ; 3.891 ; 4.167 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[5]            ; OSC_50              ; 2.927 ; 3.069 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX4[6]            ; OSC_50              ; 3.339 ; 3.198 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX5[*]             ; OSC_50              ; 2.692 ; 2.793 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[0]            ; OSC_50              ; 3.029 ; 3.171 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[1]            ; OSC_50              ; 4.416 ; 4.304 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[2]            ; OSC_50              ; 3.799 ; 3.963 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[3]            ; OSC_50              ; 2.692 ; 2.793 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[4]            ; OSC_50              ; 3.908 ; 4.164 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[5]            ; OSC_50              ; 3.697 ; 3.988 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX5[6]            ; OSC_50              ; 3.659 ; 3.485 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX6[*]             ; OSC_50              ; 2.661 ; 2.765 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[0]            ; OSC_50              ; 2.814 ; 2.939 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[1]            ; OSC_50              ; 3.012 ; 3.141 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[2]            ; OSC_50              ; 2.661 ; 2.765 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[3]            ; OSC_50              ; 2.991 ; 3.144 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[4]            ; OSC_50              ; 3.069 ; 3.212 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[5]            ; OSC_50              ; 4.409 ; 4.303 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX6[6]            ; OSC_50              ; 3.026 ; 2.900 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; HEX7[*]             ; OSC_50              ; 2.674 ; 2.759 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[0]            ; OSC_50              ; 3.540 ; 3.712 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[1]            ; OSC_50              ; 2.674 ; 2.759 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[2]            ; OSC_50              ; 3.163 ; 3.213 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[3]            ; OSC_50              ; 3.450 ; 3.621 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[4]            ; OSC_50              ; 2.944 ; 3.101 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[5]            ; OSC_50              ; 2.733 ; 2.874 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  HEX7[6]            ; OSC_50              ; 2.883 ; 2.785 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; LED_GREEN[*]        ; OSC_50              ; 2.637 ; 2.812 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[0]       ; OSC_50              ; 3.186 ; 3.487 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[1]       ; OSC_50              ; 3.499 ; 3.807 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[2]       ; OSC_50              ; 3.099 ; 3.356 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[3]       ; OSC_50              ; 3.065 ; 3.295 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[4]       ; OSC_50              ; 3.156 ; 3.444 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[5]       ; OSC_50              ; 2.809 ; 3.014 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[6]       ; OSC_50              ; 3.569 ; 3.889 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_GREEN[7]       ; OSC_50              ; 2.637 ; 2.812 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; LED_RED[*]          ; OSC_50              ; 2.356 ; 2.514 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[0]         ; OSC_50              ; 3.221 ; 3.482 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[1]         ; OSC_50              ; 2.731 ; 2.982 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[2]         ; OSC_50              ; 2.894 ; 3.117 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[3]         ; OSC_50              ; 3.679 ; 3.989 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[4]         ; OSC_50              ; 2.843 ; 3.103 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[5]         ; OSC_50              ; 4.373 ; 4.717 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[6]         ; OSC_50              ; 3.516 ; 3.802 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[7]         ; OSC_50              ; 3.172 ; 3.447 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[8]         ; OSC_50              ; 2.356 ; 2.514 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[9]         ; OSC_50              ; 3.804 ; 4.100 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[10]        ; OSC_50              ; 2.482 ; 2.660 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[11]        ; OSC_50              ; 2.417 ; 2.590 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[12]        ; OSC_50              ; 3.315 ; 3.572 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[13]        ; OSC_50              ; 3.522 ; 3.829 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[14]        ; OSC_50              ; 3.044 ; 3.292 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[15]        ; OSC_50              ; 4.604 ; 4.997 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[16]        ; OSC_50              ; 2.505 ; 2.719 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  LED_RED[17]        ; OSC_50              ; 3.103 ; 3.333 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_ADDR[*]        ; OSC_50              ; 2.515 ; 2.618 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[0]       ; OSC_50              ; 2.983 ; 3.133 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[1]       ; OSC_50              ; 2.573 ; 2.708 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[2]       ; OSC_50              ; 3.122 ; 3.279 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[3]       ; OSC_50              ; 3.226 ; 3.411 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[4]       ; OSC_50              ; 2.764 ; 2.898 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[5]       ; OSC_50              ; 3.583 ; 3.805 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[6]       ; OSC_50              ; 3.244 ; 3.446 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[7]       ; OSC_50              ; 3.545 ; 3.754 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[8]       ; OSC_50              ; 3.395 ; 3.610 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[9]       ; OSC_50              ; 3.759 ; 3.617 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[10]      ; OSC_50              ; 3.365 ; 3.546 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[11]      ; OSC_50              ; 2.902 ; 3.019 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[12]      ; OSC_50              ; 4.357 ; 4.310 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[13]      ; OSC_50              ; 2.515 ; 2.618 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[14]      ; OSC_50              ; 2.936 ; 3.060 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[15]      ; OSC_50              ; 4.137 ; 3.999 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[16]      ; OSC_50              ; 2.793 ; 2.925 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[17]      ; OSC_50              ; 3.330 ; 3.534 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[18]      ; OSC_50              ; 3.123 ; 3.317 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_ADDR[19]      ; OSC_50              ; 4.324 ; 4.257 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_DQ[*]          ; OSC_50              ; 2.518 ; 2.618 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[0]         ; OSC_50              ; 3.416 ; 3.610 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[1]         ; OSC_50              ; 3.588 ; 3.812 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[2]         ; OSC_50              ; 3.329 ; 3.516 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[3]         ; OSC_50              ; 3.170 ; 3.365 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[4]         ; OSC_50              ; 2.865 ; 2.993 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[5]         ; OSC_50              ; 2.524 ; 2.639 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[6]         ; OSC_50              ; 2.548 ; 2.676 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[7]         ; OSC_50              ; 2.844 ; 2.978 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[8]         ; OSC_50              ; 2.518 ; 2.618 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[9]         ; OSC_50              ; 2.704 ; 2.805 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[10]        ; OSC_50              ; 2.839 ; 2.967 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[11]        ; OSC_50              ; 3.010 ; 3.157 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[12]        ; OSC_50              ; 2.840 ; 2.997 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[13]        ; OSC_50              ; 2.749 ; 2.887 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[14]        ; OSC_50              ; 3.306 ; 3.484 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  SRAM_DQ[15]        ; OSC_50              ; 2.781 ; 2.652 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_OE_N           ; OSC_50              ; 2.629 ; 2.759 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; SRAM_WE_N           ; OSC_50              ; 2.508 ; 2.604 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_B[*]            ; OSC_50              ; 2.149 ; 2.220 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[0]           ; OSC_50              ; 2.724 ; 2.861 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[1]           ; OSC_50              ; 2.701 ; 2.845 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[2]           ; OSC_50              ; 2.833 ; 2.959 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[3]           ; OSC_50              ; 3.444 ; 3.683 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[4]           ; OSC_50              ; 2.860 ; 2.995 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[5]           ; OSC_50              ; 2.943 ; 3.096 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[6]           ; OSC_50              ; 2.149 ; 2.220 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_B[7]           ; OSC_50              ; 2.969 ; 3.172 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_BLANK_N         ; OSC_50              ; 3.055 ; 3.240 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_CLK             ; OSC_50              ; 2.651 ; 2.765 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_G[*]            ; OSC_50              ; 2.135 ; 2.203 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[0]           ; OSC_50              ; 2.683 ; 2.808 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[1]           ; OSC_50              ; 2.811 ; 2.943 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[2]           ; OSC_50              ; 2.543 ; 2.663 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[3]           ; OSC_50              ; 2.388 ; 2.485 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[4]           ; OSC_50              ; 3.106 ; 3.291 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[5]           ; OSC_50              ; 2.149 ; 2.212 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[6]           ; OSC_50              ; 2.135 ; 2.203 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_G[7]           ; OSC_50              ; 2.353 ; 2.426 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_HS              ; OSC_50              ; 2.747 ; 2.857 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_R[*]            ; OSC_50              ; 2.416 ; 2.508 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[0]           ; OSC_50              ; 2.797 ; 2.956 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[1]           ; OSC_50              ; 2.608 ; 2.748 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[2]           ; OSC_50              ; 3.203 ; 3.418 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[3]           ; OSC_50              ; 2.448 ; 2.539 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[4]           ; OSC_50              ; 2.600 ; 2.720 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[5]           ; OSC_50              ; 3.252 ; 3.464 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[6]           ; OSC_50              ; 2.416 ; 2.508 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
;  VGA_R[7]           ; OSC_50              ; 2.429 ; 2.525 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; VGA_VS              ; OSC_50              ; 2.687 ; 2.832 ; Rise       ; u1|u1|altpll_component|pll|clk[0] ;
; AUD_ADCLRCK         ; OSC_50              ; 3.251 ; 3.426 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_BCLK            ; OSC_50              ; 2.626 ; 2.737 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_DACDAT          ; OSC_50              ; 3.556 ; 3.754 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_DACLRCK         ; OSC_50              ; 2.932 ; 3.095 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
; AUD_XCK             ; OSC_50              ; 2.751 ; 2.869 ; Rise       ; u1|u1|altpll_component|pll|clk[2] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED_RED[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_RED[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_RED[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_RED[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_RED[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_RED[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_RED[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_RED[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_RED[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_RED[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_RED[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_RED[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_RED[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_RED[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_RED[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_RED[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_RED[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_RED[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_GREEN[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_GREEN[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_GREEN[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_GREEN[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_GREEN[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_GREEN[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_GREEN[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_GREEN[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_GREEN[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WR_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CLK                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OSC_50                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_RED[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_RED[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_RED[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_RED[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_RED[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_RED[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_RED[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_RED[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_RED[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_RED[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LED_RED[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_RED[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_RED[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_RED[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_RED[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_RED[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LED_RED[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_RED[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_GREEN[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_GREEN[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_GREEN[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_GREEN[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_GREEN[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_GREEN[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_GREEN[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_GREEN[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED_GREEN[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WR_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_RED[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LED_RED[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LED_RED[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_GREEN[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_GREEN[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_GREEN[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_GREEN[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_GREEN[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_GREEN[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_GREEN[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_GREEN[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED_GREEN[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WR_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.95e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.95e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED_RED[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LED_RED[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LED_RED[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_RED[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_GREEN[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_GREEN[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_GREEN[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_GREEN[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_GREEN[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_GREEN[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_GREEN[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_GREEN[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED_GREEN[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WR_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                       ;
+-----------------------------------+-----------------------------------+--------------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+--------------+----------+----------+----------+
; altera_reserved_tck               ; altera_reserved_tck               ; 3418         ; 0        ; 34       ; 0        ;
; OSC_50                            ; OSC_50                            ; > 2147483647 ; 0        ; 0        ; 0        ;
; u1|u1|altpll_component|pll|clk[0] ; OSC_50                            ; 228          ; 0        ; 0        ; 0        ;
; u1|u1|altpll_component|pll|clk[2] ; OSC_50                            ; 1            ; 0        ; 0        ; 0        ;
; OSC_50                            ; u1|u1|altpll_component|pll|clk[0] ; 902          ; 0        ; 0        ; 0        ;
; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[0] ; 36           ; 0        ; 0        ; 0        ;
; OSC_50                            ; u1|u1|altpll_component|pll|clk[2] ; 7            ; 0        ; 0        ; 0        ;
; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[2] ; 27           ; 0        ; 0        ; 0        ;
; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 2754         ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                        ;
+-----------------------------------+-----------------------------------+--------------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+--------------+----------+----------+----------+
; altera_reserved_tck               ; altera_reserved_tck               ; 3418         ; 0        ; 34       ; 0        ;
; OSC_50                            ; OSC_50                            ; > 2147483647 ; 0        ; 0        ; 0        ;
; u1|u1|altpll_component|pll|clk[0] ; OSC_50                            ; 228          ; 0        ; 0        ; 0        ;
; u1|u1|altpll_component|pll|clk[2] ; OSC_50                            ; 1            ; 0        ; 0        ; 0        ;
; OSC_50                            ; u1|u1|altpll_component|pll|clk[0] ; 902          ; 0        ; 0        ; 0        ;
; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[0] ; 36           ; 0        ; 0        ; 0        ;
; OSC_50                            ; u1|u1|altpll_component|pll|clk[2] ; 7            ; 0        ; 0        ; 0        ;
; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[2] ; 27           ; 0        ; 0        ; 0        ;
; u1|u1|altpll_component|pll|clk[2] ; u1|u1|altpll_component|pll|clk[2] ; 2754         ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; altera_reserved_tck               ; altera_reserved_tck               ; 57       ; 0        ; 1        ; 0        ;
; OSC_50                            ; OSC_50                            ; 1366     ; 0        ; 0        ; 0        ;
; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 377      ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                 ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; altera_reserved_tck               ; altera_reserved_tck               ; 57       ; 0        ; 1        ; 0        ;
; OSC_50                            ; OSC_50                            ; 1366     ; 0        ; 0        ; 0        ;
; u1|u1|altpll_component|pll|clk[0] ; u1|u1|altpll_component|pll|clk[0] ; 377      ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 68    ; 68   ;
; Unconstrained Input Port Paths  ; 385   ; 385  ;
; Unconstrained Output Ports      ; 245   ; 245  ;
; Unconstrained Output Port Paths ; 551   ; 551  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Fri Feb 27 13:06:15 2015
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u1|u1|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u1|u1|altpll_component|pll|clk[0]} {u1|u1|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {u1|u1|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u1|u1|altpll_component|pll|clk[2]} {u1|u1|altpll_component|pll|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: clocks:u1|clock_slow[3] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.223
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.223        -0.236 u1|u1|altpll_component|pll|clk[0] 
    Info (332119):     6.729         0.000 OSC_50 
    Info (332119):    14.732         0.000 u1|u1|altpll_component|pll|clk[2] 
    Info (332119):    43.984         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.282
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.282         0.000 OSC_50 
    Info (332119):     0.349         0.000 u1|u1|altpll_component|pll|clk[2] 
    Info (332119):     0.357         0.000 u1|u1|altpll_component|pll|clk[0] 
    Info (332119):     0.401         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 7.257
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.257         0.000 u1|u1|altpll_component|pll|clk[0] 
    Info (332119):    12.132         0.000 OSC_50 
    Info (332119):    48.539         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.196
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.196         0.000 altera_reserved_tck 
    Info (332119):     1.681         0.000 u1|u1|altpll_component|pll|clk[0] 
    Info (332119):     5.706         0.000 OSC_50 
Info (332146): Worst-case minimum pulse width slack is 4.615
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.615         0.000 u1|u1|altpll_component|pll|clk[0] 
    Info (332119):     9.455         0.000 OSC_50 
    Info (332119):    19.697         0.000 u1|u1|altpll_component|pll|clk[2] 
    Info (332119):    49.483         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: clocks:u1|clock_slow[3] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.640
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.640         0.000 u1|u1|altpll_component|pll|clk[0] 
    Info (332119):     7.763         0.000 OSC_50 
    Info (332119):    15.352         0.000 u1|u1|altpll_component|pll|clk[2] 
    Info (332119):    44.708         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.284
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.284         0.000 OSC_50 
    Info (332119):     0.349         0.000 u1|u1|altpll_component|pll|clk[2] 
    Info (332119):     0.353         0.000 altera_reserved_tck 
    Info (332119):     0.354         0.000 u1|u1|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 7.469
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.469         0.000 u1|u1|altpll_component|pll|clk[0] 
    Info (332119):    12.795         0.000 OSC_50 
    Info (332119):    48.780         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.102
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.102         0.000 altera_reserved_tck 
    Info (332119):     1.528         0.000 u1|u1|altpll_component|pll|clk[0] 
    Info (332119):     5.226         0.000 OSC_50 
Info (332146): Worst-case minimum pulse width slack is 4.634
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.634         0.000 u1|u1|altpll_component|pll|clk[0] 
    Info (332119):     9.478         0.000 OSC_50 
    Info (332119):    19.686         0.000 u1|u1|altpll_component|pll|clk[2] 
    Info (332119):    49.399         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: clocks:u1|clock_slow[3] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.778
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.778         0.000 u1|u1|altpll_component|pll|clk[0] 
    Info (332119):    13.234         0.000 OSC_50 
    Info (332119):    17.179         0.000 u1|u1|altpll_component|pll|clk[2] 
    Info (332119):    47.313         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.101
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.101         0.000 OSC_50 
    Info (332119):     0.145         0.000 u1|u1|altpll_component|pll|clk[2] 
    Info (332119):     0.150         0.000 u1|u1|altpll_component|pll|clk[0] 
    Info (332119):     0.180         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 8.551
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.551         0.000 u1|u1|altpll_component|pll|clk[0] 
    Info (332119):    15.661         0.000 OSC_50 
    Info (332119):    49.628         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.555
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.555         0.000 altera_reserved_tck 
    Info (332119):     0.800         0.000 u1|u1|altpll_component|pll|clk[0] 
    Info (332119):     2.947         0.000 OSC_50 
Info (332146): Worst-case minimum pulse width slack is 4.750
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.750         0.000 u1|u1|altpll_component|pll|clk[0] 
    Info (332119):     9.199         0.000 OSC_50 
    Info (332119):    19.752         0.000 u1|u1|altpll_component|pll|clk[2] 
    Info (332119):    49.283         0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 672 megabytes
    Info: Processing ended: Fri Feb 27 13:06:40 2015
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:28


