timestamp 1686403616
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use opamp opamp_0 1 0 3066 0 1 81434
use level_tx_8bit level_tx_8bit_0 1 0 -2156 0 1 79110
use 8_bit_dac 8_bit_dac_0 1 0 0 0 1 0
port "VSSD" 15 -2360 79260 -2360 79260 m3
port "VCCD" 10 -2374 79987 -2374 79987 m3
port "VSSA" 14 178 77378 178 77378 m2
port "D7" 1 -912 85638 -912 85638 m2
port "D7" 1 6008 80936 6008 80936 m2
port "D6" 2 -1022 85631 -1022 85631 m2
port "D6" 2 4852 80953 4852 80953 m2
port "D5" 3 -1134 85633 -1134 85633 m2
port "D5" 3 3691 80954 3691 80954 m2
port "D4" 4 -1235 85634 -1235 85634 m2
port "D4" 4 2533 80939 2533 80939 m2
port "D3" 5 -1340 85633 -1340 85633 m2
port "D3" 5 1379 80939 1379 80939 m2
port "D2" 6 -1446 85638 -1446 85638 m2
port "D2" 6 222 80939 222 80939 m2
port "D1" 8 -1548 85638 -1548 85638 m2
port "D1" 8 -946 80916 -946 80916 m2
port "D0" 7 -1644 85632 -1644 85632 m2
port "D0" 7 -2103 80938 -2103 80938 m2
port "VOUT" 11 6911 85596 6911 85596 m2
port "VDDA" 9 -2347 85262 -2347 85262 m3
port "VREFH" 12 -2342 -117 -2342 -117 li
port "VREFL" 13 -2339 78836 -2339 78836 li
node "m3_5076_220#" 1 1013.5 5076 220 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 436240 6512 0 0 0 0 0 0
node "m3_n2409_220#" 1 796.565 -2409 220 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_5037_910#" 1 929.89 5037 910 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 441700 6590 0 0 0 0 0 0
node "m3_n2409_910#" 1 493.246 -2409 910 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_1448#" 0 258.218 7082 1448 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_1448#" 1 493.246 -2409 1448 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_2138#" 0 258.218 7082 2138 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_2138#" 1 493.246 -2409 2138 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_2676#" 0 258.218 7082 2676 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_2676#" 1 493.246 -2409 2676 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_3366#" 0 258.218 7082 3366 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_3366#" 1 493.246 -2409 3366 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_3904#" 0 258.218 7082 3904 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_3904#" 1 493.246 -2409 3904 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_4594#" 0 258.218 7082 4594 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_4594#" 1 493.246 -2409 4594 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_5132#" 0 258.218 7082 5132 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_5132#" 1 493.246 -2409 5132 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_5822#" 0 258.218 7082 5822 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_5822#" 1 493.246 -2409 5822 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_6360#" 0 258.218 7082 6360 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_6360#" 1 493.246 -2409 6360 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_7050#" 0 258.218 7082 7050 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_7050#" 1 493.246 -2409 7050 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_7588#" 0 258.218 7082 7588 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_7588#" 1 493.246 -2409 7588 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_8278#" 0 258.218 7082 8278 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_8278#" 1 493.246 -2409 8278 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_8816#" 0 258.218 7082 8816 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_8816#" 1 493.246 -2409 8816 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_9506#" 0 258.218 7082 9506 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_9506#" 1 493.246 -2409 9506 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_10044#" 0 258.218 7082 10044 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_10044#" 1 493.246 -2409 10044 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_10734#" 0 258.218 7082 10734 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_10734#" 1 493.246 -2409 10734 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_11272#" 0 258.218 7082 11272 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_11272#" 1 493.246 -2409 11272 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_11962#" 0 258.218 7082 11962 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_11962#" 1 493.246 -2409 11962 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_12500#" 0 258.218 7082 12500 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_12500#" 1 493.246 -2409 12500 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_13190#" 0 258.218 7082 13190 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_13190#" 1 493.246 -2409 13190 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_13728#" 0 258.218 7082 13728 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_13728#" 1 493.246 -2409 13728 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_14418#" 0 258.218 7082 14418 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_14418#" 1 493.246 -2409 14418 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_14956#" 0 258.218 7082 14956 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_14956#" 1 493.246 -2409 14956 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_15646#" 0 258.218 7082 15646 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_15646#" 1 493.246 -2409 15646 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_16184#" 0 258.218 7082 16184 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_16184#" 1 493.246 -2409 16184 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_16874#" 0 258.218 7082 16874 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_16874#" 1 493.246 -2409 16874 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_17412#" 0 258.218 7082 17412 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_17412#" 1 493.246 -2409 17412 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_18102#" 0 258.218 7082 18102 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_18102#" 1 493.246 -2409 18102 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_18640#" 0 258.218 7082 18640 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_18640#" 1 493.246 -2409 18640 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_19330#" 0 258.218 7082 19330 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_19330#" 1 493.246 -2409 19330 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_19868#" 0 258.218 7082 19868 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_19868#" 1 493.246 -2409 19868 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_20558#" 0 258.218 7082 20558 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_20558#" 1 493.246 -2409 20558 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_21096#" 0 258.218 7082 21096 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_21096#" 1 493.246 -2409 21096 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_21786#" 0 258.218 7082 21786 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_21786#" 1 493.246 -2409 21786 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_22324#" 0 258.218 7082 22324 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_22324#" 1 493.246 -2409 22324 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_23014#" 0 258.218 7082 23014 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_23014#" 1 493.246 -2409 23014 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_23552#" 0 258.218 7082 23552 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_23552#" 1 493.246 -2409 23552 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_24242#" 0 258.218 7082 24242 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_24242#" 1 493.246 -2409 24242 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_24780#" 0 258.218 7082 24780 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_24780#" 1 493.246 -2409 24780 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_25470#" 0 258.218 7082 25470 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_25470#" 1 493.246 -2409 25470 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_26008#" 0 258.218 7082 26008 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_26008#" 1 493.246 -2409 26008 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_26698#" 0 258.218 7082 26698 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_26698#" 1 493.246 -2409 26698 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_27236#" 0 258.218 7082 27236 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_27236#" 1 493.246 -2409 27236 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_27926#" 0 258.218 7082 27926 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_27926#" 1 493.246 -2409 27926 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_28464#" 0 258.218 7082 28464 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_28464#" 1 493.246 -2409 28464 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_29154#" 0 258.218 7082 29154 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_29154#" 1 493.246 -2409 29154 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_29692#" 0 258.218 7082 29692 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_29692#" 1 493.246 -2409 29692 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_30382#" 0 258.218 7082 30382 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_30382#" 1 493.246 -2409 30382 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_30920#" 0 258.218 7082 30920 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_30920#" 1 493.246 -2409 30920 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_31610#" 0 258.218 7082 31610 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_31610#" 1 493.246 -2409 31610 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_32148#" 0 258.218 7082 32148 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_32148#" 1 493.246 -2409 32148 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_32838#" 0 258.218 7082 32838 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_32838#" 1 493.246 -2409 32838 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_33376#" 0 258.218 7082 33376 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_33376#" 1 493.246 -2409 33376 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_34066#" 0 258.218 7082 34066 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_34066#" 1 493.246 -2409 34066 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_34604#" 0 258.218 7082 34604 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_34604#" 1 493.246 -2409 34604 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_35294#" 0 258.218 7082 35294 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_35294#" 1 493.246 -2409 35294 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_35832#" 0 258.218 7082 35832 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_35832#" 1 493.246 -2409 35832 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_36522#" 0 258.218 7082 36522 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_36522#" 1 493.246 -2409 36522 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_37060#" 0 258.218 7082 37060 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_37060#" 1 493.246 -2409 37060 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_37750#" 0 258.218 7082 37750 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_37750#" 1 493.246 -2409 37750 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_38288#" 0 258.218 7082 38288 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_38288#" 1 493.246 -2409 38288 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_38978#" 0 258.218 7082 38978 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_38978#" 1 493.246 -2409 38978 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_39516#" 0 255.528 7082 39516 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_39516#" 1 493.246 -2409 39516 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_40206#" 0 234.036 7082 40206 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_40206#" 1 493.246 -2409 40206 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_40744#" 0 243.925 7082 40744 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_40744#" 1 493.246 -2409 40744 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_41434#" 0 243.925 7082 41434 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_41434#" 1 493.246 -2409 41434 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_41972#" 0 243.925 7082 41972 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_41972#" 1 493.246 -2409 41972 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_42662#" 0 243.925 7082 42662 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_42662#" 1 493.246 -2409 42662 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_43200#" 0 243.925 7082 43200 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_43200#" 1 493.246 -2409 43200 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_43890#" 0 243.925 7082 43890 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_43890#" 1 493.246 -2409 43890 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_44428#" 0 243.925 7082 44428 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_44428#" 1 493.246 -2409 44428 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_45118#" 0 243.925 7082 45118 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_45118#" 1 493.246 -2409 45118 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_45656#" 0 243.925 7082 45656 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_45656#" 1 493.246 -2409 45656 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_46346#" 0 243.925 7082 46346 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_46346#" 1 493.246 -2409 46346 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_46884#" 0 243.925 7082 46884 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_46884#" 1 493.246 -2409 46884 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_47574#" 0 243.925 7082 47574 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_47574#" 1 493.246 -2409 47574 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_48112#" 0 243.925 7082 48112 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_48112#" 1 493.246 -2409 48112 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_48802#" 0 243.925 7082 48802 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_48802#" 1 493.246 -2409 48802 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_49340#" 0 243.925 7082 49340 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_49340#" 1 493.246 -2409 49340 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_50030#" 0 243.925 7082 50030 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_50030#" 1 493.246 -2409 50030 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_50568#" 0 243.925 7082 50568 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_50568#" 1 493.246 -2409 50568 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_51258#" 0 243.925 7082 51258 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_51258#" 1 493.246 -2409 51258 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_51796#" 0 243.925 7082 51796 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_51796#" 1 493.246 -2409 51796 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_52486#" 0 243.925 7082 52486 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_52486#" 1 493.246 -2409 52486 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_53024#" 0 243.925 7082 53024 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_53024#" 1 493.246 -2409 53024 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_53714#" 0 243.925 7082 53714 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_53714#" 1 493.246 -2409 53714 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_54252#" 0 243.925 7082 54252 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_54252#" 1 493.246 -2409 54252 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_54942#" 0 243.925 7082 54942 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_54942#" 1 493.246 -2409 54942 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_55480#" 0 243.925 7082 55480 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_55480#" 1 493.246 -2409 55480 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_56170#" 0 243.925 7082 56170 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_56170#" 1 493.246 -2409 56170 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_56708#" 0 243.925 7082 56708 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_56708#" 1 493.246 -2409 56708 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_57398#" 0 243.925 7082 57398 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_57398#" 1 493.246 -2409 57398 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_57936#" 0 243.925 7082 57936 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_57936#" 1 493.246 -2409 57936 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_58626#" 0 243.925 7082 58626 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_58626#" 1 493.246 -2409 58626 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_59164#" 0 243.925 7082 59164 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_59164#" 1 493.246 -2409 59164 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_59854#" 0 243.925 7082 59854 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_59854#" 1 493.246 -2409 59854 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_60392#" 0 243.925 7082 60392 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_60392#" 1 493.246 -2409 60392 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_61082#" 0 243.925 7082 61082 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_61082#" 1 493.246 -2409 61082 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_61620#" 0 243.925 7082 61620 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_61620#" 1 493.246 -2409 61620 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_62310#" 0 243.925 7082 62310 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_62310#" 1 493.246 -2409 62310 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_62848#" 0 243.925 7082 62848 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_62848#" 1 493.246 -2409 62848 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_63538#" 0 243.925 7082 63538 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_63538#" 1 493.246 -2409 63538 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_64076#" 0 243.925 7082 64076 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_64076#" 1 493.246 -2409 64076 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_64766#" 0 243.925 7082 64766 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_64766#" 1 493.246 -2409 64766 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_65304#" 0 243.925 7082 65304 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_65304#" 1 493.246 -2409 65304 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_65994#" 0 243.925 7082 65994 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_65994#" 1 493.246 -2409 65994 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_66532#" 0 243.925 7082 66532 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_66532#" 1 493.246 -2409 66532 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_67222#" 0 243.925 7082 67222 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_67222#" 1 493.246 -2409 67222 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_67760#" 0 243.925 7082 67760 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_67760#" 1 493.246 -2409 67760 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_68450#" 0 243.925 7082 68450 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_68450#" 1 493.246 -2409 68450 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_68988#" 0 243.925 7082 68988 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_68988#" 1 493.246 -2409 68988 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_69678#" 0 243.925 7082 69678 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_69678#" 1 493.246 -2409 69678 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_70216#" 0 243.925 7082 70216 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_70216#" 1 493.246 -2409 70216 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_70906#" 0 243.925 7082 70906 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_70906#" 1 493.246 -2409 70906 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_71444#" 0 243.925 7082 71444 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_71444#" 1 493.246 -2409 71444 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_72134#" 0 243.925 7082 72134 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_72134#" 1 493.246 -2409 72134 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_72672#" 0 243.925 7082 72672 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_72672#" 1 493.246 -2409 72672 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_73362#" 0 243.925 7082 73362 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_73362#" 1 493.246 -2409 73362 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_73900#" 0 243.925 7082 73900 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_73900#" 1 493.246 -2409 73900 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_74590#" 0 243.925 7082 74590 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_74590#" 1 493.246 -2409 74590 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_75128#" 0 243.925 7082 75128 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_75128#" 1 493.246 -2409 75128 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_75818#" 0 243.925 7082 75818 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_75818#" 1 493.246 -2409 75818 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_76356#" 0 243.925 7082 76356 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_76356#" 1 493.246 -2409 76356 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_7082_77046#" 0 243.925 7082 77046 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 155400 2500 0 0 0 0 0 0
node "m3_n2409_77046#" 1 493.246 -2409 77046 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_n2409_77584#" 1 493.246 -2409 77584 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 337260 5098 0 0 0 0 0 0
node "m3_n2409_78274#" 1 805.388 -2409 78274 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 363440 5472 0 0 0 0 0 0
node "m3_7016_79215#" 1 221.819 7016 79215 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 117600 2552 0 0 0 0 0 0
node "VSSD" 0 96.5936 -2360 79260 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35300 906 0 0 0 0 0 0
node "m3_7016_79947#" 1 230.151 7016 79947 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 117600 2552 0 0 0 0 0 0
node "VCCD" 0 100.128 -2374 79987 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 35300 906 0 0 0 0 0 0
node "m3_7019_80714#" 1 224.825 7019 80714 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 113781 2540 0 0 0 0 0 0
node "VSSA" 0 101.203 178 77378 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13192 524 0 0 0 0 0 0 0 0
node "m2_5522_78551#" 6 624.834 5522 78551 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 85936 4274 0 0 0 0 0 0 0 0
node "m2_5442_78539#" 3 205.045 5442 78539 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 42148 2138 0 0 0 0 0 0 0 0
node "m2_4691_78999#" 4 237.067 4691 78999 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 52152 2626 0 0 0 0 0 0 0 0
node "m2_3533_78919#" 7 347.587 3533 78919 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 96432 4786 0 0 0 0 0 0 0 0
node "m2_2374_78839#" 11 319.779 2374 78839 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 141573 6988 0 0 0 0 0 0 0 0
node "m2_1212_78739#" 14 684.287 1212 78739 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 185525 9132 0 0 0 0 0 0 0 0
node "m2_52_78919#" 13 1006.36 52 78919 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 168715 8312 0 0 0 0 0 0 0 0
node "m2_n1107_78752#" 5 458.962 -1107 78752 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 125125 4660 0 0 0 0 0 0 0 0
node "m2_n2038_79224#" 0 47.4911 -2038 79224 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10148 408 0 0 0 0 0 0 0 0
node "m2_n2251_80725#" 9 1751.84 -2251 80725 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 328712 9804 35300 906 0 0 0 0 0 0
node "D7" 43 2420.78 6008 80936 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 397970 23478 0 0 0 0 0 0 0 0
node "D6" 39 669.363 4852 80953 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 362440 21388 0 0 0 0 0 0 0 0
node "D5" 35 650.178 3691 80954 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 326638 19282 0 0 0 0 0 0 0 0
node "D4" 31 608.097 2533 80939 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 290632 17164 0 0 0 0 0 0 0 0
node "D3" 28 569.339 1379 80939 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 254898 15062 0 0 0 0 0 0 0 0
node "D2" 24 514.948 222 80939 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 219028 12952 0 0 0 0 0 0 0 0
node "D1" 20 374.434 -946 80916 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 182954 10830 0 0 0 0 0 0 0 0
node "D0" 19 1242.32 -2103 80938 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 177922 10534 0 0 0 0 0 0 0 0
node "m1_4086_81134#" 11 3296.17 4086 81134 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 687456 14970 11439 432 168840 2692 0 0 0 0 0 0
node "m1_2145_81430#" 5 4524.72 2145 81430 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48276 920 31104 708 1072484 21546 0 0 0 0 0 0
node "m1_3143_82073#" 1 19324.7 3143 82073 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 29546 906 3760013 95358 0 0 0 0 0 0 0 0
node "VOUT" 3 1244.1 6911 85596 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 183384 3612 127656 2580 0 0 0 0 0 0 0 0
node "VDDA" 19 8991.6 -2347 85262 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 917730 19612 42543 1140 1244124 24278 0 0 0 0 0 0
node "VREFH" 970 5928.63 -2342 -117 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1484140 21482 10752 460 16503 722 0 0 0 0 0 0 0 0
node "VREFL" 970 5912.15 -2339 78836 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1484140 21482 20100 574 47045 1188 0 0 0 0 0 0 0 0
node "li_5769_85181#" 28 106.581 5769 85181 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11826 470 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_3143_82073#" "m3_7082_49340#" 116.445
cap "m3_n2409_19330#" "m3_n2409_18640#" 282.962
cap "m3_n2409_23552#" "m3_n2409_23014#" 372.941
cap "m1_4086_81134#" "m2_5522_78551#" 5.21124
cap "m2_5522_78551#" "m3_7016_79947#" 0.0783977
cap "m3_7082_10044#" "m3_7082_9506#" 171.841
cap "m3_n2409_21786#" "m3_n2409_21096#" 282.962
cap "m3_n2409_78274#" "m2_n2038_79224#" 0.3541
cap "m1_3143_82073#" "m3_7082_76356#" 116.445
cap "m3_7082_28464#" "m3_7082_27926#" 171.841
cap "m3_n2409_74590#" "m3_n2409_75128#" 372.941
cap "m2_52_78919#" "m2_1212_78739#" 896.976
cap "m3_7082_41972#" "m3_7082_41434#" 171.841
cap "m3_n2409_48802#" "m3_n2409_48112#" 282.962
cap "m1_4086_81134#" "m1_2145_81430#" 196.856
cap "m3_n2409_24242#" "m3_n2409_24780#" 372.941
cap "m3_7082_29154#" "m3_7082_29692#" 171.841
cap "m3_7082_31610#" "m3_7082_32148#" 171.841
cap "m3_n2409_40206#" "m3_n2409_40744#" 372.941
cap "m1_2145_81430#" "m3_7016_79947#" 0.148893
cap "m1_3143_82073#" "m3_7082_73362#" 116.445
cap "m2_n2038_79224#" "m2_n1107_78752#" 4.92554
cap "m3_7082_42662#" "m3_7082_43200#" 171.841
cap "m3_7082_50568#" "m3_7082_50030#" 171.841
cap "m3_7082_53714#" "m3_7082_54252#" 171.841
cap "m1_3143_82073#" "m3_7082_56170#" 116.445
cap "m3_n2409_35294#" "m3_n2409_35832#" 372.941
cap "m3_7082_7588#" "m3_7082_8278#" 130.381
cap "m3_n2409_72134#" "m3_n2409_72672#" 372.941
cap "m3_n2409_51796#" "m3_n2409_51258#" 372.941
cap "m1_3143_82073#" "m3_7082_73900#" 116.445
cap "m3_n2409_56708#" "m3_n2409_57398#" 282.962
cap "m3_n2409_76356#" "m3_n2409_75818#" 372.941
cap "m3_7082_26698#" "m3_7082_26008#" 130.381
cap "m3_7082_34066#" "m3_7082_34604#" 171.841
cap "m3_n2409_11272#" "m3_n2409_10734#" 372.941
cap "m3_n2409_52486#" "m3_n2409_51796#" 282.962
cap "m1_3143_82073#" "m3_7082_42662#" 116.445
cap "m1_3143_82073#" "m3_7082_74590#" 116.445
cap "m3_7082_19330#" "m3_7082_18640#" 130.381
cap "m3_7082_34604#" "m3_7082_35294#" 130.381
cap "m3_7082_59164#" "m3_7082_58626#" 171.841
cap "m3_7082_60392#" "m3_7082_61082#" 130.381
cap "m3_n2409_75128#" "m3_n2409_75818#" 282.962
cap "m3_n2409_29692#" "m3_n2409_29154#" 372.941
cap "m3_n2409_16184#" "m3_n2409_16874#" 282.962
cap "m3_n2409_20558#" "m3_n2409_21096#" 372.941
cap "D5" "D4" 3850.96
cap "m3_n2409_6360#" "m3_n2409_5822#" 372.941
cap "m1_3143_82073#" "m3_7082_50030#" 116.445
cap "m3_7082_53714#" "m3_7082_53024#" 130.381
cap "m3_7082_19330#" "m3_7082_19868#" 171.841
cap "m3_7082_21786#" "m3_7082_21096#" 130.381
cap "m3_n2409_46346#" "m3_n2409_46884#" 372.941
cap "VREFL" "m2_1212_78739#" 293.068
cap "m3_7082_75128#" "m3_7082_74590#" 171.841
cap "m1_3143_82073#" "m3_7082_70216#" 116.445
cap "m1_4086_81134#" "m3_7082_76356#" 0.207413
cap "m3_n2409_17412#" "m3_n2409_16874#" 372.941
cap "VREFL" "m3_n2409_77584#" 5.30247
cap "m3_7082_30920#" "m3_7082_31610#" 130.381
cap "m3_n2409_78274#" "m2_52_78919#" 0.984642
cap "m3_n2409_43200#" "m3_n2409_42662#" 372.941
cap "m3_7082_54942#" "m3_7082_54252#" 130.381
cap "m3_7082_59164#" "m3_7082_59854#" 130.381
cap "D3" "D4" 3177.36
cap "m1_3143_82073#" "m3_7082_65304#" 116.445
cap "m3_n2409_42662#" "m3_n2409_41972#" 282.962
cap "m1_3143_82073#" "m3_7082_46346#" 116.445
cap "m1_3143_82073#" "m3_7082_50568#" 116.445
cap "m3_n2409_10734#" "m3_n2409_10044#" 282.962
cap "m3_7082_70216#" "m3_7082_69678#" 171.841
cap "m3_7082_45118#" "m3_7082_44428#" 130.381
cap "m1_3143_82073#" "m3_7082_77046#" 116.445
cap "m3_n2409_25470#" "m3_n2409_24780#" 282.962
cap "m3_7082_71444#" "m3_7082_72134#" 130.381
cap "m2_n1107_78752#" "m2_52_78919#" 90.6178
cap "m1_3143_82073#" "m3_7082_43200#" 116.445
cap "m3_7082_57398#" "m3_7082_56708#" 130.381
cap "m1_2145_81430#" "D5" 91.1382
cap "m3_7082_38978#" "m3_7082_39516#" 171.841
cap "m3_n2409_78274#" "VSSD" 29.6504
cap "VREFL" "m3_7016_79215#" 29.4295
cap "VOUT" "li_5769_85181#" 0.266654
cap "m3_7082_15646#" "m3_7082_14956#" 130.381
cap "m3_7082_34066#" "m3_7082_33376#" 130.381
cap "D6" "m1_2145_81430#" 131.479
cap "m3_n2409_35832#" "m3_n2409_36522#" 282.962
cap "m3_7082_62848#" "m3_7082_63538#" 130.381
cap "m1_3143_82073#" "m3_7082_40206#" 289.954
cap "m3_n2409_57936#" "m3_n2409_57398#" 372.941
cap "m3_7082_64076#" "m3_7082_64766#" 130.381
cap "m3_n2409_69678#" "m3_n2409_68988#" 282.962
cap "m1_3143_82073#" "m3_7082_62310#" 116.445
cap "VSSD" "m2_n1107_78752#" 0.173245
cap "m3_7082_77046#" "VDDA" 0.213044
cap "m1_2145_81430#" "D0" 61.1951
cap "m3_n2409_26698#" "m3_n2409_26008#" 282.962
cap "m3_7082_32838#" "m3_7082_32148#" 130.381
cap "m3_n2409_11272#" "m3_n2409_11962#" 282.962
cap "D3" "m1_2145_81430#" 58.2527
cap "D2" "VDDA" 42.8405
cap "m1_3143_82073#" "D7" 217.735
cap "m3_n2409_61620#" "m3_n2409_61082#" 372.941
cap "m2_n1107_78752#" "D1" 1.79504
cap "m3_7082_40744#" "m3_7082_41434#" 130.381
cap "m3_n2409_67760#" "m3_n2409_67222#" 372.941
cap "m3_7082_72672#" "m3_7082_72134#" 171.841
cap "m1_2145_81430#" "D1" 45.8007
cap "m3_7082_35832#" "m3_7082_35294#" 171.841
cap "m1_3143_82073#" "m3_7082_69678#" 116.445
cap "m3_n2409_39516#" "m3_n2409_38978#" 372.941
cap "VCCD" "m2_n2251_80725#" 116.788
cap "VREFL" "m3_n2409_78274#" 71.0132
cap "VREFL" "m2_5522_78551#" 118.85
cap "m3_7082_6360#" "m3_7082_7050#" 130.381
cap "m3_n2409_50030#" "m3_n2409_49340#" 282.962
cap "m3_n2409_35294#" "m3_n2409_34604#" 282.962
cap "m3_7082_65994#" "m3_7082_65304#" 130.381
cap "VREFL" "m3_n2409_77046#" 0.362393
cap "m3_7082_60392#" "m3_7082_59854#" 171.841
cap "m3_n2409_910#" "VREFH" 6.1406
cap "m1_3143_82073#" "m3_7082_75128#" 116.445
cap "m1_3143_82073#" "VDDA" 533.432
cap "m3_7082_5132#" "m3_7082_4594#" 171.841
cap "m3_n2409_5132#" "m3_n2409_5822#" 282.962
cap "VREFL" "m2_n1107_78752#" 280.839
cap "m3_n2409_43890#" "m3_n2409_44428#" 372.941
cap "m3_n2409_44428#" "m3_n2409_45118#" 282.962
cap "m3_n2409_63538#" "m3_n2409_64076#" 372.941
cap "m3_7082_75818#" "m3_7082_76356#" 171.841
cap "D7" "VDDA" 57.5955
cap "m1_4086_81134#" "m3_7082_77046#" 172.962
cap "m3_n2409_43200#" "m3_n2409_43890#" 282.962
cap "m3_7082_56708#" "m3_7082_56170#" 171.841
cap "m3_7082_57936#" "m3_7082_58626#" 130.381
cap "m1_2145_81430#" "VOUT" 0.844312
cap "m1_3143_82073#" "m3_7082_67222#" 116.445
cap "m3_7082_8816#" "m3_7082_8278#" 171.841
cap "m3_7082_11962#" "m3_7082_11272#" 130.381
cap "m1_3143_82073#" "m3_7082_67760#" 116.445
cap "m3_7082_8816#" "m3_7082_9506#" 130.381
cap "m3_7082_41972#" "m3_7082_42662#" 130.381
cap "m3_n2409_62310#" "m3_n2409_61620#" 282.962
cap "m3_7082_51796#" "m3_7082_51258#" 171.841
cap "m1_3143_82073#" "m3_7082_65994#" 116.445
cap "m3_n2409_13190#" "m3_n2409_12500#" 282.962
cap "m3_5076_220#" "VREFH" 121.444
cap "VREFH" "m3_5037_910#" 8.3501
cap "m3_7082_3366#" "m3_7082_2676#" 130.381
cap "m3_n2409_52486#" "m3_n2409_53024#" 372.941
cap "m1_4086_81134#" "m1_3143_82073#" 176.833
cap "m3_n2409_6360#" "m3_n2409_7050#" 282.962
cap "m3_n2409_54942#" "m3_n2409_54252#" 282.962
cap "m1_3143_82073#" "m3_7016_79947#" 99.0191
cap "m1_4086_81134#" "D7" 318.032
cap "m3_n2409_5132#" "m3_n2409_4594#" 372.941
cap "m3_n2409_55480#" "m3_n2409_56170#" 282.962
cap "m3_5076_220#" "m3_5037_910#" 366.006
cap "m3_n2409_9506#" "m3_n2409_10044#" 372.941
cap "m3_n2409_1448#" "m3_n2409_2138#" 282.962
cap "m3_7082_65304#" "m3_7082_64766#" 171.841
cap "m3_n2409_14956#" "m3_n2409_15646#" 282.962
cap "m3_n2409_19868#" "m3_n2409_19330#" 372.941
cap "m3_7082_67222#" "m3_7082_67760#" 171.841
cap "m3_n2409_14956#" "m3_n2409_14418#" 372.941
cap "m3_n2409_29154#" "m3_n2409_28464#" 282.962
cap "m1_4086_81134#" "VDDA" 895.74
cap "m3_7082_54942#" "m3_7082_55480#" 171.841
cap "m3_n2409_77046#" "m3_n2409_76356#" 282.962
cap "m3_7016_79947#" "VDDA" 54.8334
cap "m1_3143_82073#" "m3_7082_45118#" 116.445
cap "m3_7082_70906#" "m3_7082_71444#" 171.841
cap "m3_7082_16874#" "m3_7082_17412#" 171.841
cap "m3_7082_11962#" "m3_7082_12500#" 171.841
cap "m3_n2409_50568#" "m3_n2409_51258#" 282.962
cap "m3_7082_61082#" "m3_7082_61620#" 171.841
cap "m3_n2409_78274#" "m3_n2409_77584#" 282.962
cap "m2_5522_78551#" "m3_7019_80714#" 0.00935964
cap "m3_n2409_77046#" "m3_n2409_77584#" 372.941
cap "m3_n2409_2676#" "m3_n2409_2138#" 372.941
cap "m3_7082_48112#" "m3_7082_48802#" 130.381
cap "m3_7082_57398#" "m3_7082_57936#" 171.841
cap "m2_n2038_79224#" "m2_n2251_80725#" 31.6427
cap "m2_5442_78539#" "VREFL" 85.4658
cap "m3_7082_52486#" "m3_7082_53024#" 171.841
cap "m3_n2409_18640#" "m3_n2409_18102#" 372.941
cap "m3_n2409_31610#" "m3_n2409_32148#" 372.941
cap "m3_7082_49340#" "m3_7082_48802#" 171.841
cap "m3_7082_41972#" "m1_3143_82073#" 116.445
cap "m1_3143_82073#" "m3_7082_64766#" 116.445
cap "m3_7082_18102#" "m3_7082_18640#" 171.841
cap "m3_n2409_41434#" "m3_n2409_40744#" 282.962
cap "m1_2145_81430#" "m3_7019_80714#" 119.398
cap "m1_3143_82073#" "m3_7082_56708#" 116.445
cap "m1_3143_82073#" "m3_7082_66532#" 116.445
cap "m3_n2409_4594#" "m3_n2409_3904#" 282.962
cap "m3_n2409_23552#" "m3_n2409_24242#" 282.962
cap "m2_5442_78539#" "m2_4691_78999#" 105.482
cap "m1_3143_82073#" "m3_7082_68450#" 116.445
cap "m2_5522_78551#" "m3_7016_79215#" 9.55495
cap "m3_n2409_16184#" "m3_n2409_15646#" 372.941
cap "m3_n2409_38288#" "m3_n2409_37750#" 372.941
cap "m3_7082_47574#" "m3_7082_46884#" 130.381
cap "m3_7082_47574#" "m3_7082_48112#" 171.841
cap "m1_4086_81134#" "m3_7016_79947#" 59.0818
cap "m3_n2409_27236#" "m3_n2409_26698#" 372.941
cap "VSSD" "VCCD" 36.6882
cap "m3_n2409_53714#" "m3_n2409_54252#" 372.941
cap "m3_n2409_65994#" "m3_n2409_66532#" 372.941
cap "VCCD" "D0" 0.120192
cap "m1_3143_82073#" "m3_7082_75818#" 116.445
cap "m2_2374_78839#" "m2_3533_78919#" 1039.77
cap "m3_7082_51258#" "m3_7082_50568#" 130.381
cap "m3_n2409_69678#" "m3_n2409_70216#" 372.941
cap "m1_3143_82073#" "D5" 0.0376683
cap "VREFL" "m2_2374_78839#" 287.459
cap "VREFL" "VSSA" 0.126245
cap "m3_7082_62310#" "m3_7082_62848#" 171.841
cap "m3_7082_59164#" "m1_3143_82073#" 116.445
cap "D3" "D2" 2667.71
cap "m3_n2409_60392#" "m3_n2409_59854#" 372.941
cap "m1_3143_82073#" "m3_7082_62848#" 116.445
cap "m1_2145_81430#" "D4" 70.1452
cap "D6" "m1_3143_82073#" 0.0436041
cap "m3_n2409_32148#" "m3_n2409_32838#" 282.962
cap "D1" "D2" 2190.7
cap "m3_7082_20558#" "m3_7082_21096#" 171.841
cap "D6" "D7" 4820.5
cap "m3_n2409_31610#" "m3_n2409_30920#" 282.962
cap "m3_7082_72672#" "m3_7082_73362#" 130.381
cap "m3_7082_67222#" "m3_7082_66532#" 130.381
cap "VREFL" "m3_7082_77046#" 0.155096
cap "m3_n2409_13190#" "m3_n2409_13728#" 372.941
cap "m3_7082_16874#" "m3_7082_16184#" 130.381
cap "m3_7082_20558#" "m3_7082_19868#" 130.381
cap "m3_7082_75818#" "m3_7082_75128#" 130.381
cap "VREFL" "VCCD" 0.464913
cap "D5" "VDDA" 43.3781
cap "m3_7082_15646#" "m3_7082_16184#" 171.841
cap "m3_7082_45656#" "m3_7082_46346#" 130.381
cap "m3_7082_1448#" "m3_7082_2138#" 130.381
cap "m3_n2409_55480#" "m3_n2409_54942#" 372.941
cap "m1_3143_82073#" "m3_7082_51258#" 116.445
cap "m3_n2409_78274#" "m2_n1107_78752#" 15.6778
cap "D6" "VDDA" 44.4341
cap "m3_7082_3904#" "m3_7082_4594#" 130.381
cap "m3_7082_26698#" "m3_7082_27236#" 171.841
cap "m3_7082_67760#" "m3_7082_68450#" 130.381
cap "m3_7082_30382#" "m3_7082_29692#" 130.381
cap "m3_7082_65994#" "m3_7082_66532#" 171.841
cap "m3_7082_13190#" "m3_7082_13728#" 171.841
cap "m3_n2409_37060#" "m3_n2409_36522#" 372.941
cap "m3_7082_37750#" "m3_7082_38288#" 171.841
cap "m3_n2409_38288#" "m3_n2409_38978#" 282.962
cap "m3_n2409_20558#" "m3_n2409_19868#" 282.962
cap "VDDA" "D0" 55.6515
cap "m3_n2409_30382#" "m3_n2409_29692#" 282.962
cap "m3_7082_39516#" "m3_7082_40206#" 130.381
cap "D3" "VDDA" 43.741
cap "VREFL" "m1_3143_82073#" 55.0424
cap "m3_n2409_8278#" "m3_n2409_7588#" 282.962
cap "m3_n2409_34066#" "m3_n2409_34604#" 372.941
cap "m3_n2409_67222#" "m3_n2409_66532#" 282.962
cap "m1_3143_82073#" "m3_7082_39516#" 7.53891
cap "D1" "VDDA" 42.7508
cap "m1_3143_82073#" "VOUT" 0.986498
cap "m3_n2409_21786#" "m3_n2409_22324#" 372.941
cap "m1_3143_82073#" "m3_7082_68988#" 116.445
cap "VSSD" "m2_n2251_80725#" 82.5647
cap "m2_n2251_80725#" "D0" 8.14072
cap "m3_n2409_37060#" "m3_n2409_37750#" 282.962
cap "m3_7082_45656#" "m1_3143_82073#" 116.445
cap "m1_4086_81134#" "D5" 2.36351
cap "m1_3143_82073#" "m3_7082_60392#" 116.445
cap "D6" "m1_4086_81134#" 294.958
cap "m3_7082_69678#" "m3_7082_68988#" 130.381
cap "m1_3143_82073#" "m3_7082_54252#" 116.445
cap "m3_n2409_60392#" "m3_n2409_61082#" 282.962
cap "m1_3143_82073#" "m3_7082_53714#" 116.445
cap "m3_n2409_17412#" "m3_n2409_18102#" 282.962
cap "m3_7082_30920#" "m3_7082_30382#" 171.841
cap "m1_3143_82073#" "m3_7082_71444#" 116.445
cap "VREFL" "VDDA" 159.461
cap "m3_7082_10734#" "m3_7082_11272#" 171.841
cap "m3_7082_40744#" "m3_7082_40206#" 171.841
cap "m3_7082_27926#" "m3_7082_27236#" 130.381
cap "m3_7082_44428#" "m3_7082_43890#" 171.841
cap "m3_n2409_48802#" "m3_n2409_49340#" 372.941
cap "m1_3143_82073#" "m3_7082_40744#" 122.039
cap "m2_2374_78839#" "m2_1212_78739#" 1301.35
cap "VOUT" "VDDA" 366.248
cap "m3_7082_7588#" "m3_7082_7050#" 171.841
cap "m3_7082_1448#" "VREFH" 1.09866
cap "m3_n2409_62310#" "m3_n2409_62848#" 372.941
cap "m1_3143_82073#" "m3_7082_48802#" 116.445
cap "VSSD" "m2_n2038_79224#" 22.2291
cap "VREFL" "m2_n2251_80725#" 152.875
cap "m3_7082_64076#" "m3_7082_63538#" 171.841
cap "m1_3143_82073#" "m3_7082_61082#" 116.445
cap "m3_n2409_3366#" "m3_n2409_2676#" 282.962
cap "m1_3143_82073#" "m3_7082_53024#" 116.445
cap "m3_7082_1448#" "m3_5037_910#" 171.841
cap "m3_n2409_50030#" "m3_n2409_50568#" 372.941
cap "m3_n2409_63538#" "m3_n2409_62848#" 282.962
cap "m1_3143_82073#" "m3_7082_47574#" 116.445
cap "m1_3143_82073#" "m3_7082_57936#" 116.445
cap "m1_3143_82073#" "m3_7082_72672#" 116.445
cap "m3_7082_14418#" "m3_7082_14956#" 171.841
cap "m3_n2409_27926#" "m3_n2409_28464#" 372.941
cap "m3_7082_56170#" "m3_7082_55480#" 130.381
cap "VREFL" "m1_4086_81134#" 137.535
cap "m3_n2409_58626#" "m3_n2409_59164#" 372.941
cap "m3_n2409_59854#" "m3_n2409_59164#" 282.962
cap "m3_7082_23552#" "m3_7082_24242#" 130.381
cap "m3_n2409_47574#" "m3_n2409_46884#" 282.962
cap "m2_5442_78539#" "m2_5522_78551#" 216.246
cap "VREFL" "m3_7016_79947#" 1.48609
cap "m3_n2409_910#" "m3_n2409_1448#" 372.941
cap "m1_3143_82073#" "m3_7082_54942#" 116.445
cap "VREFL" "m2_n2038_79224#" 3.92461
cap "m3_n2409_12500#" "m3_n2409_11962#" 372.941
cap "m3_7082_52486#" "m3_7082_51796#" 130.381
cap "m3_n2409_23014#" "m3_n2409_22324#" 282.962
cap "m1_3143_82073#" "m3_7082_72134#" 116.445
cap "m3_7082_22324#" "m3_7082_21786#" 171.841
cap "m3_n2409_1448#" "VREFH" 2.38439
cap "m1_3143_82073#" "m3_7019_80714#" 98.7025
cap "m3_n2409_71444#" "m3_n2409_70906#" 372.941
cap "m3_n2409_30382#" "m3_n2409_30920#" 372.941
cap "m3_n2409_34066#" "m3_n2409_33376#" 282.962
cap "m3_n2409_53024#" "m3_n2409_53714#" 282.962
cap "m3_n2409_70906#" "m3_n2409_70216#" 282.962
cap "m3_7082_32838#" "m3_7082_33376#" 171.841
cap "m3_n2409_78274#" "VSSA" 0.419055
cap "D6" "D5" 4307.23
cap "m3_7082_38978#" "m1_3143_82073#" 1.53138
cap "m1_3143_82073#" "m3_7082_41434#" 117.587
cap "m1_3143_82073#" "m3_7082_58626#" 116.445
cap "m3_7082_5822#" "m3_7082_5132#" 130.381
cap "m3_7082_22324#" "m3_7082_23014#" 130.381
cap "m3_n2409_41434#" "m3_n2409_41972#" 372.941
cap "m3_7082_45656#" "m3_7082_45118#" 171.841
cap "m3_7082_26008#" "m3_7082_25470#" 171.841
cap "m3_n2409_64076#" "m3_n2409_64766#" 282.962
cap "m1_3143_82073#" "m3_7016_79215#" 99.5175
cap "m2_n1107_78752#" "VSSA" 2.59146
cap "m3_7082_3366#" "m3_7082_3904#" 171.841
cap "m3_n2409_46346#" "m3_n2409_45656#" 282.962
cap "m3_7019_80714#" "VDDA" 54.4175
cap "m3_n2409_67760#" "m3_n2409_68450#" 282.962
cap "m3_n2409_40206#" "m3_n2409_39516#" 282.962
cap "m3_7082_28464#" "m3_7082_29154#" 130.381
cap "m3_n2409_73900#" "m3_n2409_74590#" 282.962
cap "m3_n2409_56708#" "m3_n2409_56170#" 372.941
cap "m3_n2409_72134#" "m3_n2409_71444#" 282.962
cap "m2_n2251_80725#" "m3_n2409_77584#" 5.60546
cap "VSSD" "D0" 0.0102654
cap "m3_n2409_47574#" "m3_n2409_48112#" 372.941
cap "m3_n2409_68450#" "m3_n2409_68988#" 372.941
cap "m3_7082_37060#" "m3_7082_37750#" 130.381
cap "m1_3143_82073#" "m3_7082_59854#" 116.445
cap "li_5769_85181#" "VDDA" 71.5664
cap "m3_7082_43890#" "m3_7082_43200#" 130.381
cap "VREFL" "m2_52_78919#" 283.279
cap "m3_n2409_7588#" "m3_n2409_7050#" 372.941
cap "m3_7082_68450#" "m3_7082_68988#" 171.841
cap "m3_7016_79215#" "VDDA" 154.862
cap "m3_n2409_32838#" "m3_n2409_33376#" 372.941
cap "m1_2145_81430#" "D2" 50.3199
cap "D1" "D0" 1820.23
cap "m3_n2409_9506#" "m3_n2409_8816#" 282.962
cap "m3_n2409_27236#" "m3_n2409_27926#" 282.962
cap "m3_n2409_73900#" "m3_n2409_73362#" 372.941
cap "m3_7082_36522#" "m3_7082_37060#" 171.841
cap "m3_n2409_65994#" "m3_n2409_65304#" 282.962
cap "m1_3143_82073#" "m2_5522_78551#" 31.0398
cap "VDDA" "D4" 43.3781
cap "m3_7082_36522#" "m3_7082_35832#" 130.381
cap "m1_3143_82073#" "m3_7082_55480#" 116.445
cap "m3_7082_49340#" "m3_7082_50030#" 130.381
cap "m3_7082_73900#" "m3_7082_73362#" 171.841
cap "m1_4086_81134#" "m3_7019_80714#" 70.9281
cap "m3_7082_10044#" "m3_7082_10734#" 130.381
cap "m3_7082_24242#" "m3_7082_24780#" 171.841
cap "m3_n2409_14418#" "m3_n2409_13728#" 282.962
cap "m3_n2409_25470#" "m3_n2409_26008#" 372.941
cap "m1_3143_82073#" "m3_7082_43890#" 116.445
cap "m3_7016_79947#" "m3_7019_80714#" 116.201
cap "m3_7082_70906#" "m3_7082_70216#" 130.381
cap "m3_n2409_8278#" "m3_n2409_8816#" 372.941
cap "m1_3143_82073#" "m1_2145_81430#" 201.898
cap "VREFL" "VSSD" 9.49259
cap "m3_7082_46346#" "m3_7082_46884#" 171.841
cap "m1_3143_82073#" "m3_7082_63538#" 116.445
cap "m1_2145_81430#" "D7" 511.771
cap "m3_7082_2138#" "m3_7082_2676#" 171.841
cap "m3_7082_14418#" "m3_7082_13728#" 130.381
cap "m3_7082_23552#" "m3_7082_23014#" 171.841
cap "m3_7082_73900#" "m3_7082_74590#" 130.381
cap "m2_5522_78551#" "VDDA" 11.4063
cap "m3_7082_38978#" "m3_7082_38288#" 130.381
cap "m3_7082_18102#" "m3_7082_17412#" 130.381
cap "m1_4086_81134#" "m3_7016_79215#" 59.2644
cap "m3_n2409_3366#" "m3_n2409_3904#" 372.941
cap "m3_n2409_72672#" "m3_n2409_73362#" 282.962
cap "m3_7016_79215#" "m3_7016_79947#" 122.225
cap "m1_3143_82073#" "m3_7082_57398#" 116.445
cap "m3_n2409_910#" "m3_n2409_220#" 282.962
cap "m3_7082_25470#" "m3_7082_24780#" 130.381
cap "m3_7082_62310#" "m3_7082_61620#" 130.381
cap "m3_7082_76356#" "m3_7082_77046#" 130.381
cap "m1_3143_82073#" "m3_7082_61620#" 116.445
cap "m3_n2409_78274#" "m2_n2251_80725#" 213.344
cap "m1_2145_81430#" "VDDA" 65.1652
cap "m3_n2409_77046#" "m2_n2251_80725#" 2.30466
cap "VREFL" "m2_3533_78919#" 67.9551
cap "m3_7082_6360#" "m3_7082_5822#" 171.841
cap "m3_7082_52486#" "m1_3143_82073#" 116.445
cap "m1_3143_82073#" "m3_7082_44428#" 116.445
cap "m3_7082_13190#" "m3_7082_12500#" 130.381
cap "m3_n2409_58626#" "m3_n2409_57936#" 282.962
cap "m1_3143_82073#" "m3_7082_46884#" 116.445
cap "m3_7082_64076#" "m1_3143_82073#" 116.445
cap "VREFH" "m3_n2409_220#" 93.889
cap "m3_n2409_65304#" "m3_n2409_64766#" 372.941
cap "m1_3143_82073#" "m3_7082_51796#" 116.445
cap "m1_3143_82073#" "m3_7082_70906#" 116.445
cap "m2_4691_78999#" "m2_3533_78919#" 532.257
cap "m2_n1107_78752#" "m2_n2251_80725#" 504.968
cap "m3_n2409_45656#" "m3_n2409_45118#" 372.941
cap "m1_3143_82073#" "m3_7082_48112#" 116.445
cap "m1_2145_81430#" "m2_n2251_80725#" 36.1367
cap "VREFL" "m2_4691_78999#" 42.0232
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VCC" -4.26326e-14
cap "8_bit_dac_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VSS" -3.33067e-15
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VSS" "8_bit_dac_0/D0_BUF" 1.16022
cap "8_bit_dac_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VCC" 1.30388
cap "8_bit_dac_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/D0" 4.16274
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VCC" 3.51274
cap "8_bit_dac_0/VREFH" "8_bit_dac_0/D0_BUF" 25.5257
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/VREFH" 0.263319
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VSS" "8_bit_dac_0/VREFH" 19.5068
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VCC" 1.15479
cap "8_bit_dac_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/D0" 5.18803
cap "8_bit_dac_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" 25.2752
cap "8_bit_dac_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" 0.451277
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/a_n6524_n498#" 0.226598
cap "8_bit_dac_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_L" 6.39948
cap "8_bit_dac_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VCC" 1.09331
cap "8_bit_dac_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" 6.49218
cap "8_bit_dac_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VSS" 106.895
cap "8_bit_dac_0/VREFH" "8_bit_dac_0/D0_BUF" 90.9687
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" "8_bit_dac_0/VREFH" 6.79408
cap "8_bit_dac_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" 5.9785
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/VOUTL" "8_bit_dac_0/VREFH" 21.2154
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VREFL" "8_bit_dac_0/VREFH" 0.00273804
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" "8_bit_dac_0/VREFH" 2.43803
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/VOUTH" "8_bit_dac_0/VREFH" 4.8702
cap "8_bit_dac_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/VOUTL" 0.0453291
cap "8_bit_dac_0/D0_BUF" "8_bit_dac_0/VREFH" 69.7135
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" "8_bit_dac_0/VREFH" 9.50257
cap "8_bit_dac_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/a_n6524_n498#" 17.9731
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/D0" "8_bit_dac_0/VREFH" 0.110839
cap "8_bit_dac_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_L" 4.7772
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "8_bit_dac_0/VREFH" 0.0023622
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VSS" "8_bit_dac_0/VREFH" 68.0458
cap "VREFH" "8_bit_dac_0/D1_BUF" 18.7071
cap "VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/DX_BUF" 1.98917
cap "VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" 3.13251
cap "VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 0.00281647
cap "VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS" 111.499
cap "VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 0.0144495
cap "VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" 2.53677
cap "VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" 0.178133
cap "VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/D1" 3.14019
cap "VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" 7.06154
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" "VREFH" 5.38465
cap "VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/VOUT" 4.10708
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" "VREFH" 2.43318
cap "VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[1]/VOUT" 0.00246953
cap "VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" 132.5
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" "8_bit_dac_0/D5_BUF" 8.22275
cap "8_bit_dac_0/D6_BUF" "VREFH" 0.271757
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS" 61.4728
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" "VREFH" 0.00577922
cap "8_bit_dac_0/D4_BUF" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS" 0.128509
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS" 14.0783
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" 8.90011
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" "8_bit_dac_0/D4_BUF" 8.22275
cap "8_bit_dac_0/D7_BUF" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS" 0.128509
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" "8_bit_dac_0/D7_BUF" 8.22275
cap "8_bit_dac_0/D5_BUF" "VREFH" 0.271757
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" "VREFH" 3.9877
cap "VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS" 20.7789
cap "VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" 1.86628
cap "8_bit_dac_0/D4_BUF" "VREFH" 0.271757
cap "VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFL" 61.677
cap "8_bit_dac_0/D2_BUF" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS" 0.12224
cap "8_bit_dac_0/D7_BUF" "VREFH" 0.271757
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" "8_bit_dac_0/D2_BUF" 14.4952
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS" 6.28545
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 32.194
cap "8_bit_dac_0/D3_BUF" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS" 0.128509
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" "8_bit_dac_0/D3_BUF" 8.22275
cap "VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/DX_" 6.61887
cap "8_bit_dac_0/D6_BUF" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS" 0.128509
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" "8_bit_dac_0/D6_BUF" 8.22275
cap "VREFH" "8_bit_dac_0/D2_BUF" 0.438906
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "VREFH" 0.124253
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "VREFH" 5.28124
cap "VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 0.0363953
cap "8_bit_dac_0/D5_BUF" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS" 0.128509
cap "VREFH" "8_bit_dac_0/D3_BUF" 0.271757
cap "VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" -4.44089e-16
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" 0.480218
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 1.49714
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" 84.4498
cap "VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" 0.0382814
cap "VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS" 2.39191
cap "8_bit_dac_0/D2_BUF" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" 3.86031
cap "VREFH" "8_bit_dac_0/D2_BUF" 0.0874032
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" 21.4787
cap "VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 0.788598
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/VSS" 1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/VSS" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VCC" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/VSS" 1.07422
cap "8_bit_dac_0/D2_BUF" "VREFH" 0.0279621
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/D2" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" 0.776298
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/D2_BUF" 0.0124748
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/D2" 0.29394
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/DX_" 0.159985
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" 72.7952
cap "8_bit_dac_0/D3_BUF" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" 0.00629401
cap "8_bit_dac_0/D2_BUF" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" 0.100858
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS" "VREFH" 3.35642
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/DX_" 0.0631505
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 1.59056
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 8.29407
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "VREFH" 0.0968577
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS" 0.793991
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS" 88.0953
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.367088
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS" -2.13163e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VSS" "8_bit_dac_0/D2_BUF" 0.318498
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" "8_bit_dac_0/D2_BUF" 0.84116
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "VREFH" 0.590234
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS" 6.37173
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS" "VREFH" 2.15259
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 0.0412181
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/DX_" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VSS" 0.889936
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" 0.325223
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" 1.70875
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VSS" 0.19941
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/DX_" 2.84618
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" 1.27827
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS" 10.4289
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" 13.1041
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 19.741
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" -7.10543e-15
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS" 41.6736
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" 0.572358
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VREFL" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VCC" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VCC" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 7.95371
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 0.0933739
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" 0.624082
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" 59.3007
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 4.26326e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" 13.1041
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" 36.1572
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 14.8176
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" 0.200008
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" -3.55271e-15
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VCC" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VCC" 26.6971
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/VREFL" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VCC" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VCC" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" 0.50186
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VOUT" 3.95567
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" 1.06581e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 1.64559
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.297304
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.729648
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" 0.822285
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" 12.2124
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" 38.5534
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.0197185
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" 61.1752
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 5.11598
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VOUT" 109.718
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" 0.58279
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VCC" 1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VCC" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 67.8165
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 2.4869e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VREFL" 0.277124
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 3.55271e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 0.790191
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VREFL" 25.5702
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VOUT" 81.675
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VREFL" 56.5113
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 9.00038
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/VSS" 1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/VREFL" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/VSS" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/VCC" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/VCC" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 2.4869e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 3.55271e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.113243
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 53.203
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/m1_6908_9970#" 67.8165
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 11.2352
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/m1_6908_9970#" 67.8165
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VSS" 16.8645
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 0.367088
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VREFL" 53.9932
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 19.6563
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VSS" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VCC" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VSS" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VCC" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VCC" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 67.8165
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" 2.13163e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" 1.17962
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 9.81295
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 67.8942
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" 81.675
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 59.6135
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" -2.13163e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 11.2352
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 0.0493548
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 10.0134
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" 3.59012
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 0.295433
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VSS" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VREFL" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" 52.3046
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 2.28375
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VREFL" 27.2367
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 25.3781
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 0.0184601
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" 4.27547
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VOUT" 80.9627
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" 0.0055742
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" -2.4869e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 0.472063
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VOUT" 4.89263
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" 0.726348
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VOUT" 0.11181
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 12.1506
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" -3.55271e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VREFH" 0.291393
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 0.0769975
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VOUT" 0.0583358
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VOUT" 42.4547
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" 0.192332
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VSS" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VCC" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" 19.6825
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" 11.773
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VCC" -3.55271e-15
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VREFL" 63.2703
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VOUT" 10.2172
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.367088
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VREFL" 62.2318
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VOUT" 9.68951
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.0629871
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 9.40422
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" -2.4869e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" 4.71797
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VOUT" 60.1907
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 60.1907
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" -7.10543e-15
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS" 37.7667
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/VREFL" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" 0.0933739
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/m1_6908_19795#" 15.7539
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 5.63478
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 13.793
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" 11.773
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 4.26326e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VREFL" 62.2318
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" 0.491302
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" 36.1032
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" -3.55271e-15
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VREFL" 91.636
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" 0.200008
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" 36.4528
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/m1_6908_19795#" 9.68951
cap "8_bit_dac_0/7_bit_dac_0[0]/m1_6908_19795#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 96.1083
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/m1_6908_19795#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 60.1907
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS" -7.10543e-15
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VCC" 30.604
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/VREFL" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 48.5035
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.297304
cap "8_bit_dac_0/7_bit_dac_0[0]/m1_6908_19795#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 29.0397
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 58.0182
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" 0.58279
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.0129578
cap "8_bit_dac_0/7_bit_dac_0[0]/m1_6908_19795#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 9.68951
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 0.955065
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 4.92583
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 2.93988
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 41.0622
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VOUT" 0.925673
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 12.1539
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 1.06581e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 71.7073
cap "8_bit_dac_0/7_bit_dac_0[0]/m1_6908_19795#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 84.4638
cap "8_bit_dac_0/7_bit_dac_0[0]/m1_6908_19795#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 60.1907
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS" 7.10543e-15
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VCC" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VCC" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VREFL" 67.5058
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" 3.55271e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VREFL" 25.8124
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 9.17744
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 0.790191
cap "8_bit_dac_0/7_bit_dac_0[0]/m1_6908_19795#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 19.361
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 2.4869e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VREFL" 0.277124
cap "8_bit_dac_0/7_bit_dac_0[0]/m1_6908_19795#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" 25.4146
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/m1_6908_19795#" 60.1907
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/m1_6908_19795#" 60.1907
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VSS" 1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/VREFL" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 2.4869e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/m1_6908_19795#" 19.361
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 11.4774
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 3.19744e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" 0.367088
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VREFL" 64.1975
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VREFL" 64.9877
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 19.6563
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" 0.113243
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 17.0415
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/m1_6908_19795#" 19.361
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/m1_6908_19795#" 60.1907
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/m1_6908_19795#" 60.1907
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/VCC" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/VCC" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/VCC" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" "8_bit_dac_0/7_bit_dac_0[0]/VCC" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "8_bit_dac_0/7_bit_dac_0[0]/VCC" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/VCC" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/DX" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" 1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" -2.4869e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VREFH" 19.361
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 0.295433
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 9.99001
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" 3.59012
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" 1.57353
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VOUT" 78.8887
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" 11.4774
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" 2.13163e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 16.1107
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 8.06096
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" 25.4146
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VOUT" 0.0493548
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VREFH" 60.1907
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VREFH" 35.9671
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VREFH" 60.1907
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/VSS" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VREFL" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/D7" 0.000543829
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" 5.68434e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/DX" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/DX" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VCC" 2.84217e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/DX_BUF" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" 0.00274178
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[0]/VOUT" 4.07273
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/DX_" -5.68434e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VREFH" 52.4787
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" -7.10543e-15
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" 0.0966195
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VREFH" 15.787
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/D7" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" 0.0004438
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VREFH" 0.0728989
cap "8_bit_dac_0/7_bit_dac_0[0]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VCC" 57.0915
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/DX" 1.00299e-05
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 2.13163e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VREFH" 1.18313
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 4.47831
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/DX_" -1.13687e-13
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VCC" 21.2202
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" 1.33887
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/D7" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VCC" 0.0004438
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" 12.1694
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VCC" -2.4869e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VCC" -7.10543e-15
cap "8_bit_dac_0/7_bit_dac_0[0]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 0.0986543
cap "8_bit_dac_0/7_bit_dac_0[0]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 0.127861
cap "8_bit_dac_0/7_bit_dac_0[0]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" 1.17556
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VREFH" 23.9523
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VREFH" 10.6025
cap "8_bit_dac_0/7_bit_dac_0[0]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VCC" 31.9278
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VREFH" 0.125923
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VCC" 3.59768
cap "8_bit_dac_0/7_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/VSS" 7.10543e-15
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/VSS" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/VCC" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "8_bit_dac_0/7_bit_dac_0[0]/VCC" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/VOUT" -0.738258
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VCC" -5.55112e-17
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VCC" 1.06581e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VCC" -7.10543e-15
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 12.13
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 19.6986
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" -0.424757
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" -2.13163e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[0]/VOUT" 1.37001
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.367088
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" 5.06199
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/DX_" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VCC" -1.77636e-15
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" 11.0575
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/DX_BUF" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VCC" 8.88178e-16
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" 9.6644
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VCC" 0.113243
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VREFL" 66.0841
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 67.239
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[0]/VOUT" 71.4896
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/VOUT" 70.9273
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" -7.10543e-15
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VCC" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VCC" 33.8598
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VREFL" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VCC" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VCC" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VREFL" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 4.29121
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VREFL" -1.71932
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 36.1176
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 0.0933739
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" 14.0531
cap "8_bit_dac_0/7_bit_dac_0[0]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" -1.09684
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" -1.15724
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" 0.363136
cap "8_bit_dac_0/7_bit_dac_0[0]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" -0.738258
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 0.200008
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" 12.13
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 4.26326e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" -3.55271e-15
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 35.4332
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 67.2366
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VREFL" 97.218
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/VOUT" 105.378
cap "8_bit_dac_0/7_bit_dac_0[0]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 70.9273
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/VREFL" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VCC" 34.5109
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.297304
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 3.95567
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 1.06581e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/m1_6968_20828#" -1.75239
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 50.1349
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.729648
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/m1_6968_20828#" -1.15724
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 54.1035
cap "8_bit_dac_0/m1_6890_39342#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" -1.11793
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.0197185
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 1.08323
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 4.54363
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 91.9908
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.58279
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/m1_6890_39342#" -0.738258
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 4.97683
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 12.1699
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/m1_6968_20828#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 63.758
cap "8_bit_dac_0/m1_6890_39342#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 70.9273
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/m1_6968_20828#" 85.7206
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/m1_6890_39342#" 107.404
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VCC" 7.10543e-15
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VSS" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/m1_6890_39342#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" -0.738258
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 8.23592
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VREFL" 0.277124
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" 3.55271e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VREFL" 56.5113
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VOUT" 50.0895
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/m1_6968_20828#" -1.15724
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VREFL" 24.5962
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" 63.948
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/m1_6968_20828#" -1.15724
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" 0.790191
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 1.06581e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/m1_6890_39342#" -0.738258
cap "8_bit_dac_0/m1_6890_39342#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" 70.9273
cap "8_bit_dac_0/7_bit_dac_0[0]/m1_6968_20828#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" 53.9753
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" -1.42109e-14
cap "8_bit_dac_0/m1_6890_39342#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 70.9273
cap "8_bit_dac_0/7_bit_dac_0[0]/m1_6968_20828#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 53.9753
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/VSS" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/VCC" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/m1_6908_9970#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 50.0895
cap "8_bit_dac_0/m1_6890_39342#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" -0.738258
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 53.203
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.113243
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/m1_6968_20828#" -1.15724
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 19.6563
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 3.19744e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 53.9932
cap "8_bit_dac_0/7_bit_dac_0[0]/m1_6968_20828#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" -1.15724
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/m1_6908_9970#" 50.0895
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 16.1
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 0.367088
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" 10.2612
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 2.4869e-14
cap "8_bit_dac_0/m1_6890_39342#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" -0.738258
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/m1_6968_20828#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 53.9753
cap "8_bit_dac_0/m1_6890_39342#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 70.9273
cap "8_bit_dac_0/7_bit_dac_0[0]/m1_6968_20828#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 53.9753
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/m1_6890_39342#" 70.9273
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VCC" -7.10543e-15
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VSS" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VCC" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VCC" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VCC" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VCC" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/VOUT" 3.59012
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/m1_6890_39342#" -0.738258
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" -0.545554
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" 1.17962
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 0.295433
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 9.04849
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VREFH" 50.0895
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/VOUT" 0.0493548
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" -2.13163e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/m1_6890_39342#" -0.738258
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/m1_6890_39342#" -0.348036
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VREFH" 63.948
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" -1.15724
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/VOUT" 67.8942
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VREFH" 31.1319
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 2.13163e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 10.2612
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 5.33801
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" -1.15724
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/m1_6890_39342#" 70.9273
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VOUT" 53.9753
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" -1.42109e-14
cap "8_bit_dac_0/m1_6890_39342#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 34.4221
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 26.4304
cap "8_bit_dac_0/m1_6890_39342#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" 70.9273
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" 53.9753
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VCC" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VSS" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VREFL" 1.07422
cap "8_bit_dac_0/m1_6890_39342#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" -0.738258
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VOUT" 2.4486
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VOUT" 0.0815268
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VCC" 0.0055742
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 0.0184601
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" 0.726348
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VREFH" 36.1327
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VCC" -2.13163e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VCC" 20.349
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 5.98504
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VCC" 0.291393
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" 51.5401
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/m1_6890_39342#" -0.390222
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VOUT" -0.499872
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" 12.1506
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" -3.55271e-14
cap "8_bit_dac_0/m1_6890_39342#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VCC" -0.738258
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VCC" 70.0514
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" -7.10543e-15
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VOUT" 0.0603902
cap "8_bit_dac_0/m1_6890_39342#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 36.5052
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/m1_6890_39342#" 70.9273
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/m1_6890_39342#" 79.1542
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 27.5465
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VOUT" 67.5478
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VOUT" 29.8866
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VSS" 1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VSS" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" -2.13163e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/m1_6890_39342#" -0.738258
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 11.9212
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VCC" 0.0629871
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" 4.71797
cap "8_bit_dac_0/m1_6890_39342#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" -0.738258
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VCC" 6.63109
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 9.51211
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" 77.2172
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 19.6825
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" 0.527729
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 72.3754
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.367088
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VCC" -3.55271e-15
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/m1_6890_39342#" 80.3146
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/m1_6890_39342#" 80.3146
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/VREFL" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/VSS" 29.9529
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/VREFL" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/VCC" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/VCC" 1.15479
cap "8_bit_dac_0/m1_6890_39342#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" -0.970282
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" -3.55271e-15
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" 25.3221
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 71.9033
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" 0.0933739
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 94.8288
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 11.9212
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 2.7288
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 4.26326e-14
cap "8_bit_dac_0/m1_6890_39342#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" -0.738258
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 0.200008
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 0.234971
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 36.1032
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 13.9008
cap "8_bit_dac_0/m1_6890_39342#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 80.3146
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/m1_6890_39342#" 109.495
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/VCC" 38.4178
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/VREFL" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/VCC" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/VCC" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" 1.07422
cap "8_bit_dac_0/m1_6890_39342#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" -1.24449
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/VOUT" 0.925673
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 48.6594
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 1.2114
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" 0.58279
cap "8_bit_dac_0/m1_6890_39342#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" -0.738258
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 4.94699
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 5.95375
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 12.1539
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.0129578
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/VOUT" 88.1406
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 1.06581e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.297304
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 52.3008
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 67.6897
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/m1_6890_39342#" 139.114
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" -1.42109e-14
cap "8_bit_dac_0/m1_6890_39342#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 80.3146
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/VSS" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 1.06581e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 9.28532
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFL" 0.277124
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" -2.13163e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/m1_6890_39342#" -0.738258
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 0.790191
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFL" 25.9606
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/m1_6890_39342#" -0.738258
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFL" 71.9153
cap "8_bit_dac_0/m1_6890_39342#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 84.7241
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" -1.42109e-14
cap "8_bit_dac_0/m1_6890_39342#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" 87.9805
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" 1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" 11.6256
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 69.3971
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" 0.113243
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" 19.6563
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/m1_6890_39342#" -0.738258
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 3.19744e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" 0.367088
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" 17.1494
cap "8_bit_dac_0/m1_6890_39342#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" -0.738258
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 2.4869e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFL" 68.6069
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/m1_6890_39342#" 84.7241
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/m1_6890_39342#" 84.7241
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" -1.42109e-14
cap "8_bit_dac_0/VCC" "8_bit_dac_0/VSS" -7.10543e-15
cap "8_bit_dac_0/VCC" "8_bit_dac_0/VSS" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/VSS" 0.241826
cap "8_bit_dac_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "8_bit_dac_0/VCC" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" "8_bit_dac_0/VCC" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/switch_n_3v3_1/VSS" 2.13163e-14
cap "8_bit_dac_0/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" 1.85671
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VOUT" 0.0493548
cap "8_bit_dac_0/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" -0.738258
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 83.2981
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 3.80623
cap "8_bit_dac_0/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" -2.4869e-14
cap "8_bit_dac_0/switch_n_3v3_1/VSS" "8_bit_dac_0/switch_n_3v3_1/VREFH" -0.738258
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" "8_bit_dac_0/switch_n_3v3_1/VSS" 10.0979
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/switch_n_3v3_1/VREFH" -0.221477
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 11.6256
cap "8_bit_dac_0/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VOUT" 3.59012
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VOUT" 0.295433
cap "8_bit_dac_0/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" -1.42109e-14
cap "8_bit_dac_0/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 31.3182
cap "8_bit_dac_0/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 84.7241
cap "8_bit_dac_0/switch_n_3v3_1/VSS" "8_bit_dac_0/switch_n_3v3_1/VREFH" 87.9805
cap "8_bit_dac_0/VCC" "8_bit_dac_0/VSS" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[0]/VREFL" "8_bit_dac_0/VSS" 0.241826
cap "8_bit_dac_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" 1.15479
cap "8_bit_dac_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/VSS" "8_bit_dac_0/7_bit_dac_0[0]/VREFL" 1.07422
cap "8_bit_dac_0/switch_n_3v3_1/VOUT" "8_bit_dac_0/switch_n_3v3_1/DX" -2.22045e-16
cap "8_bit_dac_0/switch_n_3v3_1/VCC" "8_bit_dac_0/switch_n_3v3_1/DX" 5.68434e-14
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/VOUT" -0.353808
cap "8_bit_dac_0/switch_n_3v3_1/VSS" "8_bit_dac_0/switch_n_3v3_1/VCC" -2.4869e-14
cap "8_bit_dac_0/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 0.142079
cap "8_bit_dac_0/switch_n_3v3_1/VREFH" "8_bit_dac_0/VOUT" 0.21221
cap "8_bit_dac_0/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" 0.688847
cap "8_bit_dac_0/switch_n_3v3_1/VCC" "8_bit_dac_0/VOUT" 52.8354
cap "8_bit_dac_0/switch_n_3v3_1/VSS" "8_bit_dac_0/VOUT" 1.90388
cap "8_bit_dac_0/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" -0.290196
cap "8_bit_dac_0/switch_n_3v3_1/VREFL" "8_bit_dac_0/switch_n_3v3_1/VCC" 16.5009
cap "8_bit_dac_0/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 7.86612
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 8.88121
cap "8_bit_dac_0/switch_n_3v3_1/VREFL" "8_bit_dac_0/VOUT" 2.08897
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" 12.1807
cap "8_bit_dac_0/switch_n_3v3_1/VREFH" "8_bit_dac_0/switch_n_3v3_1/VCC" 0.315607
cap "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/switch_n_3v3_1/VSS" -3.55271e-14
cap "8_bit_dac_0/switch_n_3v3_1/VREFH" "8_bit_dac_0/switch_n_3v3_1/VSS" 30.9979
cap "8_bit_dac_0/VOUT" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" -0.235872
cap "8_bit_dac_0/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 0.088089
cap "8_bit_dac_0/switch_n_3v3_1/VCC" "8_bit_dac_0/switch_n_3v3_1/VREFL" 6.54498
cap "8_bit_dac_0/switch_n_3v3_1/VREFH" "8_bit_dac_0/switch_n_3v3_1/VSS" 11.6905
cap "8_bit_dac_0/switch_n_3v3_1/VCC" "8_bit_dac_0/switch_n_3v3_1/VSS" -7.10543e-15
cap "8_bit_dac_0/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 58.4905
cap "8_bit_dac_0/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" -0.190983
cap "8_bit_dac_0/switch_n_3v3_1/VREFH" "8_bit_dac_0/VOUT" 0.141473
cap "8_bit_dac_0/switch_n_3v3_1/VREFL" "8_bit_dac_0/VOUT" 0.488699
cap "8_bit_dac_0/switch_n_3v3_1/VCC" "8_bit_dac_0/VOUT" -0.36117
cap "8_bit_dac_0/switch_n_3v3_1/VSS" "8_bit_dac_0/VOUT" -0.935879
cap "8_bit_dac_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" 0.241826
cap "8_bit_dac_0/VCC" "8_bit_dac_0/VSS" 22.7902
cap "8_bit_dac_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "8_bit_dac_0/VCC" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "8_bit_dac_0/VCC" 0.145068
cap "8_bit_dac_0/switch_n_3v3_1/VREFL" "8_bit_dac_0/switch_n_3v3_1/VSS" 8.66065
cap "8_bit_dac_0/VOUT" "8_bit_dac_0/switch_n_3v3_1/VREFL" 1.04278
cap "8_bit_dac_0/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" -0.0548472
cap "8_bit_dac_0/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/DX_" 0.160558
cap "8_bit_dac_0/switch_n_3v3_1/VCC" "8_bit_dac_0/switch_n_3v3_1/VSS" 1.06581e-14
cap "8_bit_dac_0/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 9.87619
cap "8_bit_dac_0/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 0.282062
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/switch_n_3v3_1/VSS" 2.61297
cap "8_bit_dac_0/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" 0.00744973
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 19.7092
cap "8_bit_dac_0/switch_n_3v3_1/VCC" "8_bit_dac_0/switch_n_3v3_1/VREFL" 5.49393
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" 0.0353033
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" "8_bit_dac_0/VOUT" 0.74339
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 12.4316
cap "8_bit_dac_0/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" 0.113243
cap "8_bit_dac_0/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" -2.4869e-14
cap "8_bit_dac_0/VOUT" "8_bit_dac_0/switch_n_3v3_1/VSS" 1.56772
cap "8_bit_dac_0/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" -2.42649
cap "8_bit_dac_0/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 86.5612
cap "8_bit_dac_0/switch_n_3v3_1/VCC" "8_bit_dac_0/switch_n_3v3_1/VREFL" 4.89186
cap "8_bit_dac_0/VOUT" "8_bit_dac_0/switch_n_3v3_1/VREFL" 133.86
cap "8_bit_dac_0/VOUT" "8_bit_dac_0/switch_n_3v3_1/VSS" -2.42649
cap "8_bit_dac_0/switch_n_3v3_1/VSS" "8_bit_dac_0/switch_n_3v3_1/VREFL" 88.2019
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VCC" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS" 26.046
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VREFL" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VCC" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VCC" 0.145068
cap "8_bit_dac_0/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/DX_" 0.160558
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/switch_n_3v3_1/VREFL" -0.851227
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" 36.1273
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" 0.0933739
cap "8_bit_dac_0/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 0.0742251
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 1.29238
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/switch_n_3v3_1/VREFL" -0.744823
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" "8_bit_dac_0/VOUT" 0.789191
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" 0.106805
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" 0.200008
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/VOUT" 0.334177
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 16.2892
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" 12.4316
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" 22.1594
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 4.26326e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" -3.55271e-15
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.237352
cap "8_bit_dac_0/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 106.129
cap "8_bit_dac_0/VOUT" "8_bit_dac_0/switch_n_3v3_1/VREFL" 137.255
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" -1.42109e-14
cap "8_bit_dac_0/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" -2.42649
cap "8_bit_dac_0/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" -2.77314
cap "8_bit_dac_0/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 86.3581
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VCC" -7.10543e-15
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/VREFL" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VCC" 42.3247
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VCC" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VCC" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 1.06581e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" 1.33956
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" 0.160558
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" 0.297304
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VOUT" 3.95567
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VOUT" 0.729648
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VOUT" 99.9209
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/DX_" "m1_3143_82073#" 0.0143586
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" 56.8548
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" 0.726277
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" 0.58279
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" 67.7913
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" "m1_3143_82073#" 0.2064
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 5.01991
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/m1_6968_40453#" -0.744823
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "m1_3143_82073#" 0.518681
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VOUT" 0.0197185
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 7.75426
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/m1_6968_40453#" -1.38324
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" 12.1805
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" -1.42109e-14
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" -2.42649
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" -4.50635
cap "m1_3143_82073#" "8_bit_dac_0/m1_6968_40453#" 137.255
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" -1.42109e-14
cap "8_bit_dac_0/m1_6968_40453#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 84.4218
cap "8_bit_dac_0/m1_6968_40453#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 143.007
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VCC" 7.10543e-15
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VCC" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VCC" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 1.06581e-14
cap "8_bit_dac_0/m1_6968_40453#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" -0.744823
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" -2.4869e-14
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" 0.0720089
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" 0.202439
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 58.0195
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/DX_" 0.146199
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/m1_6968_40453#" -0.744823
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 56.5113
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 8.44771
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 0.790191
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VOUT" 71.8781
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/DX_" 0.0690598
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VREFL" 0.277124
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VREFL" 24.8977
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VREFL" 0.789619
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 0.237953
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "m1_3143_82073#" -2.42649
cap "8_bit_dac_0/m1_6968_40453#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" 79.5256
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" -1.42109e-14
cap "8_bit_dac_0/m1_6968_40453#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 79.5256
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" "m1_3143_82073#" -2.42649
cap "8_bit_dac_0/m1_6968_40453#" "m1_3143_82073#" 137.255
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/VSS" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/VCC" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/VCC" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.113243
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/DX_" 0.0914982
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 2.4869e-14
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" 0.359685
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 0.0438804
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "m1_3143_82073#" 0.319687
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 19.6563
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/m1_6908_9970#" 58.0195
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 16.3118
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/m1_6908_9970#" 58.0195
cap "8_bit_dac_0/m1_6968_40453#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" -0.744823
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" 0.367088
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/DX_" 0.141892
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/m1_6968_40453#" -0.744823
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VREFL" 53.203
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" 0.540951
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" 10.5627
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 3.19744e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VREFL" 53.9932
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" -1.42109e-14
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" -2.42649
cap "8_bit_dac_0/m1_6968_40453#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 79.5256
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "m1_3143_82073#" -2.42649
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/m1_6968_40453#" 79.5256
cap "8_bit_dac_0/m1_6968_40453#" "m1_3143_82073#" 137.255
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VCC" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 0.84343
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" 3.59012
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" 0.429506
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" 71.8781
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" 1.17962
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/DX_" 0.0186662
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" 2.13163e-14
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 0.280626
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" -2.4869e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 0.0493548
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" 9.26028
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/m1_6968_40453#" -0.095763
cap "8_bit_dac_0/m1_6968_40453#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" -0.744823
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" 0.0219402
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 1.49459
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" "m1_3143_82073#" 0.160558
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/VOUT" 0.295433
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 67.8942
cap "8_bit_dac_0/m1_6968_40453#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" -0.744823
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VREFH" 18.1047
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 0.516861
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 10.5627
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 58.0195
cap "8_bit_dac_0/m1_6968_40453#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 19.088
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" -1.42109e-14
cap "8_bit_dac_0/m1_6968_40453#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" 79.5256
cap "8_bit_dac_0/m1_6968_40453#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 79.5256
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" -0.311978
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" -2.42649
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" -2.42649
cap "8_bit_dac_0/m1_6968_40453#" "m1_3143_82073#" 137.255
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VCC" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VCC" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VREFL" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 0.311357
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VCC" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 0.0769975
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VREFH" 0.31081
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/m1_6968_40453#" -0.744823
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" 51.7519
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/DX_" "m1_3143_82073#" 0.160558
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VREFL" 0.673339
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "m1_3143_82073#" 0.226529
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/m1_6968_40453#" -0.64906
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VREFH" 57.0899
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VREFH" 0.0184601
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" 3.84769
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/m1_6968_40453#" -0.744823
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VREFH" 0.291393
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" 0.726348
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VOUT" 0.11181
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 10.13
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" 12.1506
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VREFL" 19.9331
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" -3.55271e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VOUT" 80.9627
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.0055742
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" -2.4869e-14
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VCC" -2.42649
cap "8_bit_dac_0/m1_6968_40453#" "m1_3143_82073#" 137.255
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VCC" -7.10543e-15
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 0.0583358
cap "8_bit_dac_0/m1_6968_40453#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 60.4377
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VOUT" 0.192332
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/m1_6968_40453#" 86.3581
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" -2.11452
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" "m1_3143_82073#" -2.42649
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VCC" 27.1085
cap "8_bit_dac_0/m1_6968_40453#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VCC" 73.0807
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VCC" 1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VSS" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VCC" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VREFL" "m1_3143_82073#" 0.090807
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 19.6825
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VCC" -3.55271e-15
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" 0.74339
cap "8_bit_dac_0/m1_6968_40453#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" -0.744823
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VOUT" 9.68951
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VREFL" 62.7039
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.0629871
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.0353033
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/DX_" "m1_3143_82073#" 0.160558
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" 11.1005
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" 2.00416
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" 8.85155
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VCC" 6.63109
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "m1_3143_82073#" 0.00744973
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "m1_3143_82073#" 0.28221
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" -2.13163e-14
cap "8_bit_dac_0/m1_6968_40453#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" -0.744823
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VOUT" 10.2172
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VREFL" 67.5458
cap "m1_3143_82073#" "8_bit_dac_0/m1_6968_40453#" 137.255
cap "8_bit_dac_0/m1_6968_40453#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 69.6118
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" -2.42649
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/m1_6968_40453#" 69.6118
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" -2.42649
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 40.8351
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" 40.8351
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VCC" 7.10543e-15
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/VREFL" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VCC" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VCC" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VCC" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" -2.4869e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" 0.200008
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" 11.1005
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/m1_6968_40453#" -0.744823
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" 15.9541
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/m1_6968_40453#" -0.744823
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" 0.331785
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" 0.0933739
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" 0.789191
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" -3.55271e-15
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" 0.334177
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/DX_" 0.160558
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VREFL" 62.2318
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VOUT" 9.68951
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VREFL" 62.2318
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VOUT" 9.68951
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" 3.25035
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 0.0554728
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" 36.1032
cap "8_bit_dac_0/m1_6968_40453#" "m1_3143_82073#" 137.255
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "m1_3143_82073#" -2.42649
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VOUT" 40.8351
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "m1_3143_82073#" -2.42649
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VOUT" 40.8351
cap "8_bit_dac_0/m1_6968_40453#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 69.6118
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/m1_6968_40453#" 69.6118
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/VREFL" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VCC" 45.5804
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/VREFL" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 4.82975
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/m1_6908_19795#" 9.68951
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" "m1_3143_82073#" 0.160558
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" 0.58279
cap "8_bit_dac_0/7_bit_dac_0[1]/m1_6908_19795#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 35.1041
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 47.8868
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 8.02199
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" 0.925673
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 73.712
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 58.0182
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "m1_3143_82073#" 0.518681
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" "m1_3143_82073#" 0.225153
cap "8_bit_dac_0/m1_6968_40453#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" -0.744823
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.297304
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 1.06581e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 101.111
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" "m1_3143_82073#" 0.707524
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" -1.42109e-14
cap "8_bit_dac_0/m1_6968_40453#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" -1.48965
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.0129578
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 12.1539
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 1.44637
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 1.06581e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/m1_6908_19795#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 81.6702
cap "8_bit_dac_0/m1_6968_40453#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 69.6118
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "m1_3143_82073#" -2.42649
cap "8_bit_dac_0/m1_6968_40453#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 139.224
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "m1_3143_82073#" -4.85299
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/m1_6908_19795#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 40.8351
cap "8_bit_dac_0/m1_6968_40453#" "m1_3143_82073#" 137.255
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VCC" 1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VCC" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" "m1_3143_82073#" 0.180648
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/m1_6968_40453#" -0.744823
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/DX_" "m1_3143_82073#" 0.160558
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" "m1_3143_82073#" 0.0907612
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 8.62477
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" 0.790191
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "m1_3143_82073#" 0.237953
cap "8_bit_dac_0/7_bit_dac_0[1]/m1_6908_19795#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 19.361
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VREFL" 67.5058
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 1.06581e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/m1_6968_40453#" -0.744823
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VREFL" 0.789619
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VREFL" 0.277124
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" -2.4869e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/m1_6908_19795#" 25.4146
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/DX_" "m1_3143_82073#" 0.0488193
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VREFL" 25.1399
cap "8_bit_dac_0/m1_6968_40453#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" 69.6118
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" -2.42649
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/m1_6908_19795#" 40.8351
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" -1.42109e-14
cap "m1_3143_82073#" "8_bit_dac_0/m1_6968_40453#" 137.255
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/m1_6968_40453#" 69.6118
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" -2.42649
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/m1_6908_19795#" 40.8351
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" 1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/VREFL" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/VREFL" 1.07422
cap "8_bit_dac_0/m1_6968_40453#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" -0.744823
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" 0.113243
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 64.1975
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "m1_3143_82073#" 0.337089
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 19.6563
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 0.367088
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 3.19744e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 2.4869e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" 10.8049
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/m1_6908_19795#" 19.361
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "m1_3143_82073#" 0.317597
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/DX_" "m1_3143_82073#" 0.141892
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 0.0438804
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" 0.562742
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/m1_6908_19795#" 19.361
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/DX_" 0.111739
cap "8_bit_dac_0/m1_6968_40453#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" -0.744823
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VREFL" 64.9877
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 16.4889
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "m1_3143_82073#" -2.42649
cap "8_bit_dac_0/m1_6968_40453#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 69.6118
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/m1_6968_40453#" 69.6118
cap "8_bit_dac_0/m1_6968_40453#" "m1_3143_82073#" 137.255
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/m1_6908_19795#" 40.8351
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/m1_6908_19795#" 40.8351
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" -2.42649
cap "8_bit_dac_0/7_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/VCC" 1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/VSS" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" "8_bit_dac_0/7_bit_dac_0[1]/VCC" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/VCC" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/DX" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" 1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "m1_3143_82073#" 0.0240298
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[1]/VOUT" -0.744823
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "m1_3143_82073#" 0.452102
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/DX_" "m1_3143_82073#" 0.0186662
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 9.43734
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VOUT" 0.0493548
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 2.4869e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 19.361
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VOUT" 78.8887
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VREFH" 25.4146
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VOUT" 3.59012
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" "m1_3143_82073#" 0.280626
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 0.295433
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" 0.160558
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 10.8049
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" 1.57353
cap "8_bit_dac_0/7_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" -0.744823
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 0.495027
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" -2.4869e-14
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" -2.42649
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VREFH" 40.8351
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[1]/VOUT" 69.6118
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/VOUT" 137.255
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 40.8351
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/VOUT" 69.6118
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" "m1_3143_82073#" -2.42649
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/VCC" 7.10543e-15
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/VSS" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" "8_bit_dac_0/7_bit_dac_0[1]/VCC" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VCC" 5.68434e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/DX" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/DX" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VCC" 2.84217e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/D7" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VCC" 0.000543829
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 12.1694
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 0.0728989
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VREFH" 51.9261
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VREFH" 1.18313
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/DX_" "m1_3143_82073#" 0.160558
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 3.55271e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[1]/VOUT" 2.28852
cap "8_bit_dac_0/7_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VCC" 56.337
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" "m1_3143_82073#" 0.00233152
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VCC" "m1_3143_82073#" 0.00233152
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VREFL" "m1_3143_82073#" 0.650595
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/D7" 0.0004438
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/D7" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VCC" 0.0004438
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/DX" 1.00299e-05
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VREFH" 31.8977
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" 1.33887
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VCC" 0.0966195
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/DX_" -1.13687e-13
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/DX_" -5.68434e-14
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VREFH" 0.318437
cap "8_bit_dac_0/7_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" -0.744823
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VCC" -2.13163e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 11.8668
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VREFL" -7.10543e-15
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VREFL" 20.5477
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/DX_BUF" 0.00274178
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 0.248363
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VREFH" 40.5638
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" 10.6025
cap "8_bit_dac_0/7_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VCC" 95.5806
cap "8_bit_dac_0/7_bit_dac_0[1]/VOUT" "m1_3143_82073#" 137.255
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VCC" 3.59768
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VCC" -2.42649
cap "8_bit_dac_0/7_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 69.6851
cap "8_bit_dac_0/7_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" 86.7037
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "m1_3143_82073#" -2.42649
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VCC" 0.125923
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" -2.42649
cap "8_bit_dac_0/7_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/VCC" 1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/VSS" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "8_bit_dac_0/7_bit_dac_0[1]/VCC" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VREFL" "m1_3143_82073#" 0.516707
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" 2.07168
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" 11.0575
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" 4.44089e-16
cap "8_bit_dac_0/7_bit_dac_0[1]/VOUT" "m1_3143_82073#" 0.264317
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VCC" -1.11022e-16
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "m1_3143_82073#" 0.281753
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" 1.06581e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/DX_" "m1_3143_82073#" 0.160558
cap "8_bit_dac_0/7_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" 2.10827
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" 9.77553
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 12.2933
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" -7.10543e-15
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/DX_BUF" 8.88178e-16
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" 17.8649
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/DX_" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VCC" -1.77636e-15
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" -0.424757
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" -2.4869e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" "m1_3143_82073#" 0.74339
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" 0.0353033
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VREFL" "m1_3143_82073#" 107.661
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VREFL" 84.5101
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[1]/VOUT" 2.10395
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 85.665
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/VOUT" 2.71579
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/VOUT" 0.167526
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" "m1_3143_82073#" -1.62081
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "m1_3143_82073#" -1.62081
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VCC" 7.10543e-15
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VCC" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VREFL" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" 0.200008
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" 0.331785
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 3.59437
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" 0.113243
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" 36.1176
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 12.2933
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" 0.341627
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" -3.55271e-15
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 0.0367205
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" -2.4869e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VREFL" -1.15724
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" 0.789191
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VREFL" -1.15724
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/DX_" 0.160558
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 1.83371
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" 17.1546
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 0.0933739
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 85.6626
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "m1_3143_82073#" -1.62081
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" -7.10543e-15
cap "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VREFL" "m1_3143_82073#" 116.667
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VREFL" 85.6626
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "m1_3143_82073#" -1.62081
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VSS" 1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VSS" 45.5804
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" 82.0849
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" 0.58279
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VOUT" 91.9908
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.729648
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" 1.06581e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 8.94597
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" 1.44637
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" 54.3301
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/m1_6968_20828#" -2.31447
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" "m1_3143_82073#" 0.688772
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 5.00016
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.297304
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VOUT" 3.95567
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "m1_3143_82073#" 0.518681
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.0197185
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 1.06581e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" "m1_3143_82073#" 0.243905
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" 12.1699
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" "m1_3143_82073#" 0.160558
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/m1_6968_20828#" -1.15724
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/m1_6968_20828#" 152.554
cap "8_bit_dac_0/7_bit_dac_0[1]/m1_6968_20828#" "m1_3143_82073#" 116.667
cap "8_bit_dac_0/7_bit_dac_0[1]/m1_6968_20828#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 82.184
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "m1_3143_82073#" -3.24162
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" -1.62081
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VCC" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VCC" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VCC" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VREFL" "m1_3143_82073#" 0.789619
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 1.06581e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/m1_6968_20828#" -1.15724
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/DX_" "m1_3143_82073#" 0.0315889
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VREFH" "m1_3143_82073#" 0.109514
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" 0.158858
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VOUT" 50.0895
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" 0.790191
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VREFL" 24.7595
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" -2.4869e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/m1_6968_20828#" -1.15724
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VOUT" 63.948
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 8.34705
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "m1_3143_82073#" 0.237953
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/DX_" "m1_3143_82073#" 0.160558
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VREFL" 56.5113
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VREFL" 0.277124
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/m1_6968_20828#" 72.4012
cap "8_bit_dac_0/7_bit_dac_0[1]/m1_6968_20828#" "m1_3143_82073#" 116.667
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" "m1_3143_82073#" -1.62081
cap "8_bit_dac_0/7_bit_dac_0[1]/m1_6968_20828#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 72.4012
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" -1.42109e-14
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" -1.62081
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/VCC" 1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/VREFL" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/VSS" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 0.367088
cap "8_bit_dac_0/7_bit_dac_0[1]/m1_6968_20828#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" -1.15724
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" 0.113243
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" 0.584532
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 10.4245
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 2.4869e-14
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" 0.317597
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VREFL" 53.203
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" 19.6563
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "m1_3143_82073#" 0.315064
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 0.0438804
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/DX_" 0.141892
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VREFL" 53.9932
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" 16.2112
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/DX_" 0.128969
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 3.55271e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VOUT" 50.0895
cap "8_bit_dac_0/7_bit_dac_0[1]/m1_6968_20828#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" -1.15724
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VOUT" 50.0895
cap "8_bit_dac_0/7_bit_dac_0[1]/m1_6968_20828#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 72.4012
cap "8_bit_dac_0/7_bit_dac_0[1]/m1_6968_20828#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" 72.4012
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "m1_3143_82073#" -1.62081
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "m1_3143_82073#" -1.62081
cap "8_bit_dac_0/7_bit_dac_0[1]/m1_6968_20828#" "m1_3143_82073#" 116.667
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VCC" 1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VSS" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VCC" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VCC" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/DX_" "m1_3143_82073#" 0.0186662
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "m1_3143_82073#" 0.0240298
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "m1_3143_82073#" 0.473193
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 0.0493548
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" -2.13163e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" 63.948
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VREFH" 50.0895
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "m1_3143_82073#" 0.474127
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" 2.4869e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" "m1_3143_82073#" 0.280626
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" 3.59012
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" 1.17962
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/VOUT" 67.8942
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 10.4245
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" 9.15962
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/VOUT" 0.295433
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" "m1_3143_82073#" 0.160558
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" -1.15724
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VOUT" -1.15724
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VOUT" 72.4012
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VOUT" 116.667
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "m1_3143_82073#" -1.62081
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VOUT" 72.4012
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "m1_3143_82073#" -1.62081
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VCC" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VREFL" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" 51.6513
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/DX_" "m1_3143_82073#" 0.160558
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 0.0815268
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VCC" 0.0055742
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VREFH" 0.31081
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" 12.1506
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VREFL" 20.5123
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" 0.726348
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VCC" 68.6586
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" -1.04543
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 11.4864
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" 2.33815
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VREFL" 0.629671
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VCC" -2.13163e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" 3.19744e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VOUT" "m1_3143_82073#" 2.09989
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 0.270197
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VCC" 0.291393
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 0.0184601
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VREFH" 67.2646
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" -1.42109e-14
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VOUT" 112.6
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "m1_3143_82073#" -1.62081
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 0.0603902
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VCC" -0.895319
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "m1_3143_82073#" -1.62081
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VOUT" 72.4029
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VOUT" 38.8364
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VOUT" 85.9738
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VCC" 1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VCC" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VCC" 1.15479
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VOUT" 1.62433
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VOUT" 0.638177
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" 1.72766
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VCC" -3.55271e-15
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VCC" 6.63109
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" -2.13163e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 12.0845
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VOUT" 3.36758
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 0.28221
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 9.62324
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 82.0207
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 17.8488
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/DX_" "m1_3143_82073#" 0.160558
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" 0.0353033
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" 0.74339
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VREFL" 86.8626
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VREFL" "m1_3143_82073#" 47.2072
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VOUT" 1.62482
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" -1.01415
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VREFL" 47.0941
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "m1_3143_82073#" -1.01415
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" -7.10543e-15
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/VREFL" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VCC" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VCC" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/VREFL" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VCC" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 0.200008
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" -2.4869e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.331785
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" 0.341627
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VREFL" 50.4323
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 81.5487
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 3.25035
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" 1.83371
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" -3.55271e-15
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 12.0845
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" "m1_3143_82073#" 0.789191
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" 0.0629871
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/DX_" "m1_3143_82073#" 0.160558
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 36.1032
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 0.0933739
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 0.0179682
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFH" 17.0023
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 81.5487
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VREFL" "m1_3143_82073#" 50.4323
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "m1_3143_82073#" -1.01415
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "m1_3143_82073#" -1.01415
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" -7.10543e-15
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VSS" 42.3247
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VSS" 0.656001
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" 0.925673
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" 0.58279
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" 0.0129578
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" 0.297304
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" 12.1539
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 4.97032
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "m1_3143_82073#" 0.518681
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VREFL" 1.44637
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" "m1_3143_82073#" 0.262657
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 8.79368
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 1.06581e-14
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" 0.160558
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 77.335
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VOUT" "m1_3143_82073#" 47.5747
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" 48.8859
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 121.165
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" "m1_3143_82073#" 0.67002
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" 73.0252
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "m1_3143_82073#" -0.202643
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" -1.42109e-14
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" 0.164631
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" -1.01415
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VOUT" 47.575
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VCC" 26.046
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VSS" 0.418217
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VSS" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 1.06581e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 0.394553
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 1.45843
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFL" 26.1239
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 9.39646
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/DX_" 0.0186662
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFL" 0.277124
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFL" 22.0236
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/DX_" 2.25692
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" "m1_3143_82073#" 0.126619
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VOUT" 0.461381
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" 0.128266
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" 77.6141
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" "m1_3143_82073#" 0.237953
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" 0.790191
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VOUT" "m1_3143_82073#" 0.830491
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFH" "m1_3143_82073#" 0.286936
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/DX_BUF" "m1_3143_82073#" 0.524735
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" "m1_3143_82073#" 6.83581
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "m1_3143_82073#" -0.417532
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" -1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/DX_" "m1_3143_82073#" 3.34742
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFL" "m1_3143_82073#" 21.6327
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VSS" 0.241826
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VSS" 22.7902
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 0.145068
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" 1.15479
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/VREFL" 1.07422
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/DX" 1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" 0.367088
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" 0.317597
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" 0.113243
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFL" 44.3038
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" 11.7889
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" 17.2606
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 2.4869e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFL" 75.0959
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" 19.6563
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/DX_" 0.141892
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 74.3057
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/DX_" 0.141892
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFH" 0.0438804
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 3.55271e-14
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VREFL" 0.616771
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "m1_3143_82073#" 0.293232
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" -1.42109e-14
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VREFL" 44.3038
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "m1_3143_82073#" -0.551224
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" -0.551224
cap "level_tx_8bit_0/DVSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" 22.6544
cap "level_tx_8bit_0/VOUT0" "8_bit_dac_0/VREFL" 0.28612
cap "level_tx_8bit_0/VOUT0" "level_tx_8bit_0/VOUT1" 1.06225
cap "level_tx_8bit_0/DVSS" "level_tx_8bit_0/VOUT0" 0.237181
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" "8_bit_dac_0/VREFL" 0.0631882
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" "level_tx_8bit_0/VOUT1" 0.0109895
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" "level_tx_8bit_0/VOUT0" 0.00816611
cap "level_tx_8bit_0/DVSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" 0.241826
cap "level_tx_8bit_0/VOUT1" "8_bit_dac_0/VREFL" 0.19031
cap "level_tx_8bit_0/DVSS" "8_bit_dac_0/VREFL" 0.348614
cap "level_tx_8bit_0/VOUT0" "level_tx_8bit_0/level_tx_1bit_0[3]/VIN" 0.573337
cap "level_tx_8bit_0/VOUT1" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 0.342141
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_L" "level_tx_8bit_0/level_tx_1bit_0[1]/DVSS" 1.36978
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_L" "8_bit_dac_0/VREFL" 0.239497
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/R_H" 0.145068
cap "level_tx_8bit_0/VOUT1" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_L" 0.0797055
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" "8_bit_dac_0/VREFL" 0.0824193
cap "level_tx_8bit_0/VOUT0" "level_tx_8bit_0/level_tx_1bit_0[1]/DVSS" 0.73094
cap "level_tx_8bit_0/VOUT0" "8_bit_dac_0/VREFL" 6.82518
cap "8_bit_dac_0/VREFL" "level_tx_8bit_0/level_tx_1bit_0[1]/DVSS" 2.46411
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" "level_tx_8bit_0/VOUT1" 0.0143341
cap "level_tx_8bit_0/VOUT0" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" 8.88178e-16
cap "level_tx_8bit_0/level_tx_1bit_0[1]/DVSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" 1.20526
cap "level_tx_8bit_0/VOUT2" "level_tx_8bit_0/VOUT0" 2.05563
cap "8_bit_dac_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" 2.42027
cap "level_tx_8bit_0/VOUT2" "level_tx_8bit_0/level_tx_1bit_0[1]/DVSS" 0.020063
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" "level_tx_8bit_0/VOUT0" 5.68434e-14
cap "level_tx_8bit_0/VOUT0" "level_tx_8bit_0/VOUT1" 0.511979
cap "level_tx_8bit_0/VOUT1" "level_tx_8bit_0/level_tx_1bit_0[1]/DVSS" 0.0310935
cap "level_tx_8bit_0/level_tx_1bit_0[1]/DVSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 1.30801
cap "level_tx_8bit_0/VOUT1" "8_bit_dac_0/VREFL" 0.0864645
cap "8_bit_dac_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 0.270712
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch2n_3v3_0/VREFH" 1.15479
cap "level_tx_8bit_0/VOUT1" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" 0.0029976
cap "level_tx_8bit_0/VOUT2" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VOUTH" 0.299354
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" "level_tx_8bit_0/level_tx_1bit_0[4]/VIN" 1.00542
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VOUTL" "8_bit_dac_0/D1" 0.242392
cap "8_bit_dac_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VOUTL" 1.95784
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1600_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" 0.0817518
cap "level_tx_8bit_0/level_tx_1bit_0[2]/DVSS" "8_bit_dac_0/D1" 0.0581911
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "level_tx_8bit_0/level_tx_1bit_0[2]/DVSS" 1.14894
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_L" "8_bit_dac_0/D1" 0.10136
cap "level_tx_8bit_0/level_tx_1bit_0[2]/DVSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" 1.2977
cap "level_tx_8bit_0/level_tx_1bit_0[2]/DVSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" 2.06191
cap "8_bit_dac_0/VREFL" "level_tx_8bit_0/level_tx_1bit_0[2]/DVSS" 0.832556
cap "8_bit_dac_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_L" 0.742295
cap "level_tx_8bit_0/VOUT2" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VOUTL" 0.121613
cap "level_tx_8bit_0/level_tx_1bit_0[2]/DVSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VOUTH" 3.79807
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "8_bit_dac_0/D1" 0.0615286
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" "8_bit_dac_0/D1" 0.301524
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" "8_bit_dac_0/D1" 0.591596
cap "8_bit_dac_0/VREFL" "8_bit_dac_0/D1" 0.10136
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "level_tx_8bit_0/VOUT3" 0.0362698
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "8_bit_dac_0/VREFL" 0.18815
cap "8_bit_dac_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" 1.34582
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" "level_tx_8bit_0/VOUT3" 0.0942359
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "8_bit_dac_0/D1" 17.1247
cap "8_bit_dac_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" 1.52718
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" "level_tx_8bit_0/VOUT3" 0.0249535
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VOUTH" "8_bit_dac_0/D1" 0.490677
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" 0.439239
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VOUTH" "level_tx_8bit_0/VOUT3" 0.183294
cap "level_tx_8bit_0/VOUT2" "level_tx_8bit_0/level_tx_1bit_0[2]/DVSS" 0.0330805
cap "8_bit_dac_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VOUTH" 1.71129
cap "level_tx_8bit_0/VOUT2" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_L" 0.049912
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "level_tx_8bit_0/VOUT2" 0.0453122
cap "level_tx_8bit_0/VOUT2" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" 0.178538
cap "level_tx_8bit_0/VOUT2" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" 0.341118
cap "8_bit_dac_0/VREFL" "level_tx_8bit_0/VOUT2" 0.049912
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1428_490#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" 0.0395563
cap "level_tx_8bit_0/level_tx_1bit_0[4]/DVSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" 0.099826
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D1" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1600_540#" 0.585445
cap "level_tx_8bit_0/level_tx_1bit_0[4]/DVSS" "8_bit_dac_0/D2" 0.47315
cap "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" 0.504452
cap "level_tx_8bit_0/level_tx_1bit_0[5]/VIN" "8_bit_dac_0/D1" 0.644268
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" "VREFL" 0.201398
cap "8_bit_dac_0/D1" "level_tx_8bit_0/VOUT4" 0.0734781
cap "level_tx_8bit_0/level_tx_1bit_0[4]/DVSS" "8_bit_dac_0/D1" 0.116785
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "8_bit_dac_0/D2" 11.4874
cap "8_bit_dac_0/D1" "VREFL" 0.831603
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" "8_bit_dac_0/D2" 0.796703
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D1" 5.68434e-14
cap "8_bit_dac_0/D1" "8_bit_dac_0/D2" 0.35324
cap "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1600_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" 0.00442497
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D1" "level_tx_8bit_0/VOUT4" 0.0841267
cap "level_tx_8bit_0/level_tx_1bit_0[4]/DVSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D1" 0.110709
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D1" "VREFL" 0.788073
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "VREFL" 0.742295
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D1" "8_bit_dac_0/D2" 0.191138
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "8_bit_dac_0/D2" 0.049912
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "8_bit_dac_0/D1" 6.41825
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D1" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1428_490#" 0.0141388
cap "level_tx_8bit_0/level_tx_1bit_0[4]/DVSS" "VREFL" 0.202192
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/D1" 2.84217e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" "level_tx_8bit_0/VOUT4" 0.0691068
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "level_tx_8bit_0/level_tx_1bit_0[5]/DVSS" -7.10543e-15
cap "level_tx_8bit_0/VOUT6" "8_bit_dac_0/D2" 0.200577
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/D2" 2.84217e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" "level_tx_8bit_0/level_tx_1bit_0[5]/DVSS" 0.0585569
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" "level_tx_8bit_0/level_tx_1bit_0[5]/DVSS" 0.069426
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "level_tx_8bit_0/level_tx_1bit_0[5]/DVSS" 0.388237
cap "level_tx_8bit_0/VOUT7" "level_tx_8bit_0/level_tx_1bit_0[5]/DVSS" 0.579978
cap "VREFL" "level_tx_8bit_0/level_tx_1bit_0[5]/DVSS" 0.202192
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" "level_tx_8bit_0/level_tx_1bit_0[5]/DVSS" 0.72548
cap "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1810_540#" "8_bit_dac_0/D2" 0.592598
cap "VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" 0.103179
cap "level_tx_8bit_0/VOUT7" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" 0.074234
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "8_bit_dac_0/D2" -3.55271e-15
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" "level_tx_8bit_0/VOUT4" 0.0710716
cap "level_tx_8bit_0/VOUT4" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" 0.0123775
cap "8_bit_dac_0/D3" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" 0.0145281
cap "VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" 1.23716
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" "8_bit_dac_0/D3" 0.0410659
cap "level_tx_8bit_0/VOUT4" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 0.0347146
cap "VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" 0.0754061
cap "VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 0.213488
cap "8_bit_dac_0/D2" "level_tx_8bit_0/level_tx_1bit_0[5]/DVSS" 0.0818017
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" "8_bit_dac_0/D2" 0.0969529
cap "8_bit_dac_0/D3" "8_bit_dac_0/D2" 0.165198
cap "level_tx_8bit_0/level_tx_1bit_0[6]/VIN" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 0.000521981
cap "level_tx_8bit_0/level_tx_1bit_0[6]/VCCL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 0.00411836
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "8_bit_dac_0/D2" 5.86685
cap "level_tx_8bit_0/VOUT7" "8_bit_dac_0/D2" 0.226735
cap "VREFL" "8_bit_dac_0/D2" 0.854492
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" "8_bit_dac_0/D2" 0.0518018
cap "level_tx_8bit_0/VOUT6" "level_tx_8bit_0/level_tx_1bit_0[5]/DVSS" 0.0135789
cap "level_tx_8bit_0/VOUT5" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" 0.200046
cap "level_tx_8bit_0/VOUT5" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" 0.0107018
cap "level_tx_8bit_0/VOUT5" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 0.0297321
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" "level_tx_8bit_0/level_tx_1bit_0[7]/VIN" 0.0608552
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" -7.10543e-15
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" "8_bit_dac_0/D2" 0.104312
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" -4.26326e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" 11.7889
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 0.295433
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/DX_" "m1_3143_82073#" 0.0186662
cap "level_tx_8bit_0/level_tx_1bit_0[7]/VIN" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" 0.318247
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" -5.68434e-14
cap "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1600_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/D2" 0.000439631
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" 2.84217e-14
cap "level_tx_8bit_0/VOUT7" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/D2" 0.237774
cap "level_tx_8bit_0/level_tx_1bit_0[6]/DVSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" 4.7343
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "m1_3143_82073#" 4.43618
cap "VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/D2" 0.788073
cap "level_tx_8bit_0/level_tx_1bit_0[6]/DVSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" -2.13163e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "level_tx_8bit_0/VOUT7" 33.6467
cap "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1428_490#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" 0.0375408
cap "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1810_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/D2" 0.462253
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" 0.0493548
cap "level_tx_8bit_0/level_tx_1bit_0[6]/DVSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/D2" 0.133115
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VOUT" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 88.9969
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "VREFL" 0.0285879
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VOUT" "VREFL" 0.0993972
cap "level_tx_8bit_0/level_tx_1bit_0[6]/DVSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 15.0305
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFH" "m1_3143_82073#" 0.0240298
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" "m1_3143_82073#" 0.126955
cap "level_tx_8bit_0/VOUT7" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" 1.18993
cap "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1600_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" 0.50264
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "level_tx_8bit_0/level_tx_1bit_0[6]/DVSS" 16.669
cap "VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" 1.33538
cap "level_tx_8bit_0/level_tx_1bit_0[6]/DVSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VOUT" 3.59012
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "m1_3143_82073#" 3.32508
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VOUT" "m1_3143_82073#" 13.4286
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/D2" 2.84217e-14
cap "level_tx_8bit_0/level_tx_1bit_0[6]/DVSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" 0.647604
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" 2.23969
cap "level_tx_8bit_0/level_tx_1bit_0[6]/DVSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" -5.6381
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" 3.26815
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "level_tx_8bit_0/level_tx_1bit_0[7]/DVSS" 2.58264
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 3.48729
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/DX_BUF" 0.472479
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VOUT" 13.4291
cap "m1_3143_82073#" "level_tx_8bit_0/level_tx_1bit_0[7]/DVSS" 0.174716
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" 4.45289
cap "level_tx_8bit_0/level_tx_1bit_0[7]/DVSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 1.42109e-14
cap "level_tx_8bit_0/level_tx_1bit_0[7]/DVSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 7.02896
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 1.32759
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" -0.551224
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 0.456125
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "level_tx_8bit_0/level_tx_1bit_0[7]/DVSS" 16.1877
cap "level_tx_8bit_0/VIN1" "level_tx_8bit_0/VCC" 0.0854011
cap "D3" "level_tx_8bit_0/VOUT0" 0.000920908
cap "8_bit_dac_0/VREFL" "level_tx_8bit_0/VCCL" 1.23355
cap "level_tx_8bit_0/VCC" "level_tx_8bit_0/DVSS" 178.697
cap "level_tx_8bit_0/VCC" "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1810_540#" 13.9396
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VSS" "level_tx_8bit_0/DVSS" 0.941949
cap "level_tx_8bit_0/VCC" "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1600_540#" 2.60587
cap "level_tx_8bit_0/VOUT0" "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1428_490#" 0.000636818
cap "level_tx_8bit_0/VOUT0" "level_tx_8bit_0/VCCL" 0.068973
cap "8_bit_dac_0/VREFL" "level_tx_8bit_0/DVSS" 126.482
cap "level_tx_8bit_0/VOUT0" "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1600_540#" 0.0112949
cap "8_bit_dac_0/VREFL" "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1810_540#" 1.28238
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VSS" "level_tx_8bit_0/VCC" -1.33227e-15
cap "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1810_540#" "level_tx_8bit_0/VCC" 0.0676519
cap "level_tx_8bit_0/VIN1" "level_tx_8bit_0/VOUT0" -0.628514
cap "level_tx_8bit_0/VOUT0" "level_tx_8bit_0/DVSS" 9.96007
cap "8_bit_dac_0/VREFL" "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1600_540#" 0.476436
cap "level_tx_8bit_0/VOUT0" "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1810_540#" 0.0261426
cap "level_tx_8bit_0/VIN0" "level_tx_8bit_0/DVSS" 0.190778
cap "level_tx_8bit_0/VOUT1" "level_tx_8bit_0/VOUT0" -0.905322
cap "level_tx_8bit_0/VIN0" "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1810_540#" 0.0269625
cap "level_tx_8bit_0/VOUT0" "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1600_540#" 0.00228259
cap "8_bit_dac_0/VREFL" "level_tx_8bit_0/VCC" 0.280126
cap "level_tx_8bit_0/VOUT0" "level_tx_8bit_0/VCC" 1.3692
cap "level_tx_8bit_0/VCCL" "level_tx_8bit_0/DVSS" -3.42662
cap "level_tx_8bit_0/VIN0" "level_tx_8bit_0/VCC" 15.1759
cap "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1810_540#" "level_tx_8bit_0/VOUT0" 0.0125048
cap "8_bit_dac_0/VREFL" "level_tx_8bit_0/VOUT0" 0.945478
cap "level_tx_8bit_0/VCC" "level_tx_8bit_0/VCCL" 0.608192
cap "level_tx_8bit_0/VCC" "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1428_490#" 0.670521
cap "level_tx_8bit_0/VOUT0" "level_tx_8bit_0/VIN2" 0.00197718
cap "8_bit_dac_0/VREFL" "level_tx_8bit_0/VIN0" 2.18299
cap "level_tx_8bit_0/VOUT0" "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1428_490#" 0.00294977
cap "level_tx_8bit_0/VCCL" "8_bit_dac_0/VREFL" 2.60739
cap "level_tx_8bit_0/VOUT1" "level_tx_8bit_0/VCCL" 2.13271
cap "level_tx_8bit_0/DVSS" "8_bit_dac_0/VREFL" 137.916
cap "level_tx_8bit_0/VIN1" "8_bit_dac_0/VREFL" 2.18299
cap "level_tx_8bit_0/VOUT1" "level_tx_8bit_0/DVSS" 26.054
cap "level_tx_8bit_0/VOUT0" "8_bit_dac_0/VREFL" -23.0853
cap "D4" "level_tx_8bit_0/VIN2" 0.0456612
cap "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1810_540#" "8_bit_dac_0/VREFL" 1.28238
cap "level_tx_8bit_0/VIN2" "level_tx_8bit_0/VIN1" 0.0539117
cap "level_tx_8bit_0/VOUT1" "level_tx_8bit_0/VOUT2" -0.932994
cap "level_tx_8bit_0/VOUT1" "level_tx_8bit_0/VOUT0" 0.951974
cap "level_tx_8bit_0/VCC" "8_bit_dac_0/VREFL" 6.84359
cap "level_tx_8bit_0/VOUT1" "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1810_540#" 7.10543e-15
cap "D5" "level_tx_8bit_0/VIN1" 0.042216
cap "level_tx_8bit_0/VOUT1" "level_tx_8bit_0/VCC" 2.02572
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" "level_tx_8bit_0/DVSS" 0.0149267
cap "level_tx_8bit_0/VIN2" "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1810_540#" 0.0272524
cap "level_tx_8bit_0/VIN2" "level_tx_8bit_0/VOUT0" 0.515517
cap "level_tx_8bit_0/VIN2" "level_tx_8bit_0/VCC" 0.298346
cap "D5" "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1810_540#" 0.0213687
cap "level_tx_8bit_0/VIN3" "level_tx_8bit_0/VIN1" 0.0495357
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" "level_tx_8bit_0/VOUT0" 0.00111634
cap "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1600_540#" "level_tx_8bit_0/VOUT0" 0.0535234
cap "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1600_540#" "level_tx_8bit_0/VCC" 0.341506
cap "level_tx_8bit_0/VIN3" "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1810_540#" 0.0250533
cap "level_tx_8bit_0/VOUT1" "8_bit_dac_0/VREFL" 2.19408
cap "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1428_490#" "level_tx_8bit_0/VOUT0" 0.0109059
cap "D4" "level_tx_8bit_0/VIN1" 0.0456612
cap "level_tx_8bit_0/VCCL" "level_tx_8bit_0/VOUT0" 1.72844
cap "level_tx_8bit_0/VIN2" "8_bit_dac_0/VREFL" 2.27742
cap "level_tx_8bit_0/VOUT1" "level_tx_8bit_0/VIN2" 2.59824
cap "D4" "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1810_540#" 0.0231039
cap "level_tx_8bit_0/VOUT0" "level_tx_8bit_0/VIN1" 1.80285
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" "8_bit_dac_0/VREFL" 0.337807
cap "level_tx_8bit_0/DVSS" "level_tx_8bit_0/VCC" 129.655
cap "level_tx_8bit_0/DVSS" "level_tx_8bit_0/VOUT0" 109.615
cap "level_tx_8bit_0/VCC" "level_tx_8bit_0/VIN1" 0.661163
cap "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1600_540#" "8_bit_dac_0/VREFL" 0.476436
cap "level_tx_8bit_0/VIN2" "D5" 0.042216
cap "level_tx_8bit_0/VOUT1" "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1600_540#" -4.44089e-16
cap "level_tx_8bit_0/VOUT0" "level_tx_8bit_0/VCC" 38.8342
cap "level_tx_8bit_0/VIN3" "level_tx_8bit_0/VOUT1" 0.000920908
cap "level_tx_8bit_0/VOUT0" "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1810_540#" 0.672043
cap "level_tx_8bit_0/VCC" "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1810_540#" 0.698539
cap "level_tx_8bit_0/VIN3" "level_tx_8bit_0/VIN2" 0.0495357
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/VREFL" 0.0752074
cap "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1600_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 0.0191677
cap "level_tx_8bit_0/VOUT2" "level_tx_8bit_0/level_tx_1bit_0[1]/VCCL" 1.68763
cap "level_tx_8bit_0/VOUT2" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" 0.0453274
cap "level_tx_8bit_0/level_tx_1bit_0[1]/DVSS" "8_bit_dac_0/VREFL" 177.826
cap "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1600_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" 0.0434251
cap "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1810_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 0.0716989
cap "level_tx_8bit_0/VIN3" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" 2.9726
cap "level_tx_8bit_0/VOUT1" "level_tx_8bit_0/level_tx_1bit_0[1]/DVSS" 113.105
cap "level_tx_8bit_0/level_tx_1bit_0[1]/DVSS" "level_tx_8bit_0/VOUT0" 0.596519
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_L" "level_tx_8bit_0/level_tx_1bit_0[1]/DVSS" 4.77038
cap "level_tx_8bit_0/level_tx_1bit_0[1]/DVSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 4.74947
cap "8_bit_dac_0/VREFL" "level_tx_8bit_0/VOUT0" 6.82617
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_L" "8_bit_dac_0/VREFL" 5.80671
cap "8_bit_dac_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 6.03769
cap "level_tx_8bit_0/VOUT1" "level_tx_8bit_0/VOUT0" 0.179814
cap "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1810_540#" "level_tx_8bit_0/VIN4" 0.0231039
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_L" "level_tx_8bit_0/VOUT1" 1.36512
cap "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1810_540#" "level_tx_8bit_0/VIN3" 0.0250533
cap "level_tx_8bit_0/level_tx_1bit_0[1]/DVSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" 141.449
cap "level_tx_8bit_0/VOUT1" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 0.689117
cap "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 0.0271041
cap "level_tx_8bit_0/level_tx_1bit_0[1]/DVSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" 0.0372675
cap "8_bit_dac_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" 101.876
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" "8_bit_dac_0/VREFL" 0.136461
cap "level_tx_8bit_0/VOUT2" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 0.0453117
cap "level_tx_8bit_0/VOUT1" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" 134.65
cap "8_bit_dac_0/VREFL" "level_tx_8bit_0/level_tx_1bit_0[1]/VCCL" 1.41625
cap "8_bit_dac_0/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" 0.150566
cap "level_tx_8bit_0/level_tx_1bit_0[1]/VCC" "8_bit_dac_0/VREFL" 0.280126
cap "level_tx_8bit_0/VOUT2" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" 0.0801871
cap "level_tx_8bit_0/VOUT1" "level_tx_8bit_0/level_tx_1bit_0[1]/VCCL" 0.0301055
cap "level_tx_8bit_0/VOUT1" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" 0.0845128
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" 0.144968
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "level_tx_8bit_0/VIN3" 0.0244075
cap "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1600_540#" "8_bit_dac_0/VREFL" 0.491181
cap "level_tx_8bit_0/level_tx_1bit_0[1]/VCCL" "level_tx_8bit_0/VOUT0" 0.00475386
cap "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" "level_tx_8bit_0/VIN4" 0.0231039
cap "level_tx_8bit_0/VOUT1" "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1600_540#" 0.0923185
cap "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1810_540#" "8_bit_dac_0/VREFL" 1.72927
cap "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1600_540#" "level_tx_8bit_0/VOUT0" 0.017847
cap "level_tx_8bit_0/VOUT2" "level_tx_8bit_0/VIN3" 1.97158
cap "level_tx_8bit_0/VOUT1" "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1810_540#" 0.788066
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_L" "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1600_540#" 0.0635505
cap "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1600_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 0.155709
cap "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1810_540#" "level_tx_8bit_0/VOUT0" 0.0304762
cap "level_tx_8bit_0/level_tx_1bit_0[1]/VCCL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" 0.830131
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" 1.42109e-14
cap "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1810_540#" "D5" 0.0213687
cap "level_tx_8bit_0/VIN4" "level_tx_8bit_0/VIN3" 0.0456612
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_L" "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1810_540#" 0.180472
cap "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1810_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 0.0219007
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "level_tx_8bit_0/level_tx_1bit_0[1]/DVSS" 4.69167
cap "level_tx_8bit_0/level_tx_1bit_0[1]/VCCL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" 0.0443694
cap "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1600_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" 0.147043
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "8_bit_dac_0/VREFL" 28.2627
cap "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" "level_tx_8bit_0/level_tx_1bit_0[1]/DVSS" 0.00238754
cap "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1810_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" 0.338261
cap "level_tx_8bit_0/VOUT2" "level_tx_8bit_0/level_tx_1bit_0[1]/DVSS" 43.3519
cap "level_tx_8bit_0/VOUT1" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 80.8127
cap "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" "8_bit_dac_0/VREFL" 0.371191
cap "level_tx_8bit_0/VOUT2" "8_bit_dac_0/VREFL" 2.15266
cap "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" "level_tx_8bit_0/VOUT1" 0.090665
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" "level_tx_8bit_0/level_tx_1bit_0[1]/DVSS" 0.14099
cap "level_tx_8bit_0/VOUT2" "level_tx_8bit_0/VOUT1" -0.286054
cap "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" "D5" 0.0213687
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/VREFL" "8_bit_dac_0/VREFL" 2.37976
cap "level_tx_8bit_0/VIN2" "8_bit_dac_0/VREFL" 0.0353779
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_L" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" 0.0166803
cap "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 0.0230996
cap "level_tx_8bit_0/VOUT2" "level_tx_8bit_0/VOUT0" 1.55621
cap "8_bit_dac_0/VREFL" "level_tx_8bit_0/VIN3" 2.18299
cap "level_tx_8bit_0/VOUT1" "level_tx_8bit_0/VIN2" 0.0049396
cap "level_tx_8bit_0/VOUT2" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_L" 0.0248188
cap "level_tx_8bit_0/VOUT2" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 0.0304173
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" 1.15552
cap "level_tx_8bit_0/VOUT1" "level_tx_8bit_0/VIN3" 0.156084
cap "level_tx_8bit_0/VOUT2" "level_tx_8bit_0/VOUT3" -1.18544
cap "level_tx_8bit_0/VIN3" "level_tx_8bit_0/VOUT0" 1.79581
cap "D5" "level_tx_8bit_0/VIN3" 0.042216
cap "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" 0.889658
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_L" "level_tx_8bit_0/VIN3" 0.0132001
cap "level_tx_8bit_0/VIN3" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 0.0200127
cap "level_tx_8bit_0/VOUT2" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" 9.34901
cap "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" 0.277319
cap "level_tx_8bit_0/VIN4" "8_bit_dac_0/VREFL" 2.2298
cap "level_tx_8bit_0/VOUT3" "8_bit_dac_0/VREFL" 2.05809
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" 0.00239597
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" "level_tx_8bit_0/level_tx_1bit_0[2]/DVSS" 2.3534
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1600_540#" "8_bit_dac_0/VREFL" 0.18581
cap "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" "level_tx_8bit_0/VOUT2" 0.653448
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VCC" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1600_540#" 0.456939
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VOUTL" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" 0.0905429
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" "level_tx_8bit_0/level_tx_1bit_0[3]/VCCL" 0.0839849
cap "level_tx_8bit_0/VIN4" "level_tx_8bit_0/VIN5" 0.042216
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" 1.26184
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VCC" "level_tx_8bit_0/VIN4" 0.759898
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" "8_bit_dac_0/VREFL" 4.02034
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VCC" "level_tx_8bit_0/VOUT3" 5.21819
cap "8_bit_dac_0/D1" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" 0.0923185
cap "level_tx_8bit_0/level_tx_1bit_0[2]/DVSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" 24.2354
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" 0.0256267
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VCC" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1600_540#" 0.116342
cap "level_tx_8bit_0/level_tx_1bit_0[3]/VCCL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" 0.226044
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" 0.0444538
cap "8_bit_dac_0/D1" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 17.1247
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" "8_bit_dac_0/VREFL" 35.859
cap "level_tx_8bit_0/level_tx_1bit_0[3]/VCC" "level_tx_8bit_0/VOUT3" 0.0513205
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "level_tx_8bit_0/VOUT2" 0.119905
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "8_bit_dac_0/D1" 107.617
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1600_540#" 0.0147752
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "level_tx_8bit_0/VIN4" 0.0199881
cap "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1600_540#" "level_tx_8bit_0/VOUT2" 0.0841712
cap "level_tx_8bit_0/level_tx_1bit_0[2]/DVSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VOUTH" 7.37407
cap "level_tx_8bit_0/VIN4" "level_tx_8bit_0/VOUT2" 0.149114
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" 0.813043
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1600_540#" 0.002364
cap "level_tx_8bit_0/VOUT3" "level_tx_8bit_0/VOUT2" -0.00536512
cap "8_bit_dac_0/D1" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1600_540#" 0.0923185
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1600_540#" "level_tx_8bit_0/VOUT2" 0.0328268
cap "8_bit_dac_0/D1" "level_tx_8bit_0/VIN4" 0.156084
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1600_540#" 0.0290698
cap "8_bit_dac_0/D1" "level_tx_8bit_0/VOUT3" 0.0810272
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VOUTH" "8_bit_dac_0/VREFL" 2.2145
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "level_tx_8bit_0/VIN4" 0.0395194
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_L" "8_bit_dac_0/VREFL" 1.8312
cap "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" 0.047391
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "level_tx_8bit_0/VOUT3" 0.08355
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" "level_tx_8bit_0/VOUT2" 0.243996
cap "8_bit_dac_0/D1" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1600_540#" 0.0360042
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" "8_bit_dac_0/D1" 1.69123
cap "level_tx_8bit_0/level_tx_1bit_0[2]/DVSS" "8_bit_dac_0/VREFL" 149.858
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" "level_tx_8bit_0/VOUT2" 2.8258
cap "level_tx_8bit_0/VOUT3" "level_tx_8bit_0/VIN4" 1.88907
cap "level_tx_8bit_0/level_tx_1bit_0[3]/VCCL" "8_bit_dac_0/VREFL" 1.41625
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" "8_bit_dac_0/VREFL" 0.369726
cap "8_bit_dac_0/D1" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" 17.4782
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VCC" "level_tx_8bit_0/level_tx_1bit_0[2]/DVSS" 129.55
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/a_n6524_n498#" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1600_540#" 0.337458
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" "level_tx_8bit_0/VIN5" 0.0213687
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VCC" 0.283918
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VCC" "8_bit_dac_0/VREFL" 53.8436
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1600_540#" 0.047391
cap "level_tx_8bit_0/VIN4" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" 2.99752
cap "level_tx_8bit_0/VOUT3" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" 4.7038
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VOUTH" "level_tx_8bit_0/VOUT2" 0.195606
cap "level_tx_8bit_0/level_tx_1bit_0[3]/VCC" "8_bit_dac_0/VREFL" 0.280126
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D0" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1600_540#" 0.446383
cap "8_bit_dac_0/D1" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VOUTH" 2.03363
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "level_tx_8bit_0/level_tx_1bit_0[2]/DVSS" 0.0743237
cap "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" "8_bit_dac_0/VREFL" 0.912658
cap "level_tx_8bit_0/level_tx_1bit_0[2]/DVSS" "level_tx_8bit_0/VOUT2" 63.881
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" "8_bit_dac_0/VREFL" 0.0759686
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" 0.00174171
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "8_bit_dac_0/VREFL" 0.797586
cap "level_tx_8bit_0/level_tx_1bit_0[3]/VCCL" "level_tx_8bit_0/VOUT2" 0.0362892
cap "8_bit_dac_0/D1" "level_tx_8bit_0/level_tx_1bit_0[2]/DVSS" 5.84994
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" "level_tx_8bit_0/VOUT2" 0.0801871
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VCC" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" 0.416676
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "level_tx_8bit_0/level_tx_1bit_0[2]/DVSS" 4.23782
cap "level_tx_8bit_0/VOUT2" "8_bit_dac_0/VREFL" 1.42109e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VOUTL" "8_bit_dac_0/VREFL" 3.14902
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_L" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1600_540#" 0.0720948
cap "level_tx_8bit_0/VOUT3" "level_tx_8bit_0/VOUT4" -0.932592
cap "level_tx_8bit_0/VOUT3" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VOUTH" 0.128054
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" "8_bit_dac_0/D1" 0.090665
cap "8_bit_dac_0/D1" "8_bit_dac_0/VREFL" 1.77636e-15
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 0.0544037
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1600_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VOUTH" 0.0350092
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" "8_bit_dac_0/VREFL" 1.77883
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VCC" "level_tx_8bit_0/VOUT2" 11.7688
cap "level_tx_8bit_0/VOUT3" "level_tx_8bit_0/level_tx_1bit_0[2]/DVSS" 87.2459
cap "8_bit_dac_0/D1" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VCC" 87.2046
cap "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1600_540#" "8_bit_dac_0/VREFL" 0.513987
cap "level_tx_8bit_0/level_tx_1bit_0[3]/VCCL" "level_tx_8bit_0/VOUT3" 1.9146
cap "8_bit_dac_0/D2" "level_tx_8bit_0/level_tx_1bit_0[4]/DVSS" 9.80484
cap "8_bit_dac_0/D2" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1600_540#" 0.0513444
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 0.504542
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" "8_bit_dac_0/D1" 15.9205
cap "level_tx_8bit_0/VOUT4" "level_tx_8bit_0/level_tx_1bit_0[4]/DVSS" 157.255
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1600_540#" 0.0660612
cap "8_bit_dac_0/D2" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 0.132946
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/DX_BUF" "8_bit_dac_0/D1" 1.13239
cap "VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 39.1571
cap "8_bit_dac_0/D2" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D1" 1.38717
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" "level_tx_8bit_0/VOUT3" 5.51268
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D1" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" 1.16283
cap "8_bit_dac_0/D2" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" 0.0841712
cap "VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/DX_BUF" 1.3911
cap "level_tx_8bit_0/VOUT4" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D1" 0.0915307
cap "VREFL" "8_bit_dac_0/D1" 2.48153
cap "VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/VOUT" 0.000526728
cap "8_bit_dac_0/D2" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/VOUT" 1.09118
cap "VREFL" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1600_540#" 0.476436
cap "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/VOUT" 0.0693362
cap "level_tx_8bit_0/level_tx_1bit_0[4]/VCCL" "level_tx_8bit_0/VOUT4" 2.13271
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" "level_tx_8bit_0/level_tx_1bit_0[4]/DVSS" 69.0762
cap "8_bit_dac_0/D2" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" 11.8693
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1600_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 0.0266969
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" 0.0029227
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1600_540#" 0.0937132
cap "8_bit_dac_0/D2" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 109.086
cap "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 1.52682
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" "8_bit_dac_0/D1" 0.129926
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" "VREFL" 0.492797
cap "level_tx_8bit_0/VIN5" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 1.10198
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/DX_BUF" "level_tx_8bit_0/level_tx_1bit_0[4]/DVSS" 0.0830753
cap "level_tx_8bit_0/level_tx_1bit_0[4]/DVSS" "8_bit_dac_0/D1" 2.83749
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1600_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/DX_BUF" 0.889699
cap "level_tx_8bit_0/VOUT4" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 4.47796
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "8_bit_dac_0/D1" 6.68506
cap "level_tx_8bit_0/VOUT4" "level_tx_8bit_0/VOUT5" -0.891302
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1600_540#" "8_bit_dac_0/D1" 0.0563143
cap "level_tx_8bit_0/VOUT4" "level_tx_8bit_0/level_tx_1bit_0[4]/VCC" 0.100114
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" "VREFL" 0.0906177
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 0.0437653
cap "8_bit_dac_0/D2" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" 0.164358
cap "VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 0.117326
cap "VREFL" "level_tx_8bit_0/level_tx_1bit_0[4]/DVSS" 130.207
cap "8_bit_dac_0/D2" "level_tx_8bit_0/VIN5" 0.149114
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/D1" 0.295563
cap "level_tx_8bit_0/VOUT3" "level_tx_8bit_0/level_tx_1bit_0[4]/DVSS" 52.7196
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "VREFL" 1.32011
cap "VREFL" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1600_540#" 0.290626
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D1" "8_bit_dac_0/D1" 0.00133086
cap "level_tx_8bit_0/level_tx_1bit_0[4]/VCCL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 1.08809
cap "8_bit_dac_0/D2" "level_tx_8bit_0/VOUT4" 0.114597
cap "level_tx_8bit_0/VOUT4" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" 0.356074
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" "8_bit_dac_0/D1" 0.0923185
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" "level_tx_8bit_0/level_tx_1bit_0[4]/DVSS" 0.0808401
cap "level_tx_8bit_0/VIN5" "level_tx_8bit_0/VOUT4" 2.41048
cap "VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 0.31011
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D1" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1600_540#" 0.586373
cap "level_tx_8bit_0/level_tx_1bit_0[4]/VCCL" "8_bit_dac_0/D1" 0.0284072
cap "VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D1" 2.87482
cap "VREFL" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" 0.912658
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" "level_tx_8bit_0/VOUT3" 0.611449
cap "level_tx_8bit_0/level_tx_1bit_0[4]/VCCL" "VREFL" 1.41625
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "8_bit_dac_0/D1" 0.252027
cap "level_tx_8bit_0/level_tx_1bit_0[4]/VCCL" "level_tx_8bit_0/VOUT3" 0.0430182
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/DX_BUF" -3.55271e-15
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/D1" 21.8227
cap "VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/VOUT" 2.03739
cap "8_bit_dac_0/D2" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 22.8883
cap "level_tx_8bit_0/level_tx_1bit_0[4]/VCCL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" 0.13201
cap "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 0.129931
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1600_540#" 0.0603669
cap "level_tx_8bit_0/VIN5" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 2.16778
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1600_540#" 0.880747
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/D1" "level_tx_8bit_0/level_tx_1bit_0[4]/DVSS" 0.126047
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "VREFL" 2.45483
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/VREFH" 0.0052673
cap "VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 88.3252
cap "level_tx_8bit_0/VOUT4" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 8.43758
cap "level_tx_8bit_0/VOUT3" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 6.99925
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/R_H" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" 0.0233876
cap "8_bit_dac_0/D2" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch2n_3v3_0/DX_BUF" 0.0723309
cap "8_bit_dac_0/D2" "8_bit_dac_0/D1" -0.117725
cap "VREFL" "level_tx_8bit_0/level_tx_1bit_0[4]/VCC" 0.280126
cap "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" "8_bit_dac_0/D1" 0.019294
cap "level_tx_8bit_0/VIN5" "8_bit_dac_0/D1" 1.70817
cap "8_bit_dac_0/D2" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1600_540#" 0.0841712
cap "level_tx_8bit_0/VOUT4" "8_bit_dac_0/D1" 0.201583
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/VOUT" "level_tx_8bit_0/level_tx_1bit_0[4]/DVSS" 0.119011
cap "VREFL" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" 0.846163
cap "level_tx_8bit_0/VIN5" "VREFL" 2.18299
cap "level_tx_8bit_0/VIN5" "level_tx_8bit_0/VOUT3" 0.0445852
cap "level_tx_8bit_0/VOUT4" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1600_540#" 0.186084
cap "8_bit_dac_0/D2" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" 0.82614
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "level_tx_8bit_0/level_tx_1bit_0[4]/DVSS" 122.383
cap "level_tx_8bit_0/VOUT4" "VREFL" 1.99131
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" 0.552526
cap "level_tx_8bit_0/VOUT4" "level_tx_8bit_0/VOUT3" 0.565195
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1600_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 0.119722
cap "level_tx_8bit_0/VOUT4" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" 0.0915307
cap "8_bit_dac_0/D2" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" 0.025933
cap "level_tx_8bit_0/VOUT5" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 5.93419
cap "level_tx_8bit_0/VOUT5" "level_tx_8bit_0/level_tx_1bit_0[5]/VCC" 0.166817
cap "level_tx_8bit_0/level_tx_1bit_0[5]/DVSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" 0.431131
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" "level_tx_8bit_0/level_tx_1bit_0[5]/DVSS" 6.31509
cap "level_tx_8bit_0/VOUT5" "8_bit_dac_0/D3" 0.161389
cap "level_tx_8bit_0/level_tx_1bit_0[5]/DVSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 121.187
cap "level_tx_8bit_0/VOUT7" "level_tx_8bit_0/level_tx_1bit_0[5]/DVSS" 2.95356
cap "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1600_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 0.0509821
cap "level_tx_8bit_0/VIN6" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 2.22292
cap "level_tx_8bit_0/VIN6" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 0.937102
cap "level_tx_8bit_0/VIN6" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" 0.0620075
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" "level_tx_8bit_0/VOUT7" 0.0297805
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "VREFL" 0.341759
cap "level_tx_8bit_0/VOUT4" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" 0.0915307
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "8_bit_dac_0/D2" 61.9598
cap "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1810_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 0.100249
cap "level_tx_8bit_0/VOUT5" "VREFL" 3.7447
cap "8_bit_dac_0/D3" "8_bit_dac_0/D2" -20.514
cap "level_tx_8bit_0/level_tx_1bit_0[5]/VCCL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 0.288867
cap "8_bit_dac_0/D3" "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1810_540#" 0.3974
cap "level_tx_8bit_0/level_tx_1bit_0[5]/VCCL" "level_tx_8bit_0/VOUT7" 0.0768735
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" "level_tx_8bit_0/level_tx_1bit_0[5]/DVSS" 0.127361
cap "level_tx_8bit_0/VIN7" "level_tx_8bit_0/level_tx_1bit_0[5]/DVSS" 0.00422553
cap "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1600_540#" "VREFL" 0.476436
cap "level_tx_8bit_0/VOUT4" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" 0.649963
cap "level_tx_8bit_0/VOUT6" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 21.2385
cap "level_tx_8bit_0/VIN6" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" 0.440368
cap "level_tx_8bit_0/VOUT7" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 106.163
cap "VREFL" "8_bit_dac_0/D2" 2.76172
cap "VREFL" "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1810_540#" 1.28238
cap "level_tx_8bit_0/VOUT4" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 5.85656
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/D2" "8_bit_dac_0/D3" 0.0121872
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "8_bit_dac_0/D2" 0.00740844
cap "level_tx_8bit_0/VOUT4" "8_bit_dac_0/D3" -20.7071
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "level_tx_8bit_0/level_tx_1bit_0[5]/DVSS" 51.1694
cap "level_tx_8bit_0/VOUT6" "VREFL" 3.9287
cap "level_tx_8bit_0/VOUT5" "8_bit_dac_0/D2" 0.136889
cap "8_bit_dac_0/D3" "level_tx_8bit_0/level_tx_1bit_0[5]/DVSS" 8.24309
cap "level_tx_8bit_0/VOUT5" "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1810_540#" 0.205001
cap "level_tx_8bit_0/VIN6" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 0.0786975
cap "level_tx_8bit_0/VIN7" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 0.067181
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/D2" "VREFL" 0.393814
cap "level_tx_8bit_0/VIN7" "level_tx_8bit_0/VOUT7" 0.207056
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" "8_bit_dac_0/D3" 0.00649723
cap "level_tx_8bit_0/VOUT4" "VREFL" 1.80521
cap "level_tx_8bit_0/VIN6" "8_bit_dac_0/D3" 0.0445852
cap "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1600_540#" "8_bit_dac_0/D2" 0.0239171
cap "level_tx_8bit_0/VOUT6" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 0.0384806
cap "VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VREFH" 0.0332793
cap "level_tx_8bit_0/level_tx_1bit_0[5]/VCCL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 0.0949343
cap "level_tx_8bit_0/VOUT6" "level_tx_8bit_0/VOUT5" -22.4913
cap "VREFL" "level_tx_8bit_0/level_tx_1bit_0[5]/DVSS" 126.922
cap "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1810_540#" "8_bit_dac_0/D2" 0.931024
cap "level_tx_8bit_0/VOUT5" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/D2" 0.0108321
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" "VREFL" 0.198029
cap "level_tx_8bit_0/VIN6" "VREFL" 2.18299
cap "level_tx_8bit_0/VOUT4" "level_tx_8bit_0/VOUT5" -19.922
cap "level_tx_8bit_0/VOUT6" "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1600_540#" 0.216722
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "level_tx_8bit_0/VOUT7" 63.4371
cap "8_bit_dac_0/D3" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 1.41755
cap "8_bit_dac_0/D3" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 6.44876
cap "level_tx_8bit_0/VOUT6" "8_bit_dac_0/D2" 0.344196
cap "level_tx_8bit_0/VOUT5" "level_tx_8bit_0/level_tx_1bit_0[5]/DVSS" 134.457
cap "level_tx_8bit_0/level_tx_1bit_0[5]/VCCL" "VREFL" 1.71641
cap "level_tx_8bit_0/VOUT6" "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1810_540#" 0.628938
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/D2" "8_bit_dac_0/D2" 0.0032562
cap "level_tx_8bit_0/VIN6" "level_tx_8bit_0/VOUT5" 2.75576
cap "level_tx_8bit_0/VOUT4" "8_bit_dac_0/D2" 0.0261382
cap "level_tx_8bit_0/VOUT4" "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1810_540#" 0.16999
cap "VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 12.6634
cap "VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" 1.04777
cap "VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 74.8199
cap "VREFL" "level_tx_8bit_0/VOUT7" 1.80521
cap "level_tx_8bit_0/VIN7" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 0.143517
cap "level_tx_8bit_0/level_tx_1bit_0[5]/DVSS" "8_bit_dac_0/D2" 4.68904
cap "level_tx_8bit_0/VOUT5" "level_tx_8bit_0/level_tx_1bit_0[5]/VCCL" 2.39133
cap "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1810_540#" "level_tx_8bit_0/level_tx_1bit_0[5]/DVSS" 0.0403716
cap "level_tx_8bit_0/VOUT6" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/D2" 0.0187652
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" "8_bit_dac_0/D2" 0.109732
cap "level_tx_8bit_0/VIN6" "8_bit_dac_0/D2" 0.149114
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "level_tx_8bit_0/VOUT7" 0.442375
cap "level_tx_8bit_0/VOUT4" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/D2" 0.0120887
cap "level_tx_8bit_0/VOUT5" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 5.62173
cap "level_tx_8bit_0/VOUT5" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 6.03756
cap "level_tx_8bit_0/VIN7" "VREFL" 0.0690376
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" "VREFL" 3.00593
cap "level_tx_8bit_0/VOUT6" "level_tx_8bit_0/level_tx_1bit_0[5]/DVSS" 39.2583
cap "level_tx_8bit_0/VOUT6" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 0.0102065
cap "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1600_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 0.0862283
cap "level_tx_8bit_0/VOUT4" "level_tx_8bit_0/level_tx_1bit_0[5]/DVSS" 26.276
cap "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1600_540#" "level_tx_8bit_0/VOUT7" 0.343864
cap "8_bit_dac_0/D3" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 5.71527
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" "8_bit_dac_0/D2" 7.12221
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFL" "8_bit_dac_0/D2" 5.84862
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/D2" 14.2103
cap "level_tx_8bit_0/VOUT4" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 0.00692414
cap "level_tx_8bit_0/VOUT4" "level_tx_8bit_0/VIN6" 0.358043
cap "level_tx_8bit_0/VOUT7" "8_bit_dac_0/D2" 0.537669
cap "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1810_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 0.997565
cap "VREFL" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" 0.436222
cap "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1810_540#" "level_tx_8bit_0/VOUT7" 0.0800636
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" "level_tx_8bit_0/VOUT5" 0.0775027
cap "level_tx_8bit_0/VOUT6" "level_tx_8bit_0/level_tx_1bit_0[5]/VCCL" 0.031021
cap "level_tx_8bit_0/VIN7" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" 0.0610429
cap "VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 33.5772
cap "level_tx_8bit_0/level_tx_1bit_0[5]/VCC" "VREFL" 0.560252
cap "level_tx_8bit_0/VIN6" "level_tx_8bit_0/level_tx_1bit_0[5]/DVSS" 0.0673992
cap "8_bit_dac_0/D1" "8_bit_dac_0/D2" -0.649968
cap "level_tx_8bit_0/VOUT4" "level_tx_8bit_0/level_tx_1bit_0[5]/VCCL" 0.0498416
cap "8_bit_dac_0/D3" "VREFL" 1.80521
cap "level_tx_8bit_0/VOUT6" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 12.3547
cap "level_tx_8bit_0/VOUT6" "level_tx_8bit_0/VOUT7" -21.1918
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/DX_" "8_bit_dac_0/D2" 0.0987697
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/D2" "level_tx_8bit_0/VOUT7" 0.0559432
cap "level_tx_8bit_0/VOUT4" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 0.918696
cap "level_tx_8bit_0/VOUT4" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 6.14779
cap "level_tx_8bit_0/VOUT7" "level_tx_8bit_0/VIN7" 1.28661
cap "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1810_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 0.0817627
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "level_tx_8bit_0/VOUT7" 142.712
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "level_tx_8bit_0/VIN7" 1.01157
cap "level_tx_8bit_0/VOUT7" "level_tx_8bit_0/level_tx_1bit_0[6]/DVSS" 88.3457
cap "level_tx_8bit_0/level_tx_1bit_0[6]/DVSS" "level_tx_8bit_0/VIN7" 0.0631736
cap "VREFL" "level_tx_8bit_0/VOUT7" 2.19865
cap "VREFL" "level_tx_8bit_0/VIN7" 2.11395
cap "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1600_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/D2" 0.105008
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "level_tx_8bit_0/level_tx_1bit_0[6]/DVSS" 83.4508
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "VREFL" 77.0325
cap "VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" 0.540932
cap "level_tx_8bit_0/VOUT7" "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1810_540#" 0.664017
cap "VREFL" "level_tx_8bit_0/level_tx_1bit_0[6]/DVSS" 131.608
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1810_540#" 1.89148
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "m1_3143_82073#" 1.6655
cap "level_tx_8bit_0/level_tx_1bit_0[6]/DVSS" "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1810_540#" 0.289443
cap "VREFL" "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1810_540#" 1.28238
cap "level_tx_8bit_0/VOUT7" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" 3.15566
cap "level_tx_8bit_0/VIN7" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" 1.52798
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1600_540#" 0.131526
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" 2.84217e-14
cap "level_tx_8bit_0/VOUT7" "level_tx_8bit_0/level_tx_1bit_0[6]/VCC" -0.00935964
cap "level_tx_8bit_0/level_tx_1bit_0[6]/DVSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" 0.409182
cap "VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" 3.49873
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1600_540#" 0.0560245
cap "VREFL" "level_tx_8bit_0/level_tx_1bit_0[6]/VCC" 0.280126
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1810_540#" 0.397424
cap "level_tx_8bit_0/level_tx_1bit_0[6]/VCCL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/D2" 0.145378
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 0.00208954
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "level_tx_8bit_0/level_tx_1bit_0[6]/VCCL" 0.0625446
cap "level_tx_8bit_0/VOUT7" "m1_3143_82073#" 7.51324
cap "level_tx_8bit_0/VIN7" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/D2" 0.0638865
cap "level_tx_8bit_0/VOUT7" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/D2" 2.06844
cap "level_tx_8bit_0/VOUT7" "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1600_540#" 0.0800636
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "level_tx_8bit_0/level_tx_1bit_0[6]/VCCL" 0.989675
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1600_540#" 0.823911
cap "level_tx_8bit_0/level_tx_1bit_0[6]/DVSS" "m1_3143_82073#" 0.125423
cap "level_tx_8bit_0/VOUT6" "level_tx_8bit_0/VOUT7" -1.06022
cap "level_tx_8bit_0/level_tx_1bit_0[6]/DVSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/D2" 0.0808401
cap "VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/D2" 2.59646
cap "VREFL" "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1600_540#" 0.476436
cap "m1_3143_82073#" "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1810_540#" 0.87493
cap "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1810_540#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/D2" 0.495755
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "level_tx_8bit_0/VOUT7" 80.8553
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" 12.3624
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" 0.0172303
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "level_tx_8bit_0/level_tx_1bit_0[6]/DVSS" 2.42225
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "VREFL" 9.37301
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1600_540#" 0.723804
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "level_tx_8bit_0/VOUT7" 191.396
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "level_tx_8bit_0/VIN7" 1.99713
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 9.83306
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1810_540#" 0.0633392
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "level_tx_8bit_0/level_tx_1bit_0[6]/DVSS" 68.8811
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "VREFL" 34.1881
cap "level_tx_8bit_0/level_tx_1bit_0[6]/VCCL" "level_tx_8bit_0/VOUT7" 1.23481
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1810_540#" 0.222948
cap "level_tx_8bit_0/level_tx_1bit_0[6]/VCCL" "level_tx_8bit_0/level_tx_1bit_0[6]/DVSS" -5.19663
cap "level_tx_8bit_0/level_tx_1bit_0[6]/VCCL" "VREFL" 1.19766
cap "level_tx_8bit_0/VOUT7" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 0.639029
cap "level_tx_8bit_0/level_tx_1bit_0[6]/DVSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 0.00351503
cap "VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 2.21193
cap "VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VOUT" 0.137617
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "m1_3143_82073#" 1.66625
cap "level_tx_8bit_0/level_tx_1bit_0[7]/DVSS" "level_tx_8bit_0/VOUT7" 10.1732
cap "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1810_540#" "level_tx_8bit_0/level_tx_1bit_0[7]/DVSS" 0.165626
cap "level_tx_8bit_0/level_tx_1bit_0[7]/DVSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" 0.297145
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFH" 0.00198581
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/DX_BUF" "m1_3143_82073#" 0.0522558
cap "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1428_490#" "m1_3143_82073#" 0.12468
cap "VREFL" "level_tx_8bit_0/level_tx_1bit_0[7]/VCCL" 2.22045e-16
cap "level_tx_8bit_0/level_tx_1bit_0[7]/DVSS" "m1_3143_82073#" 0.0945493
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "level_tx_8bit_0/level_tx_1bit_0[7]/DVSS" -0.45697
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "m1_3143_82073#" 0.275429
cap "m1_3143_82073#" "level_tx_8bit_0/VOUT7" 7.59314
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 0.0884383
cap "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1810_540#" "m1_3143_82073#" 1.52533
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" 1.69436
cap "VREFL" "level_tx_8bit_0/level_tx_1bit_0[7]/DVSS" -2.13163e-14
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VREFL" 0.0441064
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/DX_" 0.0792737
cap "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1600_540#" "m1_3143_82073#" 0.538528
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "level_tx_8bit_0/level_tx_1bit_0[7]/DVSS" 12.6107
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "level_tx_8bit_0/level_tx_1bit_0[7]/VCCL" -6.93889e-18
cap "level_tx_8bit_0/DVSS" "level_tx_8bit_0/VIN1" 0.00443066
cap "level_tx_8bit_0/VCCL" "level_tx_8bit_0/VOUT0" 0.0477865
cap "D5" "level_tx_8bit_0/VCC" 4.0925
cap "level_tx_8bit_0/VIN2" "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1600_540#" 0.336253
cap "level_tx_8bit_0/VIN1" "level_tx_8bit_0/VIN0" -0.7173
cap "level_tx_8bit_0/VCC" "8_bit_dac_0/VREFL" 0.170216
cap "level_tx_8bit_0/VCCL" "8_bit_dac_0/VREFL" 0.516338
cap "m1_2145_81430#" "level_tx_8bit_0/VCC" 56.6817
cap "level_tx_8bit_0/VIN2" "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1810_540#" 0.115552
cap "m1_2145_81430#" "level_tx_8bit_0/VCCL" 0.764153
cap "D4" "level_tx_8bit_0/VCC" 7.13681
cap "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1428_490#" "D3" 0.166216
cap "level_tx_8bit_0/VIN1" "level_tx_8bit_0/VCC" 227.588
cap "level_tx_8bit_0/VIN1" "level_tx_8bit_0/VCCL" 0.117396
cap "level_tx_8bit_0/DVSS" "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1810_540#" -0.0067532
cap "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1600_540#" "level_tx_8bit_0/VIN0" 0.169231
cap "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1810_540#" "level_tx_8bit_0/VIN0" 0.0105678
cap "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1600_540#" "level_tx_8bit_0/VCC" 1.53041
cap "level_tx_8bit_0/VIN2" "level_tx_8bit_0/VCC" 23.0134
cap "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1810_540#" "level_tx_8bit_0/VCC" 37.483
cap "m1_2145_81430#" "level_tx_8bit_0/VOUT0" 0.109126
cap "level_tx_8bit_0/DVSS" "level_tx_8bit_0/VIN0" -0.0102654
cap "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1428_490#" "m1_2145_81430#" 0.112537
cap "D4" "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1428_490#" 0.711689
cap "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1810_540#" "level_tx_8bit_0/VCCL" 0.00286444
cap "level_tx_8bit_0/VIN1" "level_tx_8bit_0/VOUT0" 0.496422
cap "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1810_540#" "D3" 0.108669
cap "level_tx_8bit_0/VIN1" "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1428_490#" 0.223373
cap "level_tx_8bit_0/DVSS" "level_tx_8bit_0/VCC" -2.84495e-16
cap "level_tx_8bit_0/VIN0" "level_tx_8bit_0/VCC" 396.677
cap "level_tx_8bit_0/DVSS" "level_tx_8bit_0/VCCL" -4.48536
cap "level_tx_8bit_0/VCCL" "level_tx_8bit_0/VIN0" 23.8024
cap "D6" "level_tx_8bit_0/VCC" 0.761647
cap "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1810_540#" "level_tx_8bit_0/VOUT0" 0.199541
cap "level_tx_8bit_0/VIN2" "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1428_490#" 0.193667
cap "level_tx_8bit_0/VIN2" "level_tx_8bit_0/VOUT0" 0.0767706
cap "level_tx_8bit_0/VCCL" "level_tx_8bit_0/VCC" 41.226
cap "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1600_540#" "8_bit_dac_0/VREFL" 0.10034
cap "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1810_540#" "D5" 0.225012
cap "m1_2145_81430#" "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1600_540#" 0.10486
cap "level_tx_8bit_0/VCC" "D3" 12.6344
cap "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1810_540#" "8_bit_dac_0/VREFL" 0.603246
cap "D4" "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1810_540#" 0.0619461
cap "m1_2145_81430#" "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1810_540#" 0.132099
cap "level_tx_8bit_0/VIN1" "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1600_540#" 0.0704369
cap "level_tx_8bit_0/VIN1" "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1810_540#" 0.353231
cap "level_tx_8bit_0/VIN0" "8_bit_dac_0/VREFL" 0.0465837
cap "level_tx_8bit_0/VOUT0" "level_tx_8bit_0/VCC" 0.683587
cap "m1_2145_81430#" "level_tx_8bit_0/VIN0" 0.0788893
cap "level_tx_8bit_0/level_tx_1bit_0[0]/a_n1428_490#" "level_tx_8bit_0/VCC" 0.791528
cap "level_tx_8bit_0/VIN1" "level_tx_8bit_0/VIN2" -0.485989
cap "D5" "level_tx_8bit_0/VIN1" 0.028714
cap "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1600_540#" "m1_2145_81430#" 0.151179
cap "D4" "level_tx_8bit_0/VIN1" 0.0324355
cap "level_tx_8bit_0/VCC" "m1_2145_81430#" 76.0356
cap "level_tx_8bit_0/VIN1" "level_tx_8bit_0/VOUT0" 1.16152
cap "level_tx_8bit_0/VOUT1" "D7" 0.0901829
cap "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1600_540#" "level_tx_8bit_0/VCC" 0.044746
cap "level_tx_8bit_0/VIN3" "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1810_540#" 0.111203
cap "level_tx_8bit_0/VIN3" "level_tx_8bit_0/VCCL" 3.40413
cap "level_tx_8bit_0/VIN2" "8_bit_dac_0/VREFL" 0.00844843
cap "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1428_490#" "D7" 0.0901829
cap "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1810_540#" "m1_2145_81430#" 0.163204
cap "level_tx_8bit_0/VIN2" "D6" 0.0248706
cap "level_tx_8bit_0/VIN1" "level_tx_8bit_0/DVSS" 0.00360635
cap "m1_2145_81430#" "level_tx_8bit_0/VCCL" 1.01818
cap "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1810_540#" "level_tx_8bit_0/VCC" 0.0765796
cap "level_tx_8bit_0/VIN3" "level_tx_8bit_0/VIN1" 0.0369462
cap "level_tx_8bit_0/VCC" "level_tx_8bit_0/VCCL" 0.0404252
cap "D5" "level_tx_8bit_0/VIN2" 0.0279111
cap "level_tx_8bit_0/VOUT1" "D6" 0.104479
cap "D4" "level_tx_8bit_0/VIN2" 0.0315553
cap "level_tx_8bit_0/VIN2" "level_tx_8bit_0/VOUT0" 0.00209562
cap "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1428_490#" "D6" 0.104479
cap "level_tx_8bit_0/VIN1" "m1_2145_81430#" 0.0532167
cap "D7" "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1600_540#" 0.0637012
cap "level_tx_8bit_0/VIN0" "level_tx_8bit_0/VIN1" -0.7173
cap "D7" "level_tx_8bit_0/VCC" 7.19985
cap "level_tx_8bit_0/VOUT1" "level_tx_8bit_0/VIN2" 1.6927
cap "level_tx_8bit_0/VOUT1" "D5" 0.121652
cap "level_tx_8bit_0/VCC" "level_tx_8bit_0/VIN1" 5.99266
cap "level_tx_8bit_0/VOUT1" "D4" 0.142143
cap "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1428_490#" "level_tx_8bit_0/VIN2" 0.193667
cap "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1428_490#" "D5" 0.121652
cap "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1428_490#" "D4" 0.142143
cap "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1810_540#" "D7" 0.0708744
cap "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1600_540#" "8_bit_dac_0/VREFL" 0.10034
cap "level_tx_8bit_0/VIN3" "level_tx_8bit_0/VIN2" -0.268326
cap "D7" "level_tx_8bit_0/VCCL" 0.306973
cap "level_tx_8bit_0/VCC" "8_bit_dac_0/VREFL" 0.170216
cap "level_tx_8bit_0/VIN1" "level_tx_8bit_0/VCCL" 0.0696419
cap "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1600_540#" "D6" 0.0710141
cap "level_tx_8bit_0/VCC" "D6" 9.18554
cap "level_tx_8bit_0/VIN2" "m1_2145_81430#" 0.0729944
cap "level_tx_8bit_0/VIN3" "level_tx_8bit_0/VOUT1" 0.166216
cap "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1600_540#" "level_tx_8bit_0/VIN2" 0.115796
cap "level_tx_8bit_0/VCC" "level_tx_8bit_0/VIN2" 221.079
cap "D5" "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1600_540#" 0.0795726
cap "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1810_540#" "8_bit_dac_0/VREFL" 0.578117
cap "D7" "level_tx_8bit_0/VIN1" 0.0557073
cap "level_tx_8bit_0/VIN3" "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1428_490#" 0.166216
cap "D5" "level_tx_8bit_0/VCC" 12.2872
cap "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1600_540#" "D4" 0.0896489
cap "8_bit_dac_0/VREFL" "level_tx_8bit_0/VCCL" 1.04673
cap "level_tx_8bit_0/VCC" "D4" 17.1794
cap "level_tx_8bit_0/VOUT1" "m1_2145_81430#" 0.17051
cap "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1600_540#" "level_tx_8bit_0/VOUT0" 0.0163452
cap "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1810_540#" "D6" 0.0787027
cap "level_tx_8bit_0/VCCL" "D6" 0.339841
cap "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1428_490#" "m1_2145_81430#" 0.17051
cap "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1810_540#" "level_tx_8bit_0/VIN2" 0.328275
cap "level_tx_8bit_0/VIN2" "level_tx_8bit_0/VCCL" 20.4902
cap "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1810_540#" "D5" 0.087832
cap "level_tx_8bit_0/VIN1" "8_bit_dac_0/VREFL" 0.0367408
cap "D5" "level_tx_8bit_0/VCCL" 0.37822
cap "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1810_540#" "D4" 0.0985461
cap "D4" "level_tx_8bit_0/VCCL" 0.423401
cap "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1810_540#" "level_tx_8bit_0/VOUT0" 0.593522
cap "level_tx_8bit_0/VIN1" "D6" 0.0256058
cap "level_tx_8bit_0/VOUT0" "level_tx_8bit_0/VCCL" 0.808968
cap "level_tx_8bit_0/VIN3" "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1600_540#" 0.101583
cap "level_tx_8bit_0/VIN3" "level_tx_8bit_0/VCC" 25.4476
cap "level_tx_8bit_0/level_tx_1bit_0[1]/a_n1810_540#" "level_tx_8bit_0/VOUT1" 0.162821
cap "D7" "level_tx_8bit_0/VIN2" 0.0223062
cap "level_tx_8bit_0/VOUT1" "level_tx_8bit_0/VCCL" 0.850309
cap "level_tx_8bit_0/VOUT2" "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1810_540#" 0.173705
cap "D6" "level_tx_8bit_0/VOUT2" 0.104479
cap "level_tx_8bit_0/level_tx_1bit_0[1]/VCCL" "8_bit_dac_0/VREFL" 0.602557
cap "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" "D7" 0.00675505
cap "level_tx_8bit_0/level_tx_1bit_0[1]/DVSS" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" 0.00355487
cap "level_tx_8bit_0/VIN4" "level_tx_8bit_0/VOUT2" 0.142143
cap "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1428_490#" "D7" 0.0901829
cap "level_tx_8bit_0/VIN2" "D6" 0.000735246
cap "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1428_490#" "level_tx_8bit_0/VIN3" 0.166216
cap "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1428_490#" "level_tx_8bit_0/level_tx_1bit_0[1]/DVSS" 0.17051
cap "level_tx_8bit_0/VIN2" "level_tx_8bit_0/VIN4" 0.000880184
cap "8_bit_dac_0/VREFL" "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1810_540#" 0.603246
cap "level_tx_8bit_0/level_tx_1bit_0[1]/VCCL" "level_tx_8bit_0/VOUT1" 0.00930145
cap "level_tx_8bit_0/VOUT1" "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1810_540#" 0.561187
cap "level_tx_8bit_0/level_tx_1bit_0[1]/VCC" "D6" 9.18554
cap "level_tx_8bit_0/level_tx_1bit_0[1]/VCC" "level_tx_8bit_0/VIN4" 17.1794
cap "level_tx_8bit_0/level_tx_1bit_0[1]/VCCL" "D6" 0.422542
cap "level_tx_8bit_0/level_tx_1bit_0[1]/VCCL" "level_tx_8bit_0/VIN4" 8.73168
cap "D6" "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1810_540#" 0.0787027
cap "level_tx_8bit_0/VIN4" "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1810_540#" 0.0985461
cap "D6" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" 0.00735246
cap "D5" "level_tx_8bit_0/VIN3" 0.028714
cap "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1428_490#" "D6" 0.104479
cap "level_tx_8bit_0/VIN4" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" 0.00880184
cap "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1428_490#" "level_tx_8bit_0/VIN4" 0.142143
cap "D5" "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1600_540#" 0.0795726
cap "D5" "level_tx_8bit_0/VOUT2" 0.121652
cap "D5" "level_tx_8bit_0/VIN2" 0.000802993
cap "level_tx_8bit_0/level_tx_1bit_0[1]/VCC" "D5" 12.2872
cap "level_tx_8bit_0/VIN3" "D7" 0.0229817
cap "level_tx_8bit_0/level_tx_1bit_0[1]/DVSS" "level_tx_8bit_0/VIN3" 0.0733499
cap "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1600_540#" "D7" 0.0637012
cap "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1600_540#" "level_tx_8bit_0/VIN3" 0.101583
cap "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1600_540#" "level_tx_8bit_0/level_tx_1bit_0[1]/DVSS" 0.151179
cap "level_tx_8bit_0/level_tx_1bit_0[1]/VCCL" "D5" 0.470261
cap "D5" "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1810_540#" 0.087832
cap "level_tx_8bit_0/VOUT2" "D7" 0.0901829
cap "level_tx_8bit_0/VOUT2" "level_tx_8bit_0/level_tx_1bit_0[1]/DVSS" 0.17051
cap "level_tx_8bit_0/VOUT2" "level_tx_8bit_0/VIN3" 1.3049
cap "level_tx_8bit_0/VIN2" "D7" 0.000675505
cap "level_tx_8bit_0/VIN2" "level_tx_8bit_0/VIN3" -0.716331
cap "level_tx_8bit_0/VIN2" "level_tx_8bit_0/level_tx_1bit_0[1]/DVSS" 0.000355487
cap "8_bit_dac_0/VREFL" "level_tx_8bit_0/VIN3" 0.0436135
cap "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1600_540#" "8_bit_dac_0/VREFL" 0.10034
cap "D5" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" 0.00802993
cap "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1428_490#" "D5" 0.121652
cap "level_tx_8bit_0/level_tx_1bit_0[1]/VCC" "D7" 7.10792
cap "level_tx_8bit_0/level_tx_1bit_0[1]/VCC" "level_tx_8bit_0/VIN3" 78.6723
cap "level_tx_8bit_0/level_tx_1bit_0[1]/VCC" "level_tx_8bit_0/level_tx_1bit_0[1]/DVSS" 76.0356
cap "level_tx_8bit_0/VOUT1" "level_tx_8bit_0/VIN3" 0.00128131
cap "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1600_540#" "level_tx_8bit_0/VOUT1" 0.0873514
cap "level_tx_8bit_0/level_tx_1bit_0[1]/VCCL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" 0.520488
cap "level_tx_8bit_0/level_tx_1bit_0[1]/VCCL" "level_tx_8bit_0/level_tx_1bit_0[1]/DVSS" 1.26595
cap "level_tx_8bit_0/level_tx_1bit_0[1]/VCCL" "D7" 0.381676
cap "level_tx_8bit_0/level_tx_1bit_0[1]/VCCL" "level_tx_8bit_0/VIN3" 6.11714
cap "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1810_540#" "D7" 0.0708744
cap "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1810_540#" "level_tx_8bit_0/level_tx_1bit_0[1]/DVSS" 0.163204
cap "level_tx_8bit_0/level_tx_1bit_0[1]/VCC" "8_bit_dac_0/VREFL" 0.170216
cap "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1810_540#" "level_tx_8bit_0/VIN3" 0.198616
cap "D6" "level_tx_8bit_0/VIN3" 0.0256058
cap "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1600_540#" "D6" 0.0710141
cap "level_tx_8bit_0/VIN4" "level_tx_8bit_0/VIN3" -0.299062
cap "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1600_540#" "level_tx_8bit_0/VIN4" 0.0896489
cap "level_tx_8bit_0/level_tx_1bit_0[1]/VCCL" "level_tx_8bit_0/VOUT2" 0.70345
cap "8_bit_dac_0/VREFL" "level_tx_8bit_0/level_tx_1bit_0[3]/VCC" 0.170216
cap "opamp_0/GND" "level_tx_8bit_0/VOUT3" 0.17051
cap "D7" "level_tx_8bit_0/VIN4" 0.0229817
cap "8_bit_dac_0/VREFL" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1600_540#" 0.10034
cap "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" "level_tx_8bit_0/VIN4" 0.171089
cap "level_tx_8bit_0/level_tx_1bit_0[3]/VCCL" "8_bit_dac_0/D1" 0.00930145
cap "level_tx_8bit_0/VOUT2" "level_tx_8bit_0/VIN4" 0.00151647
cap "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1428_490#" "D7" 0.0901829
cap "level_tx_8bit_0/level_tx_1bit_0[3]/VCCL" "D7" 0.232898
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" "level_tx_8bit_0/VIN5" 0.00802993
cap "level_tx_8bit_0/VOUT2" "level_tx_8bit_0/level_tx_1bit_0[3]/VCCL" 0.0112674
cap "D6" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1600_540#" 0.045812
cap "opamp_0/a_n804_1718#" "level_tx_8bit_0/VOUT4" 0.0248134
cap "level_tx_8bit_0/VOUT4" "D7" 0.0901829
cap "D7" "level_tx_8bit_0/level_tx_1bit_0[3]/VCC" 7.95522
cap "8_bit_dac_0/D1" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1600_540#" 0.030154
cap "D6" "level_tx_8bit_0/VIN4" 0.0256058
cap "D7" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1600_540#" 0.0637012
cap "opamp_0/GND" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" 0.0048006
cap "level_tx_8bit_0/VOUT3" "D7" 0.0901829
cap "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1428_490#" "D6" 0.104479
cap "level_tx_8bit_0/VOUT2" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1600_540#" 0.0293849
cap "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" "level_tx_8bit_0/VOUT3" 0.157774
cap "level_tx_8bit_0/level_tx_1bit_0[3]/VCCL" "D6" 0.257834
cap "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" "level_tx_8bit_0/VIN5" 0.079802
cap "D6" "level_tx_8bit_0/VOUT4" 0.104479
cap "D6" "level_tx_8bit_0/level_tx_1bit_0[3]/VCC" 10.2586
cap "D6" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1600_540#" 0.0710141
cap "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1428_490#" "level_tx_8bit_0/VIN4" 0.142143
cap "level_tx_8bit_0/VIN3" "level_tx_8bit_0/VIN4" -0.7173
cap "level_tx_8bit_0/level_tx_1bit_0[3]/VCCL" "level_tx_8bit_0/VIN4" 0.0938793
cap "level_tx_8bit_0/VOUT3" "D6" 0.104479
cap "opamp_0/GND" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" 0.33684
cap "D7" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" 0.00675505
cap "8_bit_dac_0/VREFL" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" 0.595658
cap "level_tx_8bit_0/level_tx_1bit_0[3]/VCCL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VCC" 0.0217363
cap "level_tx_8bit_0/VIN4" "level_tx_8bit_0/level_tx_1bit_0[3]/VCC" 60.4117
cap "level_tx_8bit_0/VIN4" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1600_540#" 0.0896489
cap "level_tx_8bit_0/VIN5" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1600_540#" 0.0514027
cap "level_tx_8bit_0/VOUT3" "level_tx_8bit_0/VIN4" 1.36809
cap "8_bit_dac_0/D1" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" 0.0389345
cap "level_tx_8bit_0/level_tx_1bit_0[3]/VCCL" "level_tx_8bit_0/VOUT3" 0.766969
cap "level_tx_8bit_0/VIN4" "level_tx_8bit_0/VIN5" -0.326616
cap "D6" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" 0.00735246
cap "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" "D7" 0.0641194
cap "opamp_0/GND" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1600_540#" 0.0905295
cap "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1428_490#" "level_tx_8bit_0/VIN5" 0.121652
cap "level_tx_8bit_0/VOUT2" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" 0.59697
cap "level_tx_8bit_0/level_tx_1bit_0[3]/VCCL" "level_tx_8bit_0/VIN5" 8.12883
cap "8_bit_dac_0/VREFL" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1600_540#" 0.10034
cap "opamp_0/GND" "level_tx_8bit_0/VIN4" 0.888198
cap "level_tx_8bit_0/VIN5" "level_tx_8bit_0/level_tx_1bit_0[3]/VCC" 28.3501
cap "level_tx_8bit_0/VOUT4" "level_tx_8bit_0/VIN5" 0.121652
cap "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1428_490#" "opamp_0/GND" 0.284115
cap "8_bit_dac_0/VREFL" "level_tx_8bit_0/VIN4" 0.0167312
cap "level_tx_8bit_0/level_tx_1bit_0[3]/VCCL" "opamp_0/GND" 8.94873
cap "level_tx_8bit_0/VIN5" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1600_540#" 0.0795726
cap "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" "D6" 0.0713503
cap "level_tx_8bit_0/VOUT3" "level_tx_8bit_0/VIN5" 0.121652
cap "8_bit_dac_0/VREFL" "level_tx_8bit_0/level_tx_1bit_0[3]/VCCL" 0.501421
cap "8_bit_dac_0/D1" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1600_540#" 0.030154
cap "opamp_0/GND" "level_tx_8bit_0/VOUT4" 0.196338
cap "D7" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1600_540#" 0.041042
cap "opamp_0/GND" "level_tx_8bit_0/level_tx_1bit_0[3]/VCC" 99.4736
cap "opamp_0/a_n804_1718#" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1600_540#" 0.0132717
cap "level_tx_8bit_0/VOUT4" "opamp_0/VIN" 0.0777707
cap "level_tx_8bit_0/VOUT2" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1600_540#" 0.0293849
cap "8_bit_dac_0/D1" "level_tx_8bit_0/VIN4" 0.00128131
cap "opamp_0/GND" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1600_540#" 0.151179
cap "8_bit_dac_0/D2" "level_tx_8bit_0/VIN5" 0.00151647
cap "level_tx_8bit_0/VIN5" "level_tx_8bit_0/VOUT4" 1.30601
cap "level_tx_8bit_0/VIN7" "level_tx_8bit_0/level_tx_1bit_0[4]/VCCL" 0.213437
cap "opamp_0/a_n804_1718#" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1600_540#" 0.0453975
cap "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" "level_tx_8bit_0/VOUT4" 0.00771055
cap "8_bit_dac_0/D2" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" 0.00422234
cap "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1428_490#" "opamp_0/a_1473_304#" 0.0405549
cap "level_tx_8bit_0/VIN7" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1600_540#" 0.0226592
cap "VREFL" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" 0.527184
cap "opamp_0/w_1403_231#" "level_tx_8bit_0/level_tx_1bit_0[4]/VCC" 1.16263
cap "level_tx_8bit_0/VOUT3" "level_tx_8bit_0/level_tx_1bit_0[4]/VCCL" 0.0134233
cap "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1428_490#" "opamp_0/a_n804_1718#" 0.588108
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1428_490#" "level_tx_8bit_0/VIN7" 0.0901829
cap "opamp_0/a_n804_1718#" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" 0.0200915
cap "opamp_0/a_550_1291#" "level_tx_8bit_0/level_tx_1bit_0[4]/VCC" 0.31577
cap "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1600_540#" "level_tx_8bit_0/VIN7" 0.051154
cap "VREFL" "level_tx_8bit_0/level_tx_1bit_0[4]/VCC" 0.170216
cap "opamp_0/a_1473_304#" "level_tx_8bit_0/level_tx_1bit_0[4]/VCC" 0.752034
cap "opamp_0/a_1253_1321#" "level_tx_8bit_0/level_tx_1bit_0[4]/VCC" 0.543299
cap "level_tx_8bit_0/VIN6" "level_tx_8bit_0/level_tx_1bit_0[4]/VCCL" 7.67146
cap "opamp_0/a_n804_1718#" "level_tx_8bit_0/level_tx_1bit_0[4]/VCC" 1.79246
cap "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1428_490#" "level_tx_8bit_0/VIN7" 0.0613244
cap "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1600_540#" "opamp_0/a_1095_1321#" 0.0114635
cap "level_tx_8bit_0/VIN6" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1600_540#" 0.0252021
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" "level_tx_8bit_0/VIN7" 0.0641194
cap "opamp_0/GND" "level_tx_8bit_0/level_tx_1bit_0[4]/VCCL" 9.10422
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1428_490#" "level_tx_8bit_0/VIN6" 0.104479
cap "opamp_0/a_937_1321#" "level_tx_8bit_0/level_tx_1bit_0[4]/VCC" 0.00957409
cap "opamp_0/GND" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1600_540#" 0.0487251
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" "level_tx_8bit_0/VOUT3" 0.606755
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1428_490#" "opamp_0/VIN" 0.063789
cap "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1600_540#" "level_tx_8bit_0/VIN6" 0.0432879
cap "level_tx_8bit_0/VIN7" "level_tx_8bit_0/level_tx_1bit_0[4]/VCC" 7.07416
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1428_490#" "opamp_0/GND" 0.192443
cap "level_tx_8bit_0/VOUT5" "opamp_0/a_550_1291#" 0.0322319
cap "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1428_490#" "level_tx_8bit_0/VIN6" 0.0538158
cap "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1600_540#" "opamp_0/GND" 0.400633
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" "level_tx_8bit_0/VIN6" 0.0713503
cap "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1428_490#" "opamp_0/GND" 0.357909
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" "opamp_0/GND" 0.337405
cap "level_tx_8bit_0/VOUT5" "opamp_0/a_n804_1718#" 0.0468244
cap "VREFL" "level_tx_8bit_0/VIN5" 0.00844843
cap "level_tx_8bit_0/VIN6" "level_tx_8bit_0/level_tx_1bit_0[4]/VCC" 34.3924
cap "VREFL" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" 0.014547
cap "level_tx_8bit_0/level_tx_1bit_0[4]/VCC" "opamp_0/VIN" 0.129766
cap "opamp_0/a_n804_1718#" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" 0.311375
cap "opamp_0/GND" "level_tx_8bit_0/level_tx_1bit_0[4]/VCC" 146.757
cap "level_tx_8bit_0/VOUT5" "level_tx_8bit_0/VIN7" 0.0901829
cap "level_tx_8bit_0/VIN5" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 0.0811309
cap "level_tx_8bit_0/VIN7" "level_tx_8bit_0/VIN5" 0.0229817
cap "level_tx_8bit_0/VIN5" "level_tx_8bit_0/VIN4" -0.7173
cap "8_bit_dac_0/D2" "level_tx_8bit_0/level_tx_1bit_0[4]/VCCL" 0.0112674
cap "level_tx_8bit_0/VOUT4" "level_tx_8bit_0/level_tx_1bit_0[4]/VCCL" 0.850309
cap "level_tx_8bit_0/VIN7" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" 0.0266819
cap "level_tx_8bit_0/VOUT3" "level_tx_8bit_0/VIN5" 0.00176562
cap "level_tx_8bit_0/VOUT5" "level_tx_8bit_0/VIN6" 0.0791409
cap "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1600_540#" "level_tx_8bit_0/VOUT4" 0.0532545
cap "8_bit_dac_0/D2" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1600_540#" 0.0293849
cap "level_tx_8bit_0/VOUT5" "opamp_0/VIN" 0.063789
cap "level_tx_8bit_0/VOUT5" "opamp_0/GND" 0.565228
cap "level_tx_8bit_0/VIN5" "level_tx_8bit_0/VIN6" -0.350785
cap "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" "level_tx_8bit_0/VIN6" 0.0241779
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" "level_tx_8bit_0/VOUT4" 0.150518
cap "8_bit_dac_0/D2" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" 0.0317834
cap "opamp_0/GND" "level_tx_8bit_0/VIN5" 0.885058
cap "opamp_0/GND" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" 0.108543
cap "level_tx_8bit_0/VIN5" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1600_540#" 0.0281698
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" "8_bit_dac_0/D1" 0.0418881
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1428_490#" "level_tx_8bit_0/VIN5" 0.121652
cap "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1600_540#" "opamp_0/a_925_2276#" 0.0906645
cap "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" "level_tx_8bit_0/VIN5" 0.155867
cap "VREFL" "level_tx_8bit_0/level_tx_1bit_0[4]/VCCL" 0.469822
cap "opamp_0/a_n804_1718#" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1600_540#" 0.00744348
cap "level_tx_8bit_0/VIN5" "level_tx_8bit_0/level_tx_1bit_0[4]/VCC" 33.0228
cap "opamp_0/a_n804_1718#" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1428_490#" 0.0248134
cap "VREFL" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1600_540#" 0.10034
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" "level_tx_8bit_0/level_tx_1bit_0[4]/VCCL" 0.514443
cap "level_tx_8bit_0/VIN7" "level_tx_8bit_0/level_tx_1bit_0[5]/VCC" 35.1099
cap "level_tx_8bit_0/VIN7" "level_tx_8bit_0/VOUT6" 0.0901829
cap "level_tx_8bit_0/level_tx_1bit_0[5]/VCCL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 0.0302613
cap "opamp_0/GND" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" 0.374103
cap "level_tx_8bit_0/level_tx_1bit_0[5]/VCCL" "8_bit_dac_0/D2" 0.0112674
cap "level_tx_8bit_0/VIN6" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VREFH" 0.0811309
cap "opamp_0/GND" "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1428_490#" 0.451515
cap "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" "opamp_0/a_n804_1718#" 0.64031
cap "level_tx_8bit_0/VIN6" "8_bit_dac_0/D2" 0.00151647
cap "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" "m1_2145_81430#" 0.0409349
cap "level_tx_8bit_0/VIN7" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 0.0404908
cap "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1428_490#" "level_tx_8bit_0/level_tx_1bit_0[5]/VCC" -5.68434e-14
cap "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1428_490#" "m1_2145_81430#" 0.0894318
cap "level_tx_8bit_0/level_tx_1bit_0[5]/VCCL" "level_tx_8bit_0/VIN7" 7.20848
cap "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1810_540#" "level_tx_8bit_0/VIN7" 0.135179
cap "level_tx_8bit_0/VIN7" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1428_490#" 0.0288585
cap "opamp_0/w_1403_231#" "level_tx_8bit_0/level_tx_1bit_0[5]/VCC" 0.339831
cap "level_tx_8bit_0/VIN6" "level_tx_8bit_0/VIN7" -0.38838
cap "opamp_0/a_550_1291#" "level_tx_8bit_0/level_tx_1bit_0[5]/VCC" 0.0236102
cap "level_tx_8bit_0/VIN6" "level_tx_8bit_0/VIN5" -0.7173
cap "level_tx_8bit_0/VOUT7" "level_tx_8bit_0/VIN7" 0.173
cap "opamp_0/a_1473_304#" "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1600_540#" 0.421677
cap "level_tx_8bit_0/VIN6" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" 0.1062
cap "opamp_0/GND" "level_tx_8bit_0/level_tx_1bit_0[5]/VCC" 86.9906
cap "opamp_0/GND" "level_tx_8bit_0/VOUT6" 0.451515
cap "level_tx_8bit_0/VOUT5" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" 0.094818
cap "level_tx_8bit_0/level_tx_1bit_0[5]/VCC" "opamp_0/a_n804_1718#" 0.816151
cap "level_tx_8bit_0/level_tx_1bit_0[5]/VCC" "m1_2145_81430#" 72.4591
cap "level_tx_8bit_0/VOUT6" "m1_2145_81430#" 0.0783515
cap "VREFL" "level_tx_8bit_0/VIN7" 0.0232919
cap "opamp_0/OUT" "level_tx_8bit_0/level_tx_1bit_0[5]/VCC" 0.200757
cap "level_tx_8bit_0/VOUT4" "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1600_540#" 0.020434
cap "VREFL" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" 0.491613
cap "level_tx_8bit_0/level_tx_1bit_0[5]/VCCL" "opamp_0/GND" 7.84345
cap "opamp_0/GND" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1428_490#" 0.144485
cap "opamp_0/GND" "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1810_540#" 0.474234
cap "level_tx_8bit_0/VIN6" "opamp_0/GND" 1.18299
cap "level_tx_8bit_0/level_tx_1bit_0[5]/VCCL" "m1_2145_81430#" 0.148214
cap "level_tx_8bit_0/level_tx_1bit_0[5]/VCCL" "opamp_0/a_n804_1718#" 0.649961
cap "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1810_540#" "m1_2145_81430#" 0.078379
cap "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1428_490#" "opamp_0/a_n804_1718#" 0.276757
cap "m1_2145_81430#" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1428_490#" 0.0225049
cap "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1810_540#" "level_tx_8bit_0/VOUT6" 0.753653
cap "level_tx_8bit_0/VIN6" "m1_2145_81430#" 0.000942648
cap "level_tx_8bit_0/VIN6" "level_tx_8bit_0/level_tx_1bit_0[5]/VCC" 13.4446
cap "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1810_540#" "opamp_0/OUT" 0.0260037
cap "level_tx_8bit_0/level_tx_1bit_0[5]/VCCL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" 0.00631179
cap "opamp_0/a_2027_304#" "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1600_540#" 0.017897
cap "opamp_0/a_1253_1321#" "level_tx_8bit_0/level_tx_1bit_0[5]/VCC" 1.03402
cap "level_tx_8bit_0/VIN6" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1428_490#" 0.0253251
cap "VREFL" "level_tx_8bit_0/level_tx_1bit_0[5]/VCC" 0.340432
cap "level_tx_8bit_0/level_tx_1bit_0[5]/VCCL" "level_tx_8bit_0/VOUT5" 0.924055
cap "opamp_0/a_1473_304#" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" 0.0269529
cap "level_tx_8bit_0/VIN7" "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1600_540#" 0.0637012
cap "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1810_540#" "level_tx_8bit_0/VOUT7" 0.0158029
cap "level_tx_8bit_0/VIN6" "level_tx_8bit_0/VOUT5" 1.39726
cap "opamp_0/a_1473_304#" "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1428_490#" 0.331878
cap "level_tx_8bit_0/level_tx_1bit_0[5]/VCCL" "VREFL" 0.469822
cap "VREFL" "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1810_540#" 0.603246
cap "level_tx_8bit_0/VIN6" "VREFL" 0.00844843
cap "level_tx_8bit_0/level_tx_1bit_0[5]/VCCL" "8_bit_dac_0/D3" 0.0134233
cap "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" "level_tx_8bit_0/VOUT4" 0.714233
cap "level_tx_8bit_0/VIN6" "8_bit_dac_0/D3" 0.00176562
cap "opamp_0/VIN" "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1428_490#" 0.00972258
cap "opamp_0/a_1473_304#" "level_tx_8bit_0/level_tx_1bit_0[5]/VCC" 4.27235
cap "opamp_0/a_1473_304#" "level_tx_8bit_0/VOUT6" 0.836455
cap "opamp_0/GND" "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1600_540#" 0.256284
cap "m1_2145_81430#" "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1600_540#" 0.0703235
cap "level_tx_8bit_0/level_tx_1bit_0[5]/VCC" "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1600_540#" -7.10543e-15
cap "opamp_0/a_2027_304#" "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1428_490#" 0.160848
cap "level_tx_8bit_0/VOUT6" "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1600_540#" 0.00767636
cap "level_tx_8bit_0/level_tx_1bit_0[5]/VCCL" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 0.0940924
cap "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" "8_bit_dac_0/D2" 0.0275611
cap "level_tx_8bit_0/level_tx_1bit_0[5]/VCCL" "opamp_0/a_1473_304#" 0.0582721
cap "level_tx_8bit_0/VOUT4" "level_tx_8bit_0/level_tx_1bit_0[5]/VCC" 0.00671812
cap "opamp_0/a_1473_304#" "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1810_540#" 0.312817
cap "opamp_0/VIN" "level_tx_8bit_0/level_tx_1bit_0[5]/VCC" 0.524193
cap "opamp_0/a_1473_304#" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1428_490#" 0.0174236
cap "opamp_0/VIN" "level_tx_8bit_0/VOUT6" 0.0110528
cap "opamp_0/a_937_1321#" "level_tx_8bit_0/level_tx_1bit_0[5]/VCC" 0.320256
cap "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" "level_tx_8bit_0/VIN7" 0.0411721
cap "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1428_490#" "level_tx_8bit_0/VIN7" 0.0901829
cap "level_tx_8bit_0/level_tx_1bit_0[5]/VCCL" "level_tx_8bit_0/VOUT4" 0.0392405
cap "opamp_0/a_2027_304#" "level_tx_8bit_0/level_tx_1bit_0[5]/VCC" 4.2859
cap "level_tx_8bit_0/VIN6" "level_tx_8bit_0/VOUT4" 0.0020119
cap "level_tx_8bit_0/VOUT5" "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1600_540#" 0.099122
cap "opamp_0/a_2027_304#" "level_tx_8bit_0/VOUT6" 0.0153228
cap "opamp_0/GND" "level_tx_8bit_0/VIN7" 0.11895
cap "VREFL" "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1600_540#" 0.10034
cap "level_tx_8bit_0/VIN6" "level_tx_8bit_0/VIN7" -0.7173
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "level_tx_8bit_0/VOUT7" 0.259829
cap "opamp_0/OUT" "level_tx_8bit_0/level_tx_1bit_0[6]/VCCL" 3.12579
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1600_540#" 0.0411628
cap "m1_3143_82073#" "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1810_540#" 10.8515
cap "opamp_0/GND" "level_tx_8bit_0/VOUT7" 0.176689
cap "VREFL" "level_tx_8bit_0/level_tx_1bit_0[6]/VCC" 0.170216
cap "opamp_0/GND" "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1600_540#" 0.0396405
cap "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1428_490#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 0.434277
cap "level_tx_8bit_0/VOUT7" "m1_2145_81430#" 0.17051
cap "VREFL" "level_tx_8bit_0/VIN7" 0.0232919
cap "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1600_540#" "m1_2145_81430#" 0.151179
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "level_tx_8bit_0/level_tx_1bit_0[6]/VCC" 0.463765
cap "level_tx_8bit_0/VOUT7" "level_tx_8bit_0/VIN7" 0.831307
cap "opamp_0/OUT" "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1600_540#" 0.0548552
cap "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1428_490#" "m1_2145_81430#" 0.17051
cap "opamp_0/GND" "level_tx_8bit_0/level_tx_1bit_0[6]/VCC" 1.5905
cap "m1_3143_82073#" "level_tx_8bit_0/VOUT7" 0.26524
cap "m1_4086_81134#" "level_tx_8bit_0/level_tx_1bit_0[6]/VCCL" 7.75466
cap "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1810_540#" "m1_4086_81134#" 4.38793
cap "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1810_540#" "level_tx_8bit_0/level_tx_1bit_0[6]/VCCL" 1.61291
cap "opamp_0/GND" "level_tx_8bit_0/VIN7" 0.0190086
cap "level_tx_8bit_0/level_tx_1bit_0[6]/VCC" "m1_2145_81430#" 56.4161
cap "m1_3143_82073#" "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1600_540#" 0.0290992
cap "level_tx_8bit_0/VIN7" "m1_2145_81430#" 0.00909429
cap "level_tx_8bit_0/VIN7" "level_tx_8bit_0/level_tx_1bit_0[6]/VCC" 5.2425
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "level_tx_8bit_0/VIN7" 0.0404908
cap "level_tx_8bit_0/level_tx_1bit_0[6]/VCCL" "level_tx_8bit_0/level_tx_1bit_0[6]/DVSS" -5.19663
cap "opamp_0/OUT" "level_tx_8bit_0/level_tx_1bit_0[6]/VCC" 1.87429
cap "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1428_490#" "m1_3143_82073#" 0.423873
cap "level_tx_8bit_0/VOUT7" "opamp_0/a_2027_304#" 0.510469
cap "m1_3143_82073#" "level_tx_8bit_0/level_tx_1bit_0[6]/VCC" 16.1334
cap "VREFL" "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1810_540#" 0.603246
cap "opamp_0/a_2027_304#" "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1600_540#" 0.203129
cap "VREFL" "level_tx_8bit_0/level_tx_1bit_0[6]/VCCL" 0.613599
cap "opamp_0/a_2027_304#" "level_tx_8bit_0/VIN7" 0.00120033
cap "level_tx_8bit_0/VOUT7" "level_tx_8bit_0/level_tx_1bit_0[6]/VCCL" 6.13021
cap "level_tx_8bit_0/VOUT7" "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1810_540#" 0.719925
cap "level_tx_8bit_0/VOUT7" "m1_4086_81134#" 26.4944
cap "m1_4086_81134#" "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1600_540#" 0.261991
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1810_540#" 0.785623
cap "opamp_0/a_2027_304#" "level_tx_8bit_0/level_tx_1bit_0[6]/VCC" 2.00294
cap "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1428_490#" "m1_4086_81134#" 1.12578
cap "opamp_0/GND" "level_tx_8bit_0/level_tx_1bit_0[6]/VCCL" 0.112267
cap "opamp_0/a_2027_304#" "level_tx_8bit_0/level_tx_1bit_0[6]/VCC" 0.308955
cap "level_tx_8bit_0/level_tx_1bit_0[6]/VCCL" "m1_2145_81430#" 0.563488
cap "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1810_540#" "m1_2145_81430#" 0.153384
cap "m1_4086_81134#" "level_tx_8bit_0/level_tx_1bit_0[6]/VCC" 82.4329
cap "VREFL" "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1600_540#" 0.10034
cap "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VREFL" "level_tx_8bit_0/level_tx_1bit_0[6]/VCCL" 0.513384
cap "level_tx_8bit_0/level_tx_1bit_0[6]/VCCL" "level_tx_8bit_0/level_tx_1bit_0[6]/VCC" -9.6091
cap "m1_4086_81134#" "level_tx_8bit_0/VIN7" 1.40258
cap "level_tx_8bit_0/level_tx_1bit_0[7]/VCCL" "m1_4086_81134#" 0.494911
cap "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1810_540#" "m1_3143_82073#" 12.7001
cap "level_tx_8bit_0/VIN7" "m1_4086_81134#" 0.00984847
cap "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1428_490#" "m1_4086_81134#" 0.655514
cap "level_tx_8bit_0/level_tx_1bit_0[7]/VCCL" "m1_3143_82073#" 0.576666
cap "m1_3143_82073#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" 1.42109e-14
cap "level_tx_8bit_0/VOUT7" "m1_4086_81134#" 25.9475
cap "level_tx_8bit_0/level_tx_1bit_0[7]/DVSS" "m1_3143_82073#" 0.499456
cap "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1428_490#" "m1_3143_82073#" 2.06308
cap "level_tx_8bit_0/level_tx_1bit_0[7]/VCC" "m1_4086_81134#" 24.5646
cap "level_tx_8bit_0/VOUT7" "m1_3143_82073#" 1.77588
cap "level_tx_8bit_0/level_tx_1bit_0[7]/VCC" "m1_3143_82073#" 10.4075
cap "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1600_540#" "m1_3143_82073#" 1.7551
cap "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1810_540#" "m1_4086_81134#" 2.69358
cap "m1_2145_81430#" "level_tx_8bit_0/VCC" 60.4162
cap "m1_2145_81430#" "D5" 7.10543e-15
cap "level_tx_8bit_0/VIN0" "m1_2145_81430#" 0.122801
cap "level_tx_8bit_0/VCCL" "level_tx_8bit_0/VIN3" 3.41756
cap "level_tx_8bit_0/VIN2" "m1_2145_81430#" 0.122801
cap "level_tx_8bit_0/VIN3" "level_tx_8bit_0/VCC" 3.19265
cap "level_tx_8bit_0/VIN3" "m1_2145_81430#" 8.88178e-16
cap "level_tx_8bit_0/VCC" "m1_2145_81430#" 78.7736
cap "level_tx_8bit_0/VIN1" "m1_2145_81430#" 0.122801
cap "level_tx_8bit_0/VIN3" "level_tx_8bit_0/VIN2" 0.428996
cap "level_tx_8bit_0/VIN3" "level_tx_8bit_0/level_tx_1bit_0[2]/VOUT" 0.183903
cap "level_tx_8bit_0/level_tx_1bit_0[1]/VCCL" "level_tx_8bit_0/VIN3" 6.57808
cap "level_tx_8bit_0/level_tx_1bit_0[1]/VCCL" "level_tx_8bit_0/VIN4" 9.14633
cap "level_tx_8bit_0/VIN3" "level_tx_8bit_0/level_tx_1bit_0[1]/VCC" 82.6936
cap "opamp_0/GND" "level_tx_8bit_0/level_tx_1bit_0[1]/VCC" 79.5273
cap "level_tx_8bit_0/VIN3" "level_tx_8bit_0/level_tx_1bit_0[2]/a_n1810_540#" 0.0987172
cap "level_tx_8bit_0/level_tx_1bit_0[1]/VCC" "level_tx_8bit_0/VIN4" 9.82105
cap "level_tx_8bit_0/VIN3" "opamp_0/GND" 0.122801
cap "level_tx_8bit_0/VIN3" "level_tx_8bit_0/VIN4" 0.400497
cap "D6" "opamp_0/GND" 11.6143
cap "opamp_0/GND" "level_tx_8bit_0/level_tx_1bit_0[3]/VCCL" 10.1534
cap "opamp_0/GND" "level_tx_8bit_0/level_tx_1bit_0[3]/VCC" 121.175
cap "level_tx_8bit_0/VIN4" "level_tx_8bit_0/VIN5" 0.375493
cap "opamp_0/GND" "opamp_0/VIN" 2.62281
cap "opamp_0/VIN" "opamp_0/a_n804_1718#" 19.6023
cap "opamp_0/GND" "D7" 73.298
cap "opamp_0/a_n804_1718#" "D7" 5.09973
cap "opamp_0/GND" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" 0.168419
cap "level_tx_8bit_0/VIN4" "level_tx_8bit_0/level_tx_1bit_0[3]/VCCL" 0.226346
cap "level_tx_8bit_0/level_tx_1bit_0[3]/VCC" "level_tx_8bit_0/VIN4" 60.7914
cap "level_tx_8bit_0/VIN5" "level_tx_8bit_0/level_tx_1bit_0[3]/VCCL" 8.70587
cap "level_tx_8bit_0/level_tx_1bit_0[3]/VCC" "level_tx_8bit_0/VIN5" 26.3521
cap "opamp_0/GND" "opamp_0/a_n804_1718#" 11.3976
cap "opamp_0/VIN" "level_tx_8bit_0/VIN5" -0.0228871
cap "level_tx_8bit_0/VIN4" "level_tx_8bit_0/level_tx_1bit_0[3]/a_n1810_540#" 0.0911932
cap "D6" "opamp_0/VIN" -0.0264937
cap "opamp_0/GND" "level_tx_8bit_0/VIN4" 4.14789
cap "opamp_0/GND" "level_tx_8bit_0/VIN5" 7.88726
cap "opamp_0/VIN" "D7" -0.0310222
cap "level_tx_8bit_0/level_tx_1bit_0[4]/VCC" "opamp_0/a_1253_1321#" 0.641945
cap "opamp_0/GND" "opamp_0/w_1403_231#" 6.44401
cap "opamp_0/VIN" "level_tx_8bit_0/VIN7" -50.4718
cap "level_tx_8bit_0/level_tx_1bit_0[4]/VCC" "opamp_0/a_925_2276#" 0.846909
cap "opamp_0/VIN" "opamp_0/OUT" 2.34853
cap "opamp_0/a_n804_1718#" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1428_490#" 0.613104
cap "opamp_0/GND" "opamp_0/VIN" 196.655
cap "opamp_0/a_550_1291#" "opamp_0/w_1403_231#" -1.27786
cap "opamp_0/a_1253_1321#" "level_tx_8bit_0/VIN7" 0.0408605
cap "opamp_0/a_550_1291#" "opamp_0/VIN" 268.795
cap "level_tx_8bit_0/level_tx_1bit_0[4]/VCC" "opamp_0/a_n804_1718#" 3.59266
cap "opamp_0/GND" "opamp_0/a_1253_1321#" 2.60524
cap "opamp_0/a_925_2276#" "level_tx_8bit_0/VIN7" 0.0258569
cap "opamp_0/a_n804_1718#" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" 0.323062
cap "level_tx_8bit_0/VIN6" "level_tx_8bit_0/VIN5" 0.341706
cap "opamp_0/GND" "opamp_0/a_925_2276#" 24.2343
cap "opamp_0/a_n804_1718#" "level_tx_8bit_0/VIN7" 99.6877
cap "opamp_0/a_550_1291#" "opamp_0/a_925_2276#" -11.2541
cap "opamp_0/GND" "opamp_0/a_n804_1718#" 95.3106
cap "level_tx_8bit_0/level_tx_1bit_0[4]/VCC" "opamp_0/a_1473_304#" 0.583088
cap "opamp_0/a_550_1291#" "opamp_0/a_n804_1718#" -67.9593
cap "level_tx_8bit_0/VIN6" "level_tx_8bit_0/level_tx_1bit_0[4]/VCCL" 8.22404
cap "opamp_0/GND" "level_tx_8bit_0/level_tx_1bit_0[4]/VCC" 163.485
cap "level_tx_8bit_0/VIN7" "opamp_0/a_1473_304#" 1.97856
cap "level_tx_8bit_0/level_tx_1bit_0[5]/VOUT" "opamp_0/a_n804_1718#" 0.150773
cap "level_tx_8bit_0/VIN5" "level_tx_8bit_0/level_tx_1bit_0[4]/VCCL" 0.114083
cap "opamp_0/GND" "opamp_0/a_1473_304#" 9.93079
cap "level_tx_8bit_0/VIN6" "opamp_0/VIN" -0.0171105
cap "level_tx_8bit_0/level_tx_1bit_0[4]/VCC" "opamp_0/a_550_1291#" 0.326676
cap "opamp_0/GND" "level_tx_8bit_0/VIN7" 103.004
cap "opamp_0/VIN" "level_tx_8bit_0/VIN5" -0.0147812
cap "opamp_0/GND" "opamp_0/OUT" 3.15116
cap "opamp_0/VIN" "opamp_0/a_937_1321#" 1.79907
cap "level_tx_8bit_0/VIN6" "opamp_0/a_1253_1321#" 0.0278407
cap "opamp_0/GND" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" 0.167849
cap "opamp_0/a_550_1291#" "level_tx_8bit_0/VIN7" 0.0248898
cap "opamp_0/GND" "opamp_0/a_550_1291#" 2.30505
cap "level_tx_8bit_0/VIN6" "opamp_0/a_925_2276#" 0.0221992
cap "opamp_0/VIN" "opamp_0/a_1095_1321#" 62.4896
cap "level_tx_8bit_0/VIN6" "opamp_0/a_n804_1718#" 0.386708
cap "opamp_0/a_925_2276#" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1600_540#" 0.0908965
cap "opamp_0/VIN" "opamp_0/w_1403_231#" 12.4987
cap "level_tx_8bit_0/level_tx_1bit_0[4]/VCC" "level_tx_8bit_0/VIN6" 38.74
cap "opamp_0/a_n804_1718#" "opamp_0/a_1095_1321#" -1.34657
cap "level_tx_8bit_0/VIN6" "opamp_0/a_1473_304#" 0.0517351
cap "level_tx_8bit_0/level_tx_1bit_0[4]/VCC" "level_tx_8bit_0/VIN5" 33.5266
cap "opamp_0/a_925_2276#" "level_tx_8bit_0/level_tx_1bit_0[4]/VCCL" 0.0252796
cap "opamp_0/VIN" "opamp_0/a_1253_1321#" 2.53246
cap "opamp_0/GND" "level_tx_8bit_0/VIN6" 15.9796
cap "opamp_0/VIN" "opamp_0/a_925_2276#" 37.4169
cap "opamp_0/a_n804_1718#" "level_tx_8bit_0/level_tx_1bit_0[4]/VCCL" 0.00186418
cap "opamp_0/GND" "level_tx_8bit_0/VIN5" 8.50545
cap "opamp_0/a_550_1291#" "level_tx_8bit_0/VIN6" 0.0166835
cap "level_tx_8bit_0/VIN5" "level_tx_8bit_0/level_tx_1bit_0[4]/a_n1810_540#" 0.084718
cap "opamp_0/GND" "opamp_0/a_937_1321#" 2.86697
cap "opamp_0/VIN" "opamp_0/a_n804_1718#" 126.385
cap "opamp_0/GND" "opamp_0/a_1095_1321#" 5.24503
cap "opamp_0/a_550_1291#" "opamp_0/a_1095_1321#" -4.28953
cap "opamp_0/a_925_2276#" "opamp_0/a_n804_1718#" -4.51374
cap "opamp_0/VIN" "opamp_0/a_1473_304#" 53.7487
cap "level_tx_8bit_0/level_tx_1bit_0[5]/DVSS" "opamp_0/a_n804_1718#" 0.0299869
cap "opamp_0/GND" "level_tx_8bit_0/level_tx_1bit_0[4]/VCCL" 10.2022
cap "level_tx_8bit_0/VIN7" "opamp_0/w_1403_231#" 2.38232
cap "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1810_540#" "opamp_0/a_1473_304#" 0.317607
cap "level_tx_8bit_0/level_tx_1bit_0[5]/VCCL" "level_tx_8bit_0/VIN7" 7.88374
cap "opamp_0/VIN" "opamp_0/w_1403_231#" 43.8952
cap "m1_2145_81430#" "opamp_0/OUT" 10.982
cap "opamp_0/a_1473_304#" "opamp_0/VIN" 104.495
cap "opamp_0/GND" "opamp_0/OUT" 0.68255
cap "m1_2145_81430#" "opamp_0/w_1403_231#" 23.8244
cap "opamp_0/VIN" "opamp_0/a_925_2276#" 3.79636
cap "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1428_490#" "opamp_0/a_n804_1718#" 0.276757
cap "m1_2145_81430#" "opamp_0/a_1473_304#" 67.8929
cap "level_tx_8bit_0/VIN7" "opamp_0/a_1253_1321#" 1.11065
cap "m1_2145_81430#" "opamp_0/a_925_2276#" 6.31848
cap "opamp_0/a_1473_304#" "opamp_0/GND" 1.53687
cap "opamp_0/VIN" "opamp_0/VDD" 0.418298
cap "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1810_540#" "level_tx_8bit_0/VIN7" 0.0741527
cap "opamp_0/a_n804_1718#" "level_tx_8bit_0/level_tx_1bit_0[5]/VCCL" 0.91438
cap "level_tx_8bit_0/level_tx_1bit_0[5]/VCC" "opamp_0/OUT" 1.79487
cap "m1_2145_81430#" "opamp_0/VDD" 0.0236347
cap "opamp_0/a_n804_1718#" "level_tx_8bit_0/VIN7" 14.3322
cap "level_tx_8bit_0/level_tx_1bit_0[5]/VCCL" "level_tx_8bit_0/VIN6" 0.102531
cap "opamp_0/GND" "level_tx_8bit_0/level_tx_1bit_0[5]/VCCL" 8.22744
cap "opamp_0/a_1473_304#" "level_tx_8bit_0/level_tx_1bit_0[5]/VCC" 5.04937
cap "opamp_0/VIN" "opamp_0/a_1253_1321#" 75.8666
cap "opamp_0/VIN" "opamp_0/VDD" 2.1648
cap "opamp_0/a_1473_304#" "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1600_540#" 0.398921
cap "level_tx_8bit_0/VIN7" "level_tx_8bit_0/VIN6" 0.322872
cap "opamp_0/GND" "level_tx_8bit_0/VIN7" 50.8426
cap "opamp_0/a_1473_304#" "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1428_490#" 0.48165
cap "m1_2145_81430#" "opamp_0/a_1253_1321#" 8.97801
cap "m1_2145_81430#" "opamp_0/VDD" 1.71317
cap "opamp_0/a_1473_304#" "level_tx_8bit_0/level_tx_1bit_0[6]/DVSS" 0.00158932
cap "opamp_0/VIN" "opamp_0/a_1708_2207#" 0.506404
cap "opamp_0/a_1253_1321#" "level_tx_8bit_0/VIN6" 0.27883
cap "level_tx_8bit_0/VIN7" "opamp_0/a_2027_304#" 4.64381
cap "opamp_0/GND" "opamp_0/a_1253_1321#" 0.365362
cap "level_tx_8bit_0/VIN7" "opamp_0/a_937_1321#" 0.890641
cap "opamp_0/a_1473_304#" "level_tx_8bit_0/level_tx_1bit_0[6]/VOUT" 0.802075
cap "m1_2145_81430#" "opamp_0/a_1708_2207#" 0.642239
cap "opamp_0/a_n804_1718#" "opamp_0/VIN" 60.8488
cap "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1810_540#" "opamp_0/GND" 0.208626
cap "level_tx_8bit_0/VIN7" "level_tx_8bit_0/level_tx_1bit_0[5]/VCC" 45.4657
cap "opamp_0/a_n804_1718#" "m1_2145_81430#" 36.1819
cap "opamp_0/a_2388_2094#" "opamp_0/VIN" 0.252792
cap "opamp_0/a_1253_1321#" "level_tx_8bit_0/level_tx_1bit_0[5]/VCC" 1.68104
cap "opamp_0/a_n804_1718#" "level_tx_8bit_0/VIN6" 0.911236
cap "opamp_0/GND" "opamp_0/VIN" 74.7896
cap "opamp_0/a_n804_1718#" "opamp_0/GND" 3.50459
cap "opamp_0/VIN" "opamp_0/a_2027_304#" 202.588
cap "m1_2145_81430#" "level_tx_8bit_0/VIN6" 0.11795
cap "opamp_0/VIN" "opamp_0/a_937_1321#" 70.0822
cap "m1_2145_81430#" "opamp_0/GND" 77.0372
cap "level_tx_8bit_0/level_tx_1bit_0[5]/VCCL" "opamp_0/OUT" 0.0709776
cap "opamp_0/GND" "level_tx_8bit_0/VIN6" 3.69037
cap "m1_2145_81430#" "opamp_0/a_2027_304#" 25.4883
cap "opamp_0/VIN" "opamp_0/VDD" 0.0720253
cap "m1_2145_81430#" "opamp_0/a_937_1321#" 7.61961
cap "opamp_0/a_n804_1718#" "level_tx_8bit_0/level_tx_1bit_0[5]/VCC" 4.42367
cap "opamp_0/a_n804_1718#" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" 0.641758
cap "opamp_0/GND" "opamp_0/a_2027_304#" 0.619338
cap "level_tx_8bit_0/VIN6" "opamp_0/a_937_1321#" 0.0517351
cap "level_tx_8bit_0/VIN7" "opamp_0/OUT" 3.37577
cap "opamp_0/GND" "opamp_0/a_937_1321#" 0.0980376
cap "opamp_0/a_1473_304#" "level_tx_8bit_0/level_tx_1bit_0[5]/VCCL" 0.00182512
cap "m1_2145_81430#" "level_tx_8bit_0/level_tx_1bit_0[5]/VCC" 80.5522
cap "opamp_0/w_1403_231#" "level_tx_8bit_0/VIN7" 8.76535
cap "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" "level_tx_8bit_0/VIN6" 0.0790892
cap "level_tx_8bit_0/level_tx_1bit_0[5]/VCC" "level_tx_8bit_0/VIN6" 13.0767
cap "opamp_0/GND" "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" 0.208626
cap "opamp_0/GND" "level_tx_8bit_0/level_tx_1bit_0[5]/VCC" 80.1173
cap "opamp_0/a_1473_304#" "level_tx_8bit_0/VIN7" 20.3923
cap "opamp_0/VIN" "opamp_0/a_1392_2207#" 0.506404
cap "opamp_0/a_2027_304#" "level_tx_8bit_0/level_tx_1bit_0[5]/VCC" 4.79403
cap "level_tx_8bit_0/level_tx_1bit_0[6]/a_n1810_540#" "opamp_0/OUT" 0.00755826
cap "level_tx_8bit_0/level_tx_1bit_0[5]/VCC" "opamp_0/a_937_1321#" 0.579629
cap "level_tx_8bit_0/level_tx_1bit_0[5]/a_n1810_540#" "opamp_0/a_937_1321#" 0.0060461
cap "opamp_0/VIN" "opamp_0/a_550_1291#" 16.2896
cap "m1_2145_81430#" "opamp_0/a_1392_2207#" 0.643426
cap "opamp_0/VIN" "opamp_0/OUT" 85.9811
cap "m1_2145_81430#" "opamp_0/a_550_1291#" 17.0883
cap "m1_3143_82073#" "opamp_0/VDD" 0.177323
cap "opamp_0/GND" "VDDA" 16.1862
cap "m1_4086_81134#" "opamp_0/a_2027_304#" 1.45244
cap "m1_3143_82073#" "opamp_0/OUT" 0.249348
cap "m1_3143_82073#" "opamp_0/a_1473_304#" 0.0083409
cap "opamp_0/a_2027_304#" "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1600_540#" 0.203511
cap "opamp_0/a_2027_304#" "level_tx_8bit_0/level_tx_1bit_0[7]/VOUT" 0.510469
cap "opamp_0/VDD" "m1_2145_81430#" 0.25609
cap "opamp_0/GND" "level_tx_8bit_0/level_tx_1bit_0[6]/VCC" 0.603078
cap "level_tx_8bit_0/level_tx_1bit_0[6]/VCCL" "m1_2145_81430#" -0.0744467
cap "m1_4086_81134#" "opamp_0/GND" 75.5369
cap "m1_3143_82073#" "opamp_0/OUT" 140.607
cap "level_tx_8bit_0/VIN7" "level_tx_8bit_0/level_tx_1bit_0[6]/VCC" 0.0233997
cap "m1_2145_81430#" "level_tx_8bit_0/level_tx_1bit_0[6]/VCC" 59.6859
cap "level_tx_8bit_0/VIN7" "opamp_0/a_2027_304#" 0.000299919
cap "level_tx_8bit_0/VIN7" "m1_4086_81134#" 2.07483
cap "m1_2145_81430#" "opamp_0/a_2027_304#" 91.6855
cap "m1_2145_81430#" "m1_4086_81134#" -0.757229
cap "level_tx_8bit_0/level_tx_1bit_0[6]/VCCL" "opamp_0/OUT" 3.32933
cap "opamp_0/OUT" "VDDA" 0.0730693
cap "m1_3143_82073#" "opamp_0/VDD" 1.90673
cap "level_tx_8bit_0/VIN7" "opamp_0/GND" 3.49581
cap "opamp_0/OUT" "level_tx_8bit_0/level_tx_1bit_0[6]/VCC" 4.1453
cap "m1_2145_81430#" "opamp_0/GND" 83.2061
cap "m1_3143_82073#" "opamp_0/OUT" 0.249348
cap "m1_3143_82073#" "opamp_0/VDD" 0.249348
cap "opamp_0/OUT" "m1_4086_81134#" 3.98836
cap "m1_2145_81430#" "opamp_0/a_2388_2094#" 0.115935
cap "m1_3143_82073#" "level_tx_8bit_0/level_tx_1bit_0[6]/VCC" 18.4079
cap "level_tx_8bit_0/VIN7" "m1_2145_81430#" 0.122801
cap "m1_3143_82073#" "opamp_0/VDD" 0.249348
cap "m1_3143_82073#" "opamp_0/a_2027_304#" 108.449
cap "m1_3143_82073#" "m1_4086_81134#" -1.13895
cap "m1_3143_82073#" "opamp_0/GND" 206.73
cap "VDDA" "opamp_0/a_2027_304#" 0.0196629
cap "m1_4086_81134#" "level_tx_8bit_0/level_tx_1bit_0[7]/a_n1810_540#" 0.208626
cap "level_tx_8bit_0/level_tx_1bit_0[6]/VCCL" "m1_4086_81134#" 7.82848
cap "level_tx_8bit_0/VIN7" "opamp_0/OUT" 1.32549
cap "m1_3143_82073#" "opamp_0/a_2388_2094#" 4.45436
cap "opamp_0/OUT" "m1_2145_81430#" 25.1718
cap "opamp_0/a_2027_304#" "level_tx_8bit_0/level_tx_1bit_0[6]/VCC" 1.83365
cap "m1_4086_81134#" "level_tx_8bit_0/level_tx_1bit_0[6]/VCC" 61.9251
cap "m1_3143_82073#" "VDDA" -0.264597
cap "VDDA" "opamp_0/OUT" 0.0520358
cap "VDDA" "opamp_0/GND" 16.1926
cap "m1_3143_82073#" "opamp_0/a_2027_304#" 1.01755
cap "m1_3143_82073#" "opamp_0/OUT" 0.22534
cap "m1_3143_82073#" "opamp_0/GND" 0.297096
cap "opamp_0/GND" "level_tx_8bit_0/VIN5" 0.0126311
cap "opamp_0/GND" "opamp_0/a_n804_1718#" 0.0336323
cap "D6" "opamp_0/GND" 0.0136628
cap "D7" "opamp_0/GND" 0.0148226
cap "opamp_0/VIN" "opamp_0/GND" 0.817756
cap "opamp_0/a_1253_1321#" "level_tx_8bit_0/VIN7" 0.00921168
cap "opamp_0/OUT" "level_tx_8bit_0/VIN6" 0.000823925
cap "opamp_0/GND" "opamp_0/a_1253_1321#" 0.0521326
cap "opamp_0/VIN" "level_tx_8bit_0/VIN7" 0.0223424
cap "opamp_0/GND" "opamp_0/VIN" 0.944743
cap "opamp_0/a_1253_1321#" "opamp_0/VIN" 0.1183
cap "opamp_0/OUT" "opamp_0/a_1473_304#" -0.272236
cap "level_tx_8bit_0/VIN6" "opamp_0/a_1253_1321#" 0.00651203
cap "level_tx_8bit_0/VIN6" "opamp_0/VIN" 0.0158296
cap "opamp_0/a_1095_1321#" "opamp_0/VIN" 0.0124415
cap "opamp_0/OUT" "opamp_0/a_n804_1718#" -0.0546589
cap "opamp_0/OUT" "opamp_0/w_1403_231#" -0.693468
cap "opamp_0/VIN" "opamp_0/a_937_1321#" 0.116616
cap "opamp_0/VIN" "opamp_0/a_925_2276#" 0.0987985
cap "opamp_0/a_550_1291#" "level_tx_8bit_0/VIN5" 0.0134437
cap "opamp_0/a_550_1291#" "level_tx_8bit_0/VIN7" 0.0148226
cap "opamp_0/a_550_1291#" "opamp_0/VIN" 0.347576
cap "opamp_0/OUT" "level_tx_8bit_0/VIN7" 0.000893695
cap "opamp_0/GND" "opamp_0/OUT" -0.0317351
cap "opamp_0/a_550_1291#" "level_tx_8bit_0/VIN6" 0.0136628
cap "opamp_0/OUT" "opamp_0/VIN" 2.44759
cap "opamp_0/a_925_2276#" "opamp_0/VIN" 0.128178
cap "opamp_0/a_2388_2094#" "opamp_0/OUT" 0.790918
cap "opamp_0/VIN" "opamp_0/a_1392_2207#" 0.15317
cap "opamp_0/a_925_2276#" "opamp_0/OUT" 0.0383343
cap "level_tx_8bit_0/VIN7" "opamp_0/a_n804_1718#" 0.00741626
cap "opamp_0/a_n804_1718#" "opamp_0/GND" 0.00930373
cap "opamp_0/a_1253_1321#" "opamp_0/OUT" -0.278639
cap "opamp_0/a_n804_1718#" "m1_2145_81430#" 0.014426
cap "opamp_0/a_n804_1718#" "opamp_0/VIN" 0.165192
cap "m1_2145_81430#" "opamp_0/a_1708_2207#" 0.000963907
cap "opamp_0/OUT" "opamp_0/w_1403_231#" -3.33498
cap "opamp_0/VIN" "opamp_0/VDD" 0.0201781
cap "opamp_0/VIN" "opamp_0/a_1708_2207#" 0.0155971
cap "opamp_0/GND" "m1_2145_81430#" 0.102389
cap "m1_2145_81430#" "opamp_0/a_2027_304#" 0.038991
cap "opamp_0/a_n804_1718#" "opamp_0/OUT" -2.92198
cap "opamp_0/VIN" "opamp_0/GND" 0.293289
cap "opamp_0/a_1473_304#" "opamp_0/OUT" -2.5987
cap "opamp_0/VIN" "opamp_0/a_2027_304#" 0.0733186
cap "opamp_0/a_2388_2094#" "opamp_0/VDD" 0.00788053
cap "opamp_0/OUT" "opamp_0/a_1708_2207#" 0.258836
cap "opamp_0/GND" "opamp_0/OUT" -0.731419
cap "opamp_0/a_937_1321#" "opamp_0/OUT" -0.278639
cap "opamp_0/OUT" "opamp_0/a_2027_304#" -0.525753
cap "level_tx_8bit_0/VIN7" "opamp_0/a_925_2276#" 0.00955149
cap "opamp_0/OUT" "m1_2145_81430#" 0.103482
cap "opamp_0/a_925_2276#" "opamp_0/GND" 0.0192568
cap "opamp_0/VIN" "opamp_0/OUT" 26.4539
cap "opamp_0/a_925_2276#" "m1_2145_81430#" 0.0176711
cap "opamp_0/OUT" "opamp_0/a_n804_1718#" 0.00868332
cap "opamp_0/GND" "opamp_0/VDD" 9.61512
cap "opamp_0/a_1708_2207#" "opamp_0/OUT" 0.258836
cap "opamp_0/a_2388_2094#" "opamp_0/OUT" 12.3902
cap "opamp_0/a_2388_2094#" "m1_2145_81430#" 0.0009309
cap "m1_2145_81430#" "opamp_0/a_2027_304#" 0.0660064
cap "m1_2145_81430#" "opamp_0/OUT" 0.121243
cap "opamp_0/a_2388_2094#" "opamp_0/VDD" 0.0941861
cap "opamp_0/OUT" "opamp_0/VDD" 126.05
cap "opamp_0/VDD" "opamp_0/a_2027_304#" 1.11271
cap "opamp_0/a_2388_2094#" "m1_3143_82073#" 0.0145541
cap "m1_3143_82073#" "opamp_0/a_2027_304#" 0.783974
cap "m1_3143_82073#" "opamp_0/OUT" 0.161836
cap "opamp_0/GND" "opamp_0/VDD" 9.60104
cap "opamp_0/a_2027_304#" "opamp_0/VDD" 1.20516
cap "opamp_0/OUT" "opamp_0/VDD" 0.00220865
cap "opamp_0/VDD" "VDDA" 5.46006
cap "opamp_0/VDD" "opamp_0/a_1392_2207#" 1.98967
cap "opamp_0/VDD" "opamp_0/GND" 1.09903
cap "opamp_0/VDD" "opamp_0/a_925_2276#" 18.0066
cap "opamp_0/a_550_1291#" "opamp_0/VDD" 74.9546
cap "opamp_0/VDD" "opamp_0/OUT" 6.79353
cap "opamp_0/VDD" "opamp_0/a_2168_2788#" 49.6828
cap "opamp_0/OUT" "opamp_0/a_n804_1718#" 0.0207313
cap "opamp_0/a_2388_2094#" "opamp_0/VDD" 18.0275
cap "opamp_0/OUT" "opamp_0/VDD" 32.1492
cap "opamp_0/VDD" "opamp_0/a_1549_3140#" 6.91001
cap "opamp_0/a_550_1291#" "opamp_0/VDD" 3.39663
cap "opamp_0/OUT" "opamp_0/a_2168_2788#" 0.148659
cap "opamp_0/VDD" "opamp_0/a_n804_1718#" 5.92859
cap "opamp_0/a_1708_2207#" "opamp_0/VDD" 3.15659
cap "opamp_0/VDD" "opamp_0/a_1392_2207#" 0.486933
cap "opamp_0/a_925_2276#" "opamp_0/VDD" 0.088946
cap "opamp_0/VIN" "opamp_0/VDD" 9.05516
cap "opamp_0/a_2388_2094#" "opamp_0/OUT" 39.6656
cap "opamp_0/a_2168_2788#" "opamp_0/OUT" 2.9532
cap "opamp_0/VDD" "opamp_0/a_2388_2094#" 127.833
cap "opamp_0/VDD" "opamp_0/OUT" 240.899
cap "opamp_0/VDD" "opamp_0/OUT" -3.55271e-15
cap "opamp_0/VDD" "VDDA" -0.074451
cap "opamp_0/VDD" "opamp_0/VDD" 2.0444
cap "VDDA" "opamp_0/VDD" 54.9334
cap "opamp_0/a_550_1291#" "opamp_0/VDD" 18.1697
cap "opamp_0/VDD" "opamp_0/a_925_2276#" 5.30639
cap "opamp_0/VDD" "opamp_0/a_550_1291#" 0.265573
cap "opamp_0/VDD" "opamp_0/a_925_2276#" 0.040068
cap "opamp_0/VDD" "opamp_0/OUT" 82.0971
cap "opamp_0/VDD" "VOUT" -3.03408
cap "VOUT" "opamp_0/OUT" 2.06612
cap "opamp_0/VDD" "opamp_0/a_2388_2094#" 3.42042
cap "VOUT" "opamp_0/a_2388_2094#" 0.738346
cap "opamp_0/VDD" "opamp_0/a_2388_2094#" 3.42014
cap "opamp_0/VDD" "opamp_0/OUT" 269.331
cap "opamp_0/VDD" "opamp_0/a_2388_2094#" 16.9215
cap "opamp_0/a_2388_2094#" "VOUT" 0.508379
cap "opamp_0/VDD" "VOUT" 11.6057
cap "opamp_0/OUT" "VOUT" 9.07007
cap "opamp_0/a_2388_2094#" "VOUT" 1.24043
cap "opamp_0/VDD" "opamp_0/a_2388_2094#" 15.6427
cap "opamp_0/a_2388_2094#" "VOUT" 0.361909
cap "VDDA" "opamp_0/VDD" -0.432338
cap "opamp_0/a_2388_2094#" "opamp_0/VDD" 0.0583866
cap "opamp_0/VDD" "opamp_0/VDD" 1.1738
cap "opamp_0/VDD" "opamp_0/OUT" 1.91432
merge "opamp_0/GND" "m1_2145_81430#" -11078.9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -314916 -7180 0 0 -898960 -35276 0 0 0 0 0 0
merge "m1_2145_81430#" "level_tx_8bit_0/VSUBS"
merge "level_tx_8bit_0/VSUBS" "8_bit_dac_0/VSUBS"
merge "8_bit_dac_0/VSUBS" "VSUBS"
merge "VSUBS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "m1_4086_81134#"
merge "m1_4086_81134#" "m3_7082_76356#"
merge "m3_7082_76356#" "m3_7082_75128#"
merge "m3_7082_75128#" "m3_7082_73900#"
merge "m3_7082_73900#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VSS" "m3_7082_71444#"
merge "m3_7082_71444#" "m3_7082_72672#"
merge "m3_7082_72672#" "m3_7082_70216#"
merge "m3_7082_70216#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "m3_7082_68988#"
merge "m3_7082_68988#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "m3_7082_67760#"
merge "m3_7082_67760#" "m3_7082_66532#"
merge "m3_7082_66532#" "m3_7082_65304#"
merge "m3_7082_65304#" "m3_7082_64076#"
merge "m3_7082_64076#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS" "m3_7082_61620#"
merge "m3_7082_61620#" "m3_7082_62848#"
merge "m3_7082_62848#" "m3_7082_60392#"
merge "m3_7082_60392#" "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VSS" "m3_7082_59164#"
merge "m3_7082_59164#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "m3_7082_57936#"
merge "m3_7082_57936#" "m3_7082_56708#"
merge "m3_7082_56708#" "m3_7082_55480#"
merge "m3_7082_55480#" "m3_7082_54252#"
merge "m3_7082_54252#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VSS" "m3_7082_51796#"
merge "m3_7082_51796#" "m3_7082_53024#"
merge "m3_7082_53024#" "m3_7082_50568#"
merge "m3_7082_50568#" "m3_7082_49340#"
merge "m3_7082_49340#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "m3_7082_48112#"
merge "m3_7082_48112#" "m3_7082_46884#"
merge "m3_7082_46884#" "m3_7082_45656#"
merge "m3_7082_45656#" "m3_7082_44428#"
merge "m3_7082_44428#" "8_bit_dac_0/switch_n_3v3_1/VSS"
merge "8_bit_dac_0/switch_n_3v3_1/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS" "m3_7082_41972#"
merge "m3_7082_41972#" "m3_7082_43200#"
merge "m3_7082_43200#" "m3_7082_40744#"
merge "m3_7082_40744#" "m3_7082_39516#"
merge "m3_7082_39516#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "m3_7082_38288#"
merge "m3_7082_38288#" "m3_7082_37060#"
merge "m3_7082_37060#" "m3_7082_35832#"
merge "m3_7082_35832#" "m3_7082_34604#"
merge "m3_7082_34604#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VSS"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VSS" "m3_7082_33376#"
merge "m3_7082_33376#" "m3_7082_30920#"
merge "m3_7082_30920#" "m3_7082_32148#"
merge "m3_7082_32148#" "m3_7082_29692#"
merge "m3_7082_29692#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "m3_7082_28464#"
merge "m3_7082_28464#" "m3_7082_27236#"
merge "m3_7082_27236#" "m3_7082_26008#"
merge "m3_7082_26008#" "m3_7082_24780#"
merge "m3_7082_24780#" "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS"
merge "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VSS" "m3_7082_23552#"
merge "m3_7082_23552#" "m3_7082_21096#"
merge "m3_7082_21096#" "m3_7082_22324#"
merge "m3_7082_22324#" "m3_7082_19868#"
merge "m3_7082_19868#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VSS" "m3_7082_18640#"
merge "m3_7082_18640#" "m3_7082_17412#"
merge "m3_7082_17412#" "m3_7082_16184#"
merge "m3_7082_16184#" "m3_7082_14956#"
merge "m3_7082_14956#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VSS"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VSS" "m3_7082_13728#"
merge "m3_7082_13728#" "m3_7082_11272#"
merge "m3_7082_11272#" "m3_7082_12500#"
merge "m3_7082_12500#" "m3_7082_10044#"
merge "m3_7082_10044#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VSS"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VSS" "m3_7082_8816#"
merge "m3_7082_8816#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VSS" "m3_7082_7588#"
merge "m3_7082_7588#" "m3_7082_6360#"
merge "m3_7082_6360#" "m3_7082_5132#"
merge "m3_7082_5132#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VSS"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VSS" "m3_7082_3904#"
merge "m3_7082_3904#" "m3_7082_1448#"
merge "m3_7082_1448#" "m3_7082_2676#"
merge "m3_7082_2676#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VSS" "m3_5076_220#"
merge "level_tx_8bit_0/level_tx_1bit_0[7]/VCCL" "level_tx_8bit_0/level_tx_1bit_0[6]/VCCL" -135.029 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10000 -400 0 0 0 0 0 0
merge "level_tx_8bit_0/level_tx_1bit_0[6]/VCCL" "level_tx_8bit_0/level_tx_1bit_0[5]/VCCL"
merge "level_tx_8bit_0/level_tx_1bit_0[5]/VCCL" "m3_7016_79947#"
merge "level_tx_8bit_0/VCC" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" -5352.22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7973 -372 -36180 -18694 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" "m3_n2409_77046#"
merge "m3_n2409_77046#" "m3_n2409_78274#"
merge "m3_n2409_78274#" "m2_n2251_80725#"
merge "m2_n2251_80725#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/VCC"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/VCC" "m3_n2409_75818#"
merge "m3_n2409_75818#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VCC"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VCC" "m3_n2409_74590#"
merge "m3_n2409_74590#" "m3_n2409_73362#"
merge "m3_n2409_73362#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VCC"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VCC" "m3_n2409_72134#"
merge "m3_n2409_72134#" "m3_n2409_70906#"
merge "m3_n2409_70906#" "m3_n2409_69678#"
merge "m3_n2409_69678#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/VCC"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/VCC" "m3_n2409_67222#"
merge "m3_n2409_67222#" "m3_n2409_68450#"
merge "m3_n2409_68450#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VCC"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VCC" "m3_n2409_65994#"
merge "m3_n2409_65994#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VCC"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VCC" "m3_n2409_64766#"
merge "m3_n2409_64766#" "m3_n2409_63538#"
merge "m3_n2409_63538#" "8_bit_dac_0/7_bit_dac_0[1]/VCC"
merge "8_bit_dac_0/7_bit_dac_0[1]/VCC" "m3_n2409_62310#"
merge "m3_n2409_62310#" "m3_n2409_61082#"
merge "m3_n2409_61082#" "m3_n2409_59854#"
merge "m3_n2409_59854#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" "m3_n2409_58626#"
merge "m3_n2409_58626#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/VCC"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/VCC" "m3_n2409_57398#"
merge "m3_n2409_57398#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VCC"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VCC" "m3_n2409_56170#"
merge "m3_n2409_56170#" "m3_n2409_54942#"
merge "m3_n2409_54942#" "m3_n2409_53714#"
merge "m3_n2409_53714#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VCC"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VCC" "m3_n2409_52486#"
merge "m3_n2409_52486#" "m3_n2409_51258#"
merge "m3_n2409_51258#" "m3_n2409_50030#"
merge "m3_n2409_50030#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/VCC"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/VCC" "m3_n2409_48802#"
merge "m3_n2409_48802#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/VCC"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/VCC" "m3_n2409_47574#"
merge "m3_n2409_47574#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VCC"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VCC" "m3_n2409_46346#"
merge "m3_n2409_46346#" "m3_n2409_45118#"
merge "m3_n2409_45118#" "m3_n2409_43890#"
merge "m3_n2409_43890#" "8_bit_dac_0/VCC"
merge "8_bit_dac_0/VCC" "m3_n2409_42662#"
merge "m3_n2409_42662#" "m3_n2409_41434#"
merge "m3_n2409_41434#" "m3_n2409_40206#"
merge "m3_n2409_40206#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" "m3_n2409_38978#"
merge "m3_n2409_38978#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/VCC"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/VCC" "m3_n2409_36522#"
merge "m3_n2409_36522#" "m3_n2409_37750#"
merge "m3_n2409_37750#" "m3_n2409_35294#"
merge "m3_n2409_35294#" "m3_n2409_34066#"
merge "m3_n2409_34066#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VCC"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VCC" "m3_n2409_32838#"
merge "m3_n2409_32838#" "m3_n2409_31610#"
merge "m3_n2409_31610#" "m3_n2409_30382#"
merge "m3_n2409_30382#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/VCC"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/VCC" "m3_n2409_29154#"
merge "m3_n2409_29154#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VCC"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VCC" "m3_n2409_26698#"
merge "m3_n2409_26698#" "m3_n2409_27926#"
merge "m3_n2409_27926#" "m3_n2409_25470#"
merge "m3_n2409_25470#" "m3_n2409_24242#"
merge "m3_n2409_24242#" "8_bit_dac_0/7_bit_dac_0[0]/VCC"
merge "8_bit_dac_0/7_bit_dac_0[0]/VCC" "m3_n2409_23014#"
merge "m3_n2409_23014#" "m3_n2409_21786#"
merge "m3_n2409_21786#" "m3_n2409_20558#"
merge "m3_n2409_20558#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VCC" "m3_n2409_19330#"
merge "m3_n2409_19330#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VCC"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VCC" "m3_n2409_16874#"
merge "m3_n2409_16874#" "m3_n2409_18102#"
merge "m3_n2409_18102#" "m3_n2409_15646#"
merge "m3_n2409_15646#" "m3_n2409_14418#"
merge "m3_n2409_14418#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VCC"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VCC" "m3_n2409_13190#"
merge "m3_n2409_13190#" "m3_n2409_11962#"
merge "m3_n2409_11962#" "m3_n2409_10734#"
merge "m3_n2409_10734#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/VCC"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/VCC" "m3_n2409_9506#"
merge "m3_n2409_9506#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VCC"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VCC" "m3_n2409_7050#"
merge "m3_n2409_7050#" "m3_n2409_8278#"
merge "m3_n2409_8278#" "m3_n2409_5822#"
merge "m3_n2409_5822#" "m3_n2409_4594#"
merge "m3_n2409_4594#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VCC"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VCC" "m3_n2409_3366#"
merge "m3_n2409_3366#" "m3_n2409_910#"
merge "m3_n2409_910#" "m3_n2409_2138#"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[1]/switch_n_3v3_v2_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VSS" -3710.76 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -17640 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VSS" "m3_n2409_77584#"
merge "m3_n2409_77584#" "VSSA"
merge "VSSA" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/VSS" "m3_n2409_76356#"
merge "m3_n2409_76356#" "m3_n2409_75128#"
merge "m3_n2409_75128#" "m3_n2409_73900#"
merge "m3_n2409_73900#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/VSS" "m3_n2409_71444#"
merge "m3_n2409_71444#" "m3_n2409_72672#"
merge "m3_n2409_72672#" "m3_n2409_70216#"
merge "m3_n2409_70216#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/VSS" "m3_n2409_68988#"
merge "m3_n2409_68988#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/VSS" "m3_n2409_67760#"
merge "m3_n2409_67760#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/VSS" "m3_n2409_66532#"
merge "m3_n2409_66532#" "m3_n2409_65304#"
merge "m3_n2409_65304#" "m3_n2409_64076#"
merge "m3_n2409_64076#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/VSS" "m3_n2409_61620#"
merge "m3_n2409_61620#" "m3_n2409_62848#"
merge "m3_n2409_62848#" "m3_n2409_60392#"
merge "m3_n2409_60392#" "8_bit_dac_0/7_bit_dac_0[1]/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/VSS" "m3_n2409_59164#"
merge "m3_n2409_59164#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VSS" "m3_n2409_57936#"
merge "m3_n2409_57936#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS" "m3_n2409_56708#"
merge "m3_n2409_56708#" "m3_n2409_55480#"
merge "m3_n2409_55480#" "m3_n2409_54252#"
merge "m3_n2409_54252#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/VSS" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/VSS" "m3_n2409_51796#"
merge "m3_n2409_51796#" "m3_n2409_53024#"
merge "m3_n2409_53024#" "m3_n2409_50568#"
merge "m3_n2409_50568#" "m3_n2409_49340#"
merge "m3_n2409_49340#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/VSS" "m3_n2409_48112#"
merge "m3_n2409_48112#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS" "m3_n2409_46884#"
merge "m3_n2409_46884#" "m3_n2409_45656#"
merge "m3_n2409_45656#" "m3_n2409_44428#"
merge "m3_n2409_44428#" "8_bit_dac_0/VSS"
merge "8_bit_dac_0/VSS" "m3_n2409_43200#"
merge "m3_n2409_43200#" "m3_n2409_40744#"
merge "m3_n2409_40744#" "m3_n2409_41972#"
merge "m3_n2409_41972#" "m3_n2409_39516#"
merge "m3_n2409_39516#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VSS"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/VSS" "m3_n2409_38288#"
merge "m3_n2409_38288#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/VSS"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/VSS" "m3_n2409_37060#"
merge "m3_n2409_37060#" "m3_n2409_35832#"
merge "m3_n2409_35832#" "m3_n2409_34604#"
merge "m3_n2409_34604#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VSS"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/VSS" "m3_n2409_33376#"
merge "m3_n2409_33376#" "m3_n2409_30920#"
merge "m3_n2409_30920#" "m3_n2409_32148#"
merge "m3_n2409_32148#" "m3_n2409_29692#"
merge "m3_n2409_29692#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/VSS"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/VSS" "m3_n2409_28464#"
merge "m3_n2409_28464#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VSS"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/VSS" "m3_n2409_27236#"
merge "m3_n2409_27236#" "m3_n2409_26008#"
merge "m3_n2409_26008#" "m3_n2409_24780#"
merge "m3_n2409_24780#" "8_bit_dac_0/7_bit_dac_0[0]/VSS"
merge "8_bit_dac_0/7_bit_dac_0[0]/VSS" "m3_n2409_23552#"
merge "m3_n2409_23552#" "m3_n2409_21096#"
merge "m3_n2409_21096#" "m3_n2409_22324#"
merge "m3_n2409_22324#" "m3_n2409_19868#"
merge "m3_n2409_19868#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VSS"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/VSS" "m3_n2409_18640#"
merge "m3_n2409_18640#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/VSS" "m3_n2409_17412#"
merge "m3_n2409_17412#" "m3_n2409_16184#"
merge "m3_n2409_16184#" "m3_n2409_14956#"
merge "m3_n2409_14956#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VSS"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/VSS" "m3_n2409_13728#"
merge "m3_n2409_13728#" "m3_n2409_11272#"
merge "m3_n2409_11272#" "m3_n2409_12500#"
merge "m3_n2409_12500#" "m3_n2409_10044#"
merge "m3_n2409_10044#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/VSS"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/VSS" "m3_n2409_8816#"
merge "m3_n2409_8816#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/VSS" "m3_n2409_7588#"
merge "m3_n2409_7588#" "m3_n2409_6360#"
merge "m3_n2409_6360#" "m3_n2409_5132#"
merge "m3_n2409_5132#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/VSS"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/VSS" "m3_n2409_3904#"
merge "m3_n2409_3904#" "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VSS"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/VSS" "m3_n2409_220#"
merge "m3_n2409_220#" "m3_n2409_1448#"
merge "m3_n2409_1448#" "m3_n2409_2676#"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" "m3_7082_15646#" -65.7316 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "m3_7082_43890#" -71.1204 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "m3_7082_23014#" -73.0251 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "m3_7082_58626#" -71.6939 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" "m3_7082_64766#" -71.9704 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "m3_7082_42662#" -66.7231 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "level_tx_8bit_0/VOUT7" "8_bit_dac_0/D7" -503.22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3731 -346 0 0 0 0 0 0 0 0
merge "8_bit_dac_0/D7" "m2_5522_78551#"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "m3_7082_24242#" -77.4224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "m3_7082_57398#" -74.9873 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "m3_7082_51258#" -78.0274 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "m3_7082_38978#" -65.0941 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "level_tx_8bit_0/DVSS" "VSSD" -1062.17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -21362 -886 -10000 -680 0 0 0 0 0 0
merge "VSSD" "m2_n2038_79224#"
merge "opamp_0/OUT" "VOUT" -665.696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4815 -304 -46224 -964 0 0 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" "m3_7082_25470#" -78.3338 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "m3_7082_63538#" -71.059 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/VREFL" "VREFL" -3363.26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -700140 -10142 0 0 -3025 -220 0 0 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/2_bit_dac_0[0]/switch_n_3v3_v2_0/VCC" "m3_5037_910#" -573.303 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -124320 -2196 0 0 0 0 0 0
merge "opamp_0/VDD" "li_5769_85181#" -5584.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11826 -470 -181356 -3776 0 0 -484389 -10433 0 0 0 0 0 0
merge "li_5769_85181#" "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "VDDA"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "m3_7082_62310#" -66.6617 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "m3_7082_21786#" -71.7873 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "opamp_0/VIN" "8_bit_dac_0/VOUT" -17904.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6241 -316 -3263699 -83316 0 0 0 0 0 0 0 0
merge "8_bit_dac_0/VOUT" "8_bit_dac_0/switch_n_3v3_1/VOUT"
merge "8_bit_dac_0/switch_n_3v3_1/VOUT" "m1_3143_82073#"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" "m3_7082_5822#" -65.6697 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "level_tx_8bit_0/level_tx_1bit_0[7]/VCC" "level_tx_8bit_0/level_tx_1bit_0[6]/VCC" -759.453 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9409 -388 0 0 0 0 0 0
merge "level_tx_8bit_0/level_tx_1bit_0[6]/VCC" "level_tx_8bit_0/level_tx_1bit_0[5]/VCC"
merge "level_tx_8bit_0/level_tx_1bit_0[5]/VCC" "m3_7019_80714#"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "m3_7082_48802#" -71.2143 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "m3_7082_27926#" -81.2275 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "m3_7082_7050#" -71.5601 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" "m3_7082_54942#" -72.0936 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "m3_7082_14418#" -76.8647 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "m3_7082_46346#" -77.9221 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "m3_7082_41434#" -65.4853 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" "m3_7082_35294#" -65.797 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "m3_7082_26698#" -84.2242 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "m3_7082_67222#" -74.864 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "level_tx_8bit_0/level_tx_1bit_0[7]/DVSS" "level_tx_8bit_0/level_tx_1bit_0[6]/DVSS" -1177.43 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -23440 -872 0 0 0 0 0 0
merge "level_tx_8bit_0/level_tx_1bit_0[6]/DVSS" "level_tx_8bit_0/level_tx_1bit_0[5]/DVSS"
merge "level_tx_8bit_0/level_tx_1bit_0[5]/DVSS" "m3_7016_79215#"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "m3_7082_8278#" -68.5634 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "m3_7082_11962#" -71.6654 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "m3_7082_65994#" -77.8608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "m3_7082_29154#" -77.5164 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/switch_n_3v3_0/VCC" "m3_7082_45118#" -72.0317 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[0]/switch_n_3v3_1/VCC" "m3_7082_20558#" -65.2264 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -278 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "m3_7082_56170#" -77.984 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/D3" "level_tx_8bit_0/VOUT3" -181.324 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4321 -376 0 0 0 0 0 0 0 0
merge "level_tx_8bit_0/VOUT3" "m2_2374_78839#"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/switch_n_3v3_0/VCC" "m3_7082_10734#" -65.7277 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "m3_7082_13190#" -72.9032 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "m3_7082_9506#" -64.8523 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/VREFH" "VREFH" -2981.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -700140 -10142 0 0 -4730 -282 0 0 0 0 0 0 0 0
merge "level_tx_8bit_0/VIN0" "D0" -189.774 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1156 -136 0 0 0 0 0 0 0 0
merge "level_tx_8bit_0/level_tx_1bit_0[0]/VOUT" "8_bit_dac_0/D0" -331.555 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -17252 -964 0 0 0 0 0 0 0 0
merge "8_bit_dac_0/D0" "level_tx_8bit_0/VOUT0"
merge "level_tx_8bit_0/VOUT0" "m2_n1107_78752#"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "m3_7082_3366#" -60.361 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/D1" "level_tx_8bit_0/VOUT1" -560.336 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3441 -332 0 0 0 0 0 0 0 0
merge "level_tx_8bit_0/VOUT1" "m2_52_78919#"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "m3_7082_75818#" -65.3239 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "m3_7082_53714#" -83.2267 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "m3_7082_31610#" -71.7308 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "m3_7082_32838#" -72.9686 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "level_tx_8bit_0/VIN1" "D1" -127.987 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1156 -136 0 0 0 0 0 0 0 0
merge "8_bit_dac_0/switch_n_3v3_1/VCC" "m3_7082_40206#" -59.2152 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "level_tx_8bit_0/VIN2" "D2" -176.777 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1156 -136 0 0 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "m3_7082_68450#" -71.1529 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "m3_7082_19330#" -65.3319 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "m3_7082_72134#" -66.6051 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/D2" "level_tx_8bit_0/VOUT2" -374.898 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3977 -358 0 0 0 0 0 0 0 0
merge "level_tx_8bit_0/VOUT2" "m2_1212_78739#"
merge "level_tx_8bit_0/VIN3" "D3" -271.26 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -62118 -3756 0 0 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "m3_7082_70906#" -65.3673 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "m3_7082_77046#" -62.3272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "level_tx_8bit_0/VIN4" "D4" -292.274 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -103870 -6212 0 0 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/switch_n_3v3_0/VCC" "m3_7082_30382#" -72.5449 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/D4" "level_tx_8bit_0/VOUT4" -186.453 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3441 -332 0 0 0 0 0 0 0 0
merge "level_tx_8bit_0/VOUT4" "m2_3533_78919#"
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "m3_7082_4594#" -64.7583 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "level_tx_8bit_0/VIN5" "D5" -318.414 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -145894 -8684 0 0 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/switch_n_3v3_0/VCC" "m3_7082_69678#" -66.1814 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "m3_7082_47574#" -74.9254 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/D5" "level_tx_8bit_0/VOUT5" -134.69 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3403 -330 0 0 0 0 0 0 0 0
merge "level_tx_8bit_0/VOUT5" "m2_4691_78999#"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/switch_n_3v3_0/VCC" "m3_7082_74590#" -59.4335 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "level_tx_8bit_0/VIN6" "D6" -1305.44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -187714 -15111 0 0 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "m3_7082_34066#" -76.93 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/D6" "level_tx_8bit_0/VOUT6" -100.338 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4223 -370 0 0 0 0 0 0 0 0
merge "level_tx_8bit_0/VOUT6" "m2_5442_78539#"
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "m3_7082_61082#" -65.4239 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "m3_7082_37750#" -68.6906 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "level_tx_8bit_0/VIN7" "D7" -2123.83 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280426 -17057 0 0 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/switch_n_3v3_0/VCC" "m3_7082_18102#" -68.6253 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[0]/3_bit_dac_0[1]/switch_n_3v3_1/VCC" "m3_7082_73362#" -70.5666 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[1]/switch_n_3v3_1/VCC" "m3_7082_59854#" -67.3267 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -278 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/switch_n_3v3_0/VCC" "m3_7082_50030#" -72.0897 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "level_tx_8bit_0/VCCL" "VCCD" -145.029 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10000 -400 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "m3_7082_16874#" -71.622 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[0]/5_bit_dac_0[0]/4_bit_dac_0[0]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "m3_7082_2138#" -59.1232 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[1]/6_bit_dac_0[0]/5_bit_dac_0[1]/4_bit_dac_0[0]/switch_n_3v3_0/VCC" "m3_7082_52486#" -79.2652 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
merge "8_bit_dac_0/7_bit_dac_0[0]/6_bit_dac_0[1]/5_bit_dac_0[1]/4_bit_dac_0[1]/3_bit_dac_0[0]/switch_n_3v3_1/VCC" "m3_7082_36522#" -71.6873 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -280 0 0 0 0 0 0
