{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574711264160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574711264166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 12:47:44 2019 " "Processing started: Mon Nov 25 12:47:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574711264166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711264166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong -c pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711264166 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574711264758 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574711264758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pong.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PONG-RTL " "Found design unit 1: PONG-RTL" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574711274674 ""} { "Info" "ISGN_ENTITY_NAME" "1 PONG " "Found entity 1: PONG" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574711274674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574711274679 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574711274679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274679 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pong " "Elaborating entity \"pong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574711274753 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b1_r pong.vhdl(145) " "Verilog HDL or VHDL warning at pong.vhdl(145): object \"b1_r\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574711274755 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b1_g pong.vhdl(146) " "Verilog HDL or VHDL warning at pong.vhdl(146): object \"b1_g\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574711274755 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b1_b pong.vhdl(147) " "Verilog HDL or VHDL warning at pong.vhdl(147): object \"b1_b\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574711274755 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b2_r pong.vhdl(151) " "Verilog HDL or VHDL warning at pong.vhdl(151): object \"b2_r\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574711274755 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b2_g pong.vhdl(152) " "Verilog HDL or VHDL warning at pong.vhdl(152): object \"b2_g\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574711274755 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b2_b pong.vhdl(153) " "Verilog HDL or VHDL warning at pong.vhdl(153): object \"b2_b\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574711274755 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b3_r pong.vhdl(157) " "Verilog HDL or VHDL warning at pong.vhdl(157): object \"b3_r\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574711274755 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b3_g pong.vhdl(158) " "Verilog HDL or VHDL warning at pong.vhdl(158): object \"b3_g\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574711274755 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b3_b pong.vhdl(159) " "Verilog HDL or VHDL warning at pong.vhdl(159): object \"b3_b\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574711274755 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b4_r pong.vhdl(163) " "Verilog HDL or VHDL warning at pong.vhdl(163): object \"b4_r\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574711274755 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b4_g pong.vhdl(164) " "Verilog HDL or VHDL warning at pong.vhdl(164): object \"b4_g\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574711274755 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b4_b pong.vhdl(165) " "Verilog HDL or VHDL warning at pong.vhdl(165): object \"b4_b\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574711274755 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b5_r pong.vhdl(169) " "Verilog HDL or VHDL warning at pong.vhdl(169): object \"b5_r\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574711274756 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b5_g pong.vhdl(170) " "Verilog HDL or VHDL warning at pong.vhdl(170): object \"b5_g\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574711274756 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b5_b pong.vhdl(171) " "Verilog HDL or VHDL warning at pong.vhdl(171): object \"b5_b\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574711274756 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b6_r pong.vhdl(175) " "Verilog HDL or VHDL warning at pong.vhdl(175): object \"b6_r\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574711274756 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b6_g pong.vhdl(176) " "Verilog HDL or VHDL warning at pong.vhdl(176): object \"b6_g\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574711274756 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b6_b pong.vhdl(177) " "Verilog HDL or VHDL warning at pong.vhdl(177): object \"b6_b\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574711274756 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b7_r pong.vhdl(181) " "Verilog HDL or VHDL warning at pong.vhdl(181): object \"b7_r\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574711274756 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b7_g pong.vhdl(182) " "Verilog HDL or VHDL warning at pong.vhdl(182): object \"b7_g\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574711274756 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b7_b pong.vhdl(183) " "Verilog HDL or VHDL warning at pong.vhdl(183): object \"b7_b\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574711274756 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b8_r pong.vhdl(187) " "Verilog HDL or VHDL warning at pong.vhdl(187): object \"b8_r\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574711274756 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b8_g pong.vhdl(188) " "Verilog HDL or VHDL warning at pong.vhdl(188): object \"b8_g\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574711274756 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b8_b pong.vhdl(189) " "Verilog HDL or VHDL warning at pong.vhdl(189): object \"b8_b\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574711274756 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b9_r pong.vhdl(193) " "Verilog HDL or VHDL warning at pong.vhdl(193): object \"b9_r\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574711274756 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b9_g pong.vhdl(194) " "Verilog HDL or VHDL warning at pong.vhdl(194): object \"b9_g\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574711274756 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b9_b pong.vhdl(195) " "Verilog HDL or VHDL warning at pong.vhdl(195): object \"b9_b\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574711274756 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY pong.vhdl(222) " "VHDL Process Statement warning at pong.vhdl(222): signal \"KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274757 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vga_en pong.vhdl(223) " "VHDL Process Statement warning at pong.vhdl(223): signal \"vga_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274757 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_num pong.vhdl(224) " "VHDL Process Statement warning at pong.vhdl(224): signal \"line_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274757 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_dir pong.vhdl(227) " "VHDL Process Statement warning at pong.vhdl(227): signal \"ball_dir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274757 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref pong.vhdl(229) " "VHDL Process Statement warning at pong.vhdl(229): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274757 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref pong.vhdl(239) " "VHDL Process Statement warning at pong.vhdl(239): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274757 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref pong.vhdl(249) " "VHDL Process Statement warning at pong.vhdl(249): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274757 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref pong.vhdl(259) " "VHDL Process Statement warning at pong.vhdl(259): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274757 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref pong.vhdl(269) " "VHDL Process Statement warning at pong.vhdl(269): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274758 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref pong.vhdl(279) " "VHDL Process Statement warning at pong.vhdl(279): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274758 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref pong.vhdl(289) " "VHDL Process Statement warning at pong.vhdl(289): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274758 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref pong.vhdl(299) " "VHDL Process Statement warning at pong.vhdl(299): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274758 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref pong.vhdl(309) " "VHDL Process Statement warning at pong.vhdl(309): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274758 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref pong.vhdl(319) " "VHDL Process Statement warning at pong.vhdl(319): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274758 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref pong.vhdl(329) " "VHDL Process Statement warning at pong.vhdl(329): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274758 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref pong.vhdl(339) " "VHDL Process Statement warning at pong.vhdl(339): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274758 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref pong.vhdl(349) " "VHDL Process Statement warning at pong.vhdl(349): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274758 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref pong.vhdl(359) " "VHDL Process Statement warning at pong.vhdl(359): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274759 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_pos pong.vhdl(374) " "VHDL Process Statement warning at pong.vhdl(374): signal \"ball_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274759 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_pos pong.vhdl(375) " "VHDL Process Statement warning at pong.vhdl(375): signal \"ball_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274759 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_pos pong.vhdl(376) " "VHDL Process Statement warning at pong.vhdl(376): signal \"ball_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 376 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274759 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_pos pong.vhdl(377) " "VHDL Process Statement warning at pong.vhdl(377): signal \"ball_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274759 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_pos pong.vhdl(378) " "VHDL Process Statement warning at pong.vhdl(378): signal \"ball_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274759 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_pos pong.vhdl(379) " "VHDL Process Statement warning at pong.vhdl(379): signal \"ball_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274759 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_pos pong.vhdl(380) " "VHDL Process Statement warning at pong.vhdl(380): signal \"ball_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 380 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274759 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_pos pong.vhdl(381) " "VHDL Process Statement warning at pong.vhdl(381): signal \"ball_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274760 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_pos pong.vhdl(382) " "VHDL Process Statement warning at pong.vhdl(382): signal \"ball_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274760 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_pos pong.vhdl(383) " "VHDL Process Statement warning at pong.vhdl(383): signal \"ball_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274760 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_pos pong.vhdl(384) " "VHDL Process Statement warning at pong.vhdl(384): signal \"ball_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 384 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274760 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_pos pong.vhdl(385) " "VHDL Process Statement warning at pong.vhdl(385): signal \"ball_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274760 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_pos pong.vhdl(386) " "VHDL Process Statement warning at pong.vhdl(386): signal \"ball_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 386 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274760 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_pos pong.vhdl(387) " "VHDL Process Statement warning at pong.vhdl(387): signal \"ball_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 387 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274760 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_num pong.vhdl(397) " "VHDL Process Statement warning at pong.vhdl(397): signal \"line_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274761 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_num pong.vhdl(399) " "VHDL Process Statement warning at pong.vhdl(399): signal \"line_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 399 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274761 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_num pong.vhdl(401) " "VHDL Process Statement warning at pong.vhdl(401): signal \"line_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274761 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_pos pong.vhdl(418) " "VHDL Process Statement warning at pong.vhdl(418): signal \"ball_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 418 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274761 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_dir pong.vhdl(419) " "VHDL Process Statement warning at pong.vhdl(419): signal \"ball_dir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574711274761 "|pong"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "new_dir pong.vhdl(218) " "VHDL Process Statement warning at pong.vhdl(218): inferring latch(es) for signal or variable \"new_dir\", which holds its previous value in one or more paths through the process" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574711274762 "|pong"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "new_pos pong.vhdl(218) " "VHDL Process Statement warning at pong.vhdl(218): inferring latch(es) for signal or variable \"new_pos\", which holds its previous value in one or more paths through the process" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574711274762 "|pong"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ball_pos pong.vhdl(218) " "VHDL Process Statement warning at pong.vhdl(218): inferring latch(es) for signal or variable \"ball_pos\", which holds its previous value in one or more paths through the process" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574711274762 "|pong"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ball_dir pong.vhdl(218) " "VHDL Process Statement warning at pong.vhdl(218): inferring latch(es) for signal or variable \"ball_dir\", which holds its previous value in one or more paths through the process" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574711274762 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_dir.NNW pong.vhdl(218) " "Inferred latch for \"ball_dir.NNW\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274773 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_dir.NW pong.vhdl(218) " "Inferred latch for \"ball_dir.NW\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274773 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_dir.WNW pong.vhdl(218) " "Inferred latch for \"ball_dir.WNW\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274773 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_dir.W pong.vhdl(218) " "Inferred latch for \"ball_dir.W\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274773 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_dir.WSW pong.vhdl(218) " "Inferred latch for \"ball_dir.WSW\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274773 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_dir.SW pong.vhdl(218) " "Inferred latch for \"ball_dir.SW\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274773 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_dir.SSW pong.vhdl(218) " "Inferred latch for \"ball_dir.SSW\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274773 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_dir.SSE pong.vhdl(218) " "Inferred latch for \"ball_dir.SSE\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274774 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_dir.SE pong.vhdl(218) " "Inferred latch for \"ball_dir.SE\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274774 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_dir.ESE pong.vhdl(218) " "Inferred latch for \"ball_dir.ESE\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274774 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_dir.E pong.vhdl(218) " "Inferred latch for \"ball_dir.E\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274774 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_dir.ENE pong.vhdl(218) " "Inferred latch for \"ball_dir.ENE\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274774 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_dir.NE pong.vhdl(218) " "Inferred latch for \"ball_dir.NE\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274774 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_dir.NNE pong.vhdl(218) " "Inferred latch for \"ball_dir.NNE\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274774 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_dir.NO_DIR pong.vhdl(218) " "Inferred latch for \"ball_dir.NO_DIR\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274774 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.y\[0\] pong.vhdl(218) " "Inferred latch for \"ball_pos.y\[0\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274774 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.y\[1\] pong.vhdl(218) " "Inferred latch for \"ball_pos.y\[1\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274774 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.y\[2\] pong.vhdl(218) " "Inferred latch for \"ball_pos.y\[2\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274774 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.y\[3\] pong.vhdl(218) " "Inferred latch for \"ball_pos.y\[3\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274774 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.y\[4\] pong.vhdl(218) " "Inferred latch for \"ball_pos.y\[4\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274774 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.y\[5\] pong.vhdl(218) " "Inferred latch for \"ball_pos.y\[5\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274774 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.y\[6\] pong.vhdl(218) " "Inferred latch for \"ball_pos.y\[6\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274774 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.y\[7\] pong.vhdl(218) " "Inferred latch for \"ball_pos.y\[7\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274774 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.y\[8\] pong.vhdl(218) " "Inferred latch for \"ball_pos.y\[8\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274774 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.x\[0\] pong.vhdl(218) " "Inferred latch for \"ball_pos.x\[0\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274774 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.x\[1\] pong.vhdl(218) " "Inferred latch for \"ball_pos.x\[1\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274775 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.x\[2\] pong.vhdl(218) " "Inferred latch for \"ball_pos.x\[2\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274775 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.x\[3\] pong.vhdl(218) " "Inferred latch for \"ball_pos.x\[3\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274775 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.x\[4\] pong.vhdl(218) " "Inferred latch for \"ball_pos.x\[4\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274775 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.x\[5\] pong.vhdl(218) " "Inferred latch for \"ball_pos.x\[5\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274775 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.x\[6\] pong.vhdl(218) " "Inferred latch for \"ball_pos.x\[6\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274775 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.x\[7\] pong.vhdl(218) " "Inferred latch for \"ball_pos.x\[7\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274775 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.x\[8\] pong.vhdl(218) " "Inferred latch for \"ball_pos.x\[8\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274775 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.x\[9\] pong.vhdl(218) " "Inferred latch for \"ball_pos.x\[9\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274775 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.y\[0\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.y\[0\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274775 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.y\[1\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.y\[1\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274775 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.y\[2\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.y\[2\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274775 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.y\[3\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.y\[3\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274775 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.y\[4\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.y\[4\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274775 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.y\[5\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.y\[5\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274775 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.y\[6\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.y\[6\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274775 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.y\[7\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.y\[7\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274776 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.y\[8\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.y\[8\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274776 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.x\[0\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.x\[0\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274776 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.x\[1\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.x\[1\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274776 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.x\[2\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.x\[2\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274776 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.x\[3\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.x\[3\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274776 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.x\[4\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.x\[4\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274776 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.x\[5\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.x\[5\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274776 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.x\[6\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.x\[6\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274776 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.x\[7\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.x\[7\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274776 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.x\[8\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.x\[8\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274776 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.x\[9\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.x\[9\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274776 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_dir.NNW pong.vhdl(222) " "Inferred latch for \"ball:new_dir.NNW\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274776 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_dir.NW pong.vhdl(222) " "Inferred latch for \"ball:new_dir.NW\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274777 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_dir.WNW pong.vhdl(222) " "Inferred latch for \"ball:new_dir.WNW\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274777 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_dir.W pong.vhdl(222) " "Inferred latch for \"ball:new_dir.W\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274777 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_dir.WSW pong.vhdl(222) " "Inferred latch for \"ball:new_dir.WSW\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274777 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_dir.SW pong.vhdl(222) " "Inferred latch for \"ball:new_dir.SW\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274777 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_dir.SSW pong.vhdl(222) " "Inferred latch for \"ball:new_dir.SSW\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274777 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_dir.SSE pong.vhdl(222) " "Inferred latch for \"ball:new_dir.SSE\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274777 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_dir.SE pong.vhdl(222) " "Inferred latch for \"ball:new_dir.SE\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274777 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_dir.ESE pong.vhdl(222) " "Inferred latch for \"ball:new_dir.ESE\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274777 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_dir.E pong.vhdl(222) " "Inferred latch for \"ball:new_dir.E\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274777 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_dir.ENE pong.vhdl(222) " "Inferred latch for \"ball:new_dir.ENE\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274777 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_dir.NE pong.vhdl(222) " "Inferred latch for \"ball:new_dir.NE\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274778 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_dir.NNE pong.vhdl(222) " "Inferred latch for \"ball:new_dir.NNE\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274778 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_dir.NO_DIR pong.vhdl(222) " "Inferred latch for \"ball:new_dir.NO_DIR\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274778 "|pong"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "pong.vhdl" "pll_inst" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574711274838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pll.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574711274885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pll.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574711274886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25000 " "Parameter \"clk0_divide_by\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 62937 " "Parameter \"clk0_multiply_by\" = \"62937\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711274886 ""}  } { { "pll.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pll.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574711274886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574711274939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711274939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574711274940 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "pong.vhdl" "Div0" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1278 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574711275550 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1574711275550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1278 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574711275602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711275602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711275602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711275602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711275602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574711275602 ""}  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1278 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574711275602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sco.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sco.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sco " "Found entity 1: lpm_divide_sco" {  } { { "db/lpm_divide_sco.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/lpm_divide_sco.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574711275650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711275650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/abs_divider_1dg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574711275670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711275670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mke " "Found entity 1: alt_u_div_mke" {  } { { "db/alt_u_div_mke.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/alt_u_div_mke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574711275724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711275724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574711275784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711275784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574711275833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711275833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5b9 " "Found entity 1: lpm_abs_5b9" {  } { { "db/lpm_abs_5b9.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/lpm_abs_5b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574711275854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711275854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/lpm_abs_8b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574711275874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711275874 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "31 " "Ignored 31 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "31 " "Ignored 31 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1574711276177 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1574711276177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\ball:new_dir.NW_2773 " "Latch \\ball:new_dir.NW_2773 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA line_num\[8\] " "Ports D and ENA on the latch are fed by the same signal line_num\[8\]" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1216 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574711276184 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574711276184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\ball:new_dir.W_2795 " "Latch \\ball:new_dir.W_2795 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA line_num\[8\] " "Ports D and ENA on the latch are fed by the same signal line_num\[8\]" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1216 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574711276185 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574711276185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\ball:new_dir.SW_2817 " "Latch \\ball:new_dir.SW_2817 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pixel_num\[5\] " "Ports D and ENA on the latch are fed by the same signal pixel_num\[5\]" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1124 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574711276185 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574711276185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\ball:new_dir.E_2872 " "Latch \\ball:new_dir.E_2872 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pixel_num\[5\] " "Ports D and ENA on the latch are fed by the same signal pixel_num\[5\]" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1124 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574711276185 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574711276185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\ball:new_dir.SE_2850 " "Latch \\ball:new_dir.SE_2850 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pixel_num\[5\] " "Ports D and ENA on the latch are fed by the same signal pixel_num\[5\]" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1124 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574711276185 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574711276185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\ball:new_dir.NE_2894 " "Latch \\ball:new_dir.NE_2894 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pixel_num\[5\] " "Ports D and ENA on the latch are fed by the same signal pixel_num\[5\]" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1124 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574711276185 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574711276185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\ball:new_dir.NNE_2905 " "Latch \\ball:new_dir.NNE_2905 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pixel_num\[5\] " "Ports D and ENA on the latch are fed by the same signal pixel_num\[5\]" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1124 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574711276185 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574711276185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\ball:new_dir.NNW_2762 " "Latch \\ball:new_dir.NNW_2762 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA line_num\[8\] " "Ports D and ENA on the latch are fed by the same signal line_num\[8\]" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1216 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574711276185 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574711276185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\ball:new_dir.WNW_2784 " "Latch \\ball:new_dir.WNW_2784 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pixel_num\[5\] " "Ports D and ENA on the latch are fed by the same signal pixel_num\[5\]" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1124 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574711276185 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574711276185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\ball:new_dir.WSW_2806 " "Latch \\ball:new_dir.WSW_2806 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pixel_num\[5\] " "Ports D and ENA on the latch are fed by the same signal pixel_num\[5\]" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1124 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574711276185 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574711276185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\ball:new_dir.SSE_2839 " "Latch \\ball:new_dir.SSE_2839 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pixel_num\[5\] " "Ports D and ENA on the latch are fed by the same signal pixel_num\[5\]" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1124 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574711276185 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574711276185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\ball:new_dir.ESE_2861 " "Latch \\ball:new_dir.ESE_2861 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pixel_num\[5\] " "Ports D and ENA on the latch are fed by the same signal pixel_num\[5\]" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1124 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574711276185 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574711276185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\ball:new_dir.ENE_2883 " "Latch \\ball:new_dir.ENE_2883 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pixel_num\[5\] " "Ports D and ENA on the latch are fed by the same signal pixel_num\[5\]" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1124 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574711276185 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574711276185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\ball:new_dir.SSW_2828 " "Latch \\ball:new_dir.SSW_2828 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pixel_num\[5\] " "Ports D and ENA on the latch are fed by the same signal pixel_num\[5\]" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1124 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574711276185 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574711276185 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574711280204 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574711281212 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574711281212 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574711281359 "|PONG|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574711281359 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1625 " "Implemented 1625 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574711281359 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574711281359 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1607 " "Implemented 1607 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574711281359 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1574711281359 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574711281359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574711281403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 12:48:01 2019 " "Processing ended: Mon Nov 25 12:48:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574711281403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574711281403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574711281403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574711281403 ""}
