<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p255" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_255{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_255{left:827px;bottom:68px;letter-spacing:0.1px;}
#t3_255{left:426px;bottom:1141px;letter-spacing:-0.13px;}
#t4_255{left:70px;bottom:1084px;}
#t5_255{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t6_255{left:70px;bottom:1061px;}
#t7_255{left:96px;bottom:1065px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_255{left:70px;bottom:1040px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_255{left:70px;bottom:1016px;letter-spacing:-0.15px;word-spacing:-0.95px;}
#ta_255{left:70px;bottom:999px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_255{left:70px;bottom:982px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#tc_255{left:70px;bottom:965px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_255{left:70px;bottom:949px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#te_255{left:70px;bottom:924px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tf_255{left:70px;bottom:874px;letter-spacing:-0.09px;}
#tg_255{left:156px;bottom:874px;letter-spacing:-0.11px;}
#th_255{left:70px;bottom:850px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#ti_255{left:70px;bottom:833px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_255{left:70px;bottom:817px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tk_255{left:70px;bottom:800px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tl_255{left:70px;bottom:783px;letter-spacing:-0.15px;word-spacing:-1.19px;}
#tm_255{left:70px;bottom:766px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_255{left:70px;bottom:742px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_255{left:70px;bottom:725px;letter-spacing:-0.15px;word-spacing:-0.97px;}
#tp_255{left:70px;bottom:708px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_255{left:70px;bottom:691px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_255{left:70px;bottom:667px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ts_255{left:70px;bottom:650px;letter-spacing:-0.16px;word-spacing:-0.51px;}
#tt_255{left:70px;bottom:625px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tu_255{left:70px;bottom:609px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tv_255{left:70px;bottom:592px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_255{left:70px;bottom:575px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tx_255{left:70px;bottom:558px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#ty_255{left:70px;bottom:534px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tz_255{left:70px;bottom:517px;letter-spacing:-0.16px;word-spacing:-1.24px;}
#t10_255{left:70px;bottom:500px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t11_255{left:70px;bottom:483px;letter-spacing:-0.14px;}
#t12_255{left:70px;bottom:425px;letter-spacing:0.14px;}
#t13_255{left:152px;bottom:425px;letter-spacing:0.15px;word-spacing:0.01px;}
#t14_255{left:70px;bottom:401px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t15_255{left:70px;bottom:384px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t16_255{left:70px;bottom:367px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t17_255{left:70px;bottom:350px;letter-spacing:-0.14px;}
#t18_255{left:70px;bottom:326px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t19_255{left:70px;bottom:309px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1a_255{left:70px;bottom:292px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1b_255{left:70px;bottom:268px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1c_255{left:70px;bottom:251px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t1d_255{left:70px;bottom:183px;letter-spacing:0.16px;}
#t1e_255{left:151px;bottom:183px;letter-spacing:0.19px;word-spacing:0.03px;}
#t1f_255{left:70px;bottom:158px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#t1g_255{left:70px;bottom:141px;letter-spacing:-0.14px;word-spacing:-0.54px;}

.s1_255{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_255{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_255{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_255{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_255{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_255{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_255{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts255" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg255Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg255" style="-webkit-user-select: none;"><object width="935" height="1210" data="255/255.svg" type="image/svg+xml" id="pdf255" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_255" class="t s1_255">Vol. 1 </span><span id="t2_255" class="t s1_255">10-5 </span>
<span id="t3_255" class="t s2_255">PROGRAMMING WITH INTEL® STREAMING SIMD EXTENSIONS (INTEL® SSE) </span>
<span id="t4_255" class="t s3_255">• </span><span id="t5_255" class="t s4_255">Returns a zero result with the sign of the true result. </span>
<span id="t6_255" class="t s3_255">• </span><span id="t7_255" class="t s4_255">Sets the precision and underflow exception flags. </span>
<span id="t8_255" class="t s4_255">If the underflow exception is not masked, the flush-to-zero bit is ignored. </span>
<span id="t9_255" class="t s4_255">The flush-to-zero mode is not compatible with IEEE Standard 754. The IEEE-mandated masked response to under- </span>
<span id="ta_255" class="t s4_255">flow is to deliver the denormalized result (see Section 4.8.3.2, “Normalized and Denormalized Finite Numbers”). </span>
<span id="tb_255" class="t s4_255">The flush-to-zero mode is provided primarily for performance reasons. At the cost of a slight precision loss, faster </span>
<span id="tc_255" class="t s4_255">execution can be achieved for applications where underflows are common and rounding the underflow result to </span>
<span id="td_255" class="t s4_255">zero can be tolerated. </span>
<span id="te_255" class="t s4_255">The flush-to-zero bit is cleared upon a power-up or reset of the processor, disabling the flush-to-zero mode. </span>
<span id="tf_255" class="t s5_255">10.2.3.4 </span><span id="tg_255" class="t s5_255">Denormals-Are-Zeros </span>
<span id="th_255" class="t s4_255">Bit 6 (DAZ) of the MXCSR register enables the denormals-are-zeros mode, which controls the processor’s response </span>
<span id="ti_255" class="t s4_255">to a SIMD floating-point denormal operand condition. When the denormals-are-zeros flag is set, the processor </span>
<span id="tj_255" class="t s4_255">converts all denormal source operands to a zero with the sign of the original operand before performing any </span>
<span id="tk_255" class="t s4_255">computations on them. The processor does not set the denormal-operand exception flag (DE), regardless of the </span>
<span id="tl_255" class="t s4_255">setting of the denormal-operand exception mask bit (DM); and it does not generate a denormal-operand exception </span>
<span id="tm_255" class="t s4_255">if the exception is unmasked. </span>
<span id="tn_255" class="t s4_255">The denormals-are-zeros mode is not compatible with IEEE Standard 754 (see Section 4.8.3.2, “Normalized and </span>
<span id="to_255" class="t s4_255">Denormalized Finite Numbers”). The denormals-are-zeros mode is provided to improve processor performance for </span>
<span id="tp_255" class="t s4_255">applications such as streaming media processing, where rounding a denormal operand to zero does not appre- </span>
<span id="tq_255" class="t s4_255">ciably affect the quality of the processed data. </span>
<span id="tr_255" class="t s4_255">The denormals-are-zeros flag is cleared upon a power-up or reset of the processor, disabling the denormals-are- </span>
<span id="ts_255" class="t s4_255">zeros mode. </span>
<span id="tt_255" class="t s4_255">The denormals-are-zeros mode was introduced in the Pentium 4 and Intel Xeon processor with the SSE2 exten- </span>
<span id="tu_255" class="t s4_255">sions; however, it is fully compatible with the SSE SIMD floating-point instructions (that is, the denormals-are- </span>
<span id="tv_255" class="t s4_255">zeros flag affects the operation of the SSE SIMD floating-point instructions). In earlier IA-32 processors and in </span>
<span id="tw_255" class="t s4_255">some models of the Pentium 4 processor, this flag (bit 6) is reserved. See Section 11.6.3, “Checking for the DAZ </span>
<span id="tx_255" class="t s4_255">Flag in the MXCSR Register,” for instructions for detecting the availability of this feature. </span>
<span id="ty_255" class="t s4_255">Attempting to set bit 6 of the MXCSR register on processors that do not support the DAZ flag will cause a general- </span>
<span id="tz_255" class="t s4_255">protection exception (#GP). See Section 11.6.6, “Guidelines for Writing to the MXCSR Register,” for instructions for </span>
<span id="t10_255" class="t s4_255">preventing such general-protection exceptions by using the MXCSR_MASK value returned by the FXSAVE instruc- </span>
<span id="t11_255" class="t s4_255">tion. </span>
<span id="t12_255" class="t s6_255">10.2.4 </span><span id="t13_255" class="t s6_255">Compatibility of Intel® SSE with Intel® SSE2 and SSE3, MMX, and the x87 FPU </span>
<span id="t14_255" class="t s4_255">The state (XMM registers and MXCSR register) introduced into the IA-32 execution environment with Intel SSE is </span>
<span id="t15_255" class="t s4_255">shared with Intel SSE2 and SSE3. Intel SSE, SSE2, and SSE3 instructions are fully compatible; they can be </span>
<span id="t16_255" class="t s4_255">executed together in the same instruction stream with no need to save state when switching between instruction </span>
<span id="t17_255" class="t s4_255">sets. </span>
<span id="t18_255" class="t s4_255">XMM registers are independent of the x87 FPU and MMX registers, so Intel SSE, SSE2, and SSE3 operations </span>
<span id="t19_255" class="t s4_255">performed on the XMM registers can be performed in parallel with operations on the x87 FPU and MMX registers; </span>
<span id="t1a_255" class="t s4_255">see Section 11.6.7, “Interaction of Intel® SSE and SSE2 Instructions with x87 FPU and MMX Instructions.” </span>
<span id="t1b_255" class="t s4_255">The FXSAVE and FXRSTOR instructions save and restore the SSE/SSE2/SSE3 states along with the x87 FPU and </span>
<span id="t1c_255" class="t s4_255">MMX state. </span>
<span id="t1d_255" class="t s7_255">10.3 </span><span id="t1e_255" class="t s7_255">INTEL® SSE DATA TYPES </span>
<span id="t1f_255" class="t s4_255">Intel SSE introduced one data type, the 128-bit packed single precision floating-point data type, to the IA-32 archi- </span>
<span id="t1g_255" class="t s4_255">tecture (see Figure 10-4). This data type consists of four IEEE 32-bit single precision floating-point values packed </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
