{"config":{"output_file":null,"full_docs":false,"pub_only":true,"reachable_only":true,"distro_crate":false,"signatures":false,"borrow_data":false},"prelude":{"crate_id":{"name":"x86_64","disambiguator":[867660135913777419,4302102556595048904]},"crate_root":"/home/argos/ethernet/Theseus/libs/x86_64/src","external_crates":[{"file_name":"/home/argos/ethernet/Theseus/libs/x86_64/src/lib.rs","num":1,"id":{"name":"core","disambiguator":[714512203731086191,2869256915080255377]}},{"file_name":"/home/argos/ethernet/Theseus/libs/x86_64/src/lib.rs","num":2,"id":{"name":"compiler_builtins","disambiguator":[9464329963319564510,7501656092555883702]}},{"file_name":"/home/argos/ethernet/Theseus/libs/x86_64/src/lib.rs","num":3,"id":{"name":"bit_field","disambiguator":[5990267761296478981,11010043664497799908]}},{"file_name":"/home/argos/ethernet/Theseus/libs/x86_64/src/lib.rs","num":4,"id":{"name":"irq_safety","disambiguator":[10351016404349398257,4048515008672525067]}},{"file_name":"/home/argos/ethernet/Theseus/libs/x86_64/src/lib.rs","num":5,"id":{"name":"spin","disambiguator":[18005700080581144299,3686255594803522188]}}],"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,108,105,98,46,114,115],"byte_start":0,"byte_end":2590,"line_start":1,"line_end":73,"column_start":1,"column_end":2}},"imports":[{"kind":"Use","ref_id":{"krate":0,"index":3610},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,108,105,98,46,114,115],"byte_start":349,"byte_end":363,"line_start":16,"line_end":16,"column_start":19,"column_end":33},"name":"VirtualAddress","value":"","parent":{"krate":0,"index":0}},{"kind":"Use","ref_id":{"krate":0,"index":3576},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,108,105,98,46,114,115],"byte_start":365,"byte_end":380,"line_start":16,"line_end":16,"column_start":35,"column_end":50},"name":"PhysicalAddress","value":"","parent":{"krate":0,"index":0}},{"kind":"Use","ref_id":{"krate":0,"index":114},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":26857,"byte_end":26862,"line_start":5,"line_end":5,"column_start":24,"column_end":29},"name":"rdmsr","value":"","parent":{"krate":0,"index":148}},{"kind":"Use","ref_id":{"krate":0,"index":112},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":26864,"byte_end":26869,"line_start":5,"line_end":5,"column_start":31,"column_end":36},"name":"wrmsr","value":"","parent":{"krate":0,"index":148}}],"defs":[{"kind":"Mod","id":{"krate":0,"index":0},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,108,105,98,46,114,115],"byte_start":0,"byte_end":2590,"line_start":1,"line_end":73,"column_start":1,"column_end":2},"name":"","qualname":"::","value":"/home/argos/ethernet/Theseus/libs/x86_64/src/lib.rs","parent":null,"children":[{"krate":0,"index":2},{"krate":0,"index":4},{"krate":0,"index":6},{"krate":0,"index":8},{"krate":0,"index":14},{"krate":0,"index":16},{"krate":0,"index":18},{"krate":0,"index":22},{"krate":0,"index":116},{"krate":0,"index":2260},{"krate":0,"index":2396},{"krate":0,"index":3644},{"krate":0,"index":3660},{"krate":0,"index":3658},{"krate":0,"index":3654},{"krate":0,"index":3650},{"krate":0,"index":3646},{"krate":0,"index":2448}],"decl_id":null,"docs":" This crate provides x86_64 specific functions and data structures,\n and access to various system registers.\n","sig":null,"attributes":[{"value":"cfg(target_arch = \"x86_64\")","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,108,105,98,46,114,115],"byte_start":116,"byte_end":145,"line_start":4,"line_end":4,"column_start":1,"column_end":30}},{"value":"warn(missing_docs)","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,108,105,98,46,114,115],"byte_start":147,"byte_end":169,"line_start":6,"line_end":6,"column_start":1,"column_end":23}},{"value":"feature(const_fn)","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,108,105,98,46,114,115],"byte_start":171,"byte_end":192,"line_start":8,"line_end":8,"column_start":1,"column_end":22}},{"value":"feature(asm)","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,108,105,98,46,114,115],"byte_start":193,"byte_end":209,"line_start":9,"line_end":9,"column_start":1,"column_end":17}},{"value":"feature(abi_x86_interrupt)","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,108,105,98,46,114,115],"byte_start":244,"byte_end":274,"line_start":11,"line_end":11,"column_start":1,"column_end":31}},{"value":"no_std","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,108,105,98,46,114,115],"byte_start":319,"byte_end":329,"line_start":14,"line_end":14,"column_start":1,"column_end":11}}]},{"kind":"Mod","id":{"krate":0,"index":22},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,109,111,100,46,114,115],"byte_start":0,"byte_end":0,"line_start":1,"line_end":1,"column_start":1,"column_end":1},"name":"instructions","qualname":"::instructions","value":"/home/argos/ethernet/Theseus/libs/x86_64/src/instructions/mod.rs","parent":null,"children":[{"krate":0,"index":24},{"krate":0,"index":50},{"krate":0,"index":60},{"krate":0,"index":72},{"krate":0,"index":86},{"krate":0,"index":106},{"krate":0,"index":108},{"krate":0,"index":110},{"krate":0,"index":112},{"krate":0,"index":114}],"decl_id":null,"docs":" Low level functions for special x86 instructions.\n","sig":null,"attributes":[]},{"kind":"Mod","id":{"krate":0,"index":24},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,112,111,114,116,46,114,115],"byte_start":0,"byte_end":0,"line_start":1,"line_end":1,"column_start":1,"column_end":1},"name":"port","qualname":"::instructions::port","value":"/home/argos/ethernet/Theseus/libs/x86_64/src/instructions/port.rs","parent":null,"children":[{"krate":0,"index":26},{"krate":0,"index":28},{"krate":0,"index":30},{"krate":0,"index":32},{"krate":0,"index":34},{"krate":0,"index":36},{"krate":0,"index":38},{"krate":0,"index":40},{"krate":0,"index":42},{"krate":0,"index":44},{"krate":0,"index":46},{"krate":0,"index":48}],"decl_id":null,"docs":" I/O port functionality.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":26},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,112,111,114,116,46,114,115],"byte_start":15597,"byte_end":15601,"line_start":4,"line_end":4,"column_start":15,"column_end":19},"name":"outb","qualname":"::instructions::port::outb","value":"fn (port: u16, val: u8) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Write 8 bits to I/O port.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":28},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,112,111,114,116,46,114,115],"byte_start":15728,"byte_end":15731,"line_start":9,"line_end":9,"column_start":15,"column_end":18},"name":"inb","qualname":"::instructions::port::inb","value":"fn (port: u16) -> u8","parent":null,"children":[],"decl_id":null,"docs":" Read 8 bits from I/O port.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":30},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,112,111,114,116,46,114,115],"byte_start":15894,"byte_end":15898,"line_start":16,"line_end":16,"column_start":15,"column_end":19},"name":"outw","qualname":"::instructions::port::outw","value":"fn (port: u16, val: u16) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Write 16 bits to I/O port.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":32},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,112,111,114,116,46,114,115],"byte_start":16027,"byte_end":16030,"line_start":21,"line_end":21,"column_start":15,"column_end":18},"name":"inw","qualname":"::instructions::port::inw","value":"fn (port: u16) -> u16","parent":null,"children":[],"decl_id":null,"docs":" Read 16 bits from I/O port.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":34},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,112,111,114,116,46,114,115],"byte_start":16195,"byte_end":16199,"line_start":28,"line_end":28,"column_start":15,"column_end":19},"name":"outl","qualname":"::instructions::port::outl","value":"fn (port: u16, val: u32) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Write 32 bits to I/O port.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":36},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,112,111,114,116,46,114,115],"byte_start":16329,"byte_end":16332,"line_start":33,"line_end":33,"column_start":15,"column_end":18},"name":"inl","qualname":"::instructions::port::inl","value":"fn (port: u16) -> u32","parent":null,"children":[],"decl_id":null,"docs":" Read 32 bits from I/O port.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":38},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,112,111,114,116,46,114,115],"byte_start":16502,"byte_end":16507,"line_start":40,"line_end":40,"column_start":15,"column_end":20},"name":"outsb","qualname":"::instructions::port::outsb","value":"fn (port: u16, buf: &[u8]) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Write 8-bit array to I/O port.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":40},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,112,111,114,116,46,114,115],"byte_start":16711,"byte_end":16715,"line_start":47,"line_end":47,"column_start":15,"column_end":19},"name":"insb","qualname":"::instructions::port::insb","value":"fn (port: u16, buf: &mut [u8]) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Read 8-bit array from I/O port.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":42},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,112,111,114,116,46,114,115],"byte_start":16935,"byte_end":16940,"line_start":54,"line_end":54,"column_start":15,"column_end":20},"name":"outsw","qualname":"::instructions::port::outsw","value":"fn (port: u16, buf: &[u16]) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Write 16-bit array to I/O port.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":44},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,112,111,114,116,46,114,115],"byte_start":17146,"byte_end":17150,"line_start":61,"line_end":61,"column_start":15,"column_end":19},"name":"insw","qualname":"::instructions::port::insw","value":"fn (port: u16, buf: &mut [u16]) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Read 16-bit array from I/O port.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":46},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,112,111,114,116,46,114,115],"byte_start":17371,"byte_end":17376,"line_start":68,"line_end":68,"column_start":15,"column_end":20},"name":"outsl","qualname":"::instructions::port::outsl","value":"fn (port: u16, buf: &[u32]) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Write 32-bit array to I/O port.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":48},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,112,111,114,116,46,114,115],"byte_start":17582,"byte_end":17586,"line_start":75,"line_end":75,"column_start":15,"column_end":19},"name":"insl","qualname":"::instructions::port::insl","value":"fn (port: u16, buf: &mut [u32]) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Read 32-bit array from I/O port.\n","sig":null,"attributes":[]},{"kind":"Mod","id":{"krate":0,"index":50},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,105,110,116,101,114,114,117,112,116,115,46,114,115],"byte_start":0,"byte_end":0,"line_start":1,"line_end":1,"column_start":1,"column_end":1},"name":"interrupts","qualname":"::instructions::interrupts","value":"/home/argos/ethernet/Theseus/libs/x86_64/src/instructions/interrupts.rs","parent":null,"children":[{"krate":0,"index":52},{"krate":0,"index":54},{"krate":0,"index":56},{"krate":0,"index":58}],"decl_id":null,"docs":" Enable and disable hardware interrupts.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":52},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,105,110,116,101,114,114,117,112,116,115,46,114,115],"byte_start":17876,"byte_end":17882,"line_start":4,"line_end":4,"column_start":15,"column_end":21},"name":"enable","qualname":"::instructions::interrupts::enable","value":"fn () -> ()","parent":null,"children":[],"decl_id":null,"docs":" Enable hardware interrupts using the `sti` instruction.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":54},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,105,110,116,101,114,114,117,112,116,115,46,114,115],"byte_start":17982,"byte_end":17989,"line_start":9,"line_end":9,"column_start":15,"column_end":22},"name":"disable","qualname":"::instructions::interrupts::disable","value":"fn () -> ()","parent":null,"children":[],"decl_id":null,"docs":" Disable hardware interrupts using the `cli` instruction.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":58},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,105,110,116,101,114,114,117,112,116,115,46,114,115],"byte_start":18318,"byte_end":18322,"line_start":25,"line_end":25,"column_start":8,"column_end":12},"name":"int3","qualname":"::instructions::interrupts::int3","value":"fn () -> ()","parent":null,"children":[],"decl_id":null,"docs":" Cause a breakpoint exception by invoking the `int3` instruction.\n","sig":null,"attributes":[]},{"kind":"Mod","id":{"krate":0,"index":60},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,116,97,98,108,101,115,46,114,115],"byte_start":0,"byte_end":0,"line_start":1,"line_end":1,"column_start":1,"column_end":1},"name":"tables","qualname":"::instructions::tables","value":"/home/argos/ethernet/Theseus/libs/x86_64/src/instructions/tables.rs","parent":null,"children":[{"krate":0,"index":62},{"krate":0,"index":2452},{"krate":0,"index":2454},{"krate":0,"index":64},{"krate":0,"index":66},{"krate":0,"index":68},{"krate":0,"index":70}],"decl_id":null,"docs":" Instructions for loading descriptor tables (GDT, IDT, etc.).\n","sig":null,"attributes":[]},{"kind":"Struct","id":{"krate":0,"index":2452},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,116,97,98,108,101,115,46,114,115],"byte_start":18657,"byte_end":18679,"line_start":9,"line_end":9,"column_start":12,"column_end":34},"name":"DescriptorTablePointer","qualname":"::instructions::tables::DescriptorTablePointer","value":"DescriptorTablePointer { limit, base }","parent":null,"children":[{"krate":0,"index":105},{"krate":0,"index":107}],"decl_id":null,"docs":" A struct describing a pointer to a descriptor table (GDT / IDT).\n This is in a format suitable for giving to 'lgdt' or 'lidt'.\n","sig":null,"attributes":[{"value":"repr(C, packed)","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,116,97,98,108,101,115,46,114,115],"byte_start":18627,"byte_end":18645,"line_start":8,"line_end":8,"column_start":1,"column_end":19}}]},{"kind":"Field","id":{"krate":0,"index":105},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,116,97,98,108,101,115,46,114,115],"byte_start":18714,"byte_end":18719,"line_start":11,"line_end":11,"column_start":9,"column_end":14},"name":"limit","qualname":"::instructions::tables::DescriptorTablePointer::limit","value":"u16","parent":{"krate":0,"index":2452},"children":[],"decl_id":null,"docs":" Size of the DT.\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":107},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,116,97,98,108,101,115,46,114,115],"byte_start":18790,"byte_end":18794,"line_start":13,"line_end":13,"column_start":9,"column_end":13},"name":"base","qualname":"::instructions::tables::DescriptorTablePointer::base","value":"u64","parent":{"krate":0,"index":2452},"children":[],"decl_id":null,"docs":" Pointer to the memory region containing the DT.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":64},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,116,97,98,108,101,115,46,114,115],"byte_start":18838,"byte_end":18842,"line_start":17,"line_end":17,"column_start":15,"column_end":19},"name":"lgdt","qualname":"::instructions::tables::lgdt","value":"fn (gdt: &DescriptorTablePointer) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Load GDT table.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":66},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,116,97,98,108,101,115,46,114,115],"byte_start":18959,"byte_end":18963,"line_start":22,"line_end":22,"column_start":15,"column_end":19},"name":"lldt","qualname":"::instructions::tables::lldt","value":"fn (ldt: &DescriptorTablePointer) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Load LDT table.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":68},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,116,97,98,108,101,115,46,114,115],"byte_start":19080,"byte_end":19084,"line_start":27,"line_end":27,"column_start":15,"column_end":19},"name":"lidt","qualname":"::instructions::tables::lidt","value":"fn (idt: &DescriptorTablePointer) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Load IDT table.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":70},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,116,97,98,108,101,115,46,114,115],"byte_start":19243,"byte_end":19251,"line_start":32,"line_end":32,"column_start":15,"column_end":23},"name":"load_tss","qualname":"::instructions::tables::load_tss","value":"fn (sel: SegmentSelector) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Load the task state register using the `ltr` instruction.\n","sig":null,"attributes":[]},{"kind":"Mod","id":{"krate":0,"index":72},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,116,108,98,46,114,115],"byte_start":0,"byte_end":0,"line_start":1,"line_end":1,"column_start":1,"column_end":1},"name":"tlb","qualname":"::instructions::tlb","value":"/home/argos/ethernet/Theseus/libs/x86_64/src/instructions/tlb.rs","parent":null,"children":[{"krate":0,"index":74},{"krate":0,"index":76},{"krate":0,"index":78}],"decl_id":null,"docs":" Functions to flush the translation lookaside buffer (TLB).\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":76},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,116,108,98,46,114,115],"byte_start":19482,"byte_end":19487,"line_start":6,"line_end":6,"column_start":8,"column_end":13},"name":"flush","qualname":"::instructions::tlb::flush","value":"fn (addr: VirtualAddress) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Invalidate the given address in the TLB using the `invlpg` instruction.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":78},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,116,108,98,46,114,115],"byte_start":19650,"byte_end":19659,"line_start":11,"line_end":11,"column_start":8,"column_end":17},"name":"flush_all","qualname":"::instructions::tlb::flush_all","value":"fn () -> ()","parent":null,"children":[],"decl_id":null,"docs":" Invalidate the TLB completely by reloading the CR3 register.\n","sig":null,"attributes":[]},{"kind":"Mod","id":{"krate":0,"index":86},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,115,101,103,109,101,110,116,97,116,105,111,110,46,114,115],"byte_start":0,"byte_end":0,"line_start":1,"line_end":1,"column_start":1,"column_end":1},"name":"segmentation","qualname":"::instructions::segmentation","value":"/home/argos/ethernet/Theseus/libs/x86_64/src/instructions/segmentation.rs","parent":null,"children":[{"krate":0,"index":88},{"krate":0,"index":90},{"krate":0,"index":94},{"krate":0,"index":96},{"krate":0,"index":98},{"krate":0,"index":100},{"krate":0,"index":102},{"krate":0,"index":104}],"decl_id":null,"docs":" Provides functions to read and write segment registers.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":90},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,115,101,103,109,101,110,116,97,116,105,111,110,46,114,115],"byte_start":20092,"byte_end":20098,"line_start":10,"line_end":10,"column_start":15,"column_end":21},"name":"set_cs","qualname":"::instructions::segmentation::set_cs","value":"fn (sel: SegmentSelector) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Reload code segment register.\n Note this is special since we can not directly move\n to %cs. Instead we push the new segment selector\n and return value on the stack and use lretq\n to reload cs and continue at 1:.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":94},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,115,101,103,109,101,110,116,97,116,105,111,110,46,114,115],"byte_start":20720,"byte_end":20727,"line_start":35,"line_end":35,"column_start":15,"column_end":22},"name":"load_ss","qualname":"::instructions::segmentation::load_ss","value":"fn (sel: SegmentSelector) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Reload stack segment register.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":96},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,115,101,103,109,101,110,116,97,116,105,111,110,46,114,115],"byte_start":20856,"byte_end":20863,"line_start":40,"line_end":40,"column_start":15,"column_end":22},"name":"load_ds","qualname":"::instructions::segmentation::load_ds","value":"fn (sel: SegmentSelector) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Reload data segment register.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":98},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,115,101,103,109,101,110,116,97,116,105,111,110,46,114,115],"byte_start":20990,"byte_end":20997,"line_start":45,"line_end":45,"column_start":15,"column_end":22},"name":"load_es","qualname":"::instructions::segmentation::load_es","value":"fn (sel: SegmentSelector) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Reload es segment register.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":100},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,115,101,103,109,101,110,116,97,116,105,111,110,46,114,115],"byte_start":21124,"byte_end":21131,"line_start":50,"line_end":50,"column_start":15,"column_end":22},"name":"load_fs","qualname":"::instructions::segmentation::load_fs","value":"fn (sel: SegmentSelector) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Reload fs segment register.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":102},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,115,101,103,109,101,110,116,97,116,105,111,110,46,114,115],"byte_start":21258,"byte_end":21265,"line_start":55,"line_end":55,"column_start":15,"column_end":22},"name":"load_gs","qualname":"::instructions::segmentation::load_gs","value":"fn (sel: SegmentSelector) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Reload gs segment register.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":104},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,115,101,103,109,101,110,116,97,116,105,111,110,46,114,115],"byte_start":21413,"byte_end":21415,"line_start":60,"line_end":60,"column_start":8,"column_end":10},"name":"cs","qualname":"::instructions::segmentation::cs","value":"fn () -> SegmentSelector","parent":null,"children":[],"decl_id":null,"docs":" Returns the current value of the code segment register.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":106},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,109,111,100,46,114,115],"byte_start":13622,"byte_end":13626,"line_start":11,"line_end":11,"column_start":15,"column_end":19},"name":"halt","qualname":"::instructions::halt","value":"fn () -> ()","parent":null,"children":[],"decl_id":null,"docs":" Halts the CPU by executing the `hlt` instruction.\n","sig":null,"attributes":[{"value":"inline(always)","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,109,111,100,46,114,115],"byte_start":13590,"byte_end":13607,"line_start":10,"line_end":10,"column_start":1,"column_end":18}}]},{"kind":"Function","id":{"krate":0,"index":108},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,109,111,100,46,114,115],"byte_start":14232,"byte_end":14237,"line_start":26,"line_end":26,"column_start":8,"column_end":13},"name":"rdtsc","qualname":"::instructions::rdtsc","value":"fn () -> u64","parent":null,"children":[],"decl_id":null,"docs":" Read time stamp counters\n Read the time stamp counter using the `RDTSC` instruction.","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":110},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,109,111,100,46,114,115],"byte_start":14809,"byte_end":14815,"line_start":44,"line_end":44,"column_start":8,"column_end":14},"name":"rdtscp","qualname":"::instructions::rdtscp","value":"fn () -> u64","parent":null,"children":[],"decl_id":null,"docs":" Read the time stamp counter using the `RDTSCP` instruction.","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":112},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,109,111,100,46,114,115],"byte_start":15078,"byte_end":15083,"line_start":56,"line_end":56,"column_start":15,"column_end":20},"name":"wrmsr","qualname":"::instructions::wrmsr","value":"fn (msr: u32, value: u64) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Write 64 bits to msr register.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":114},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,109,111,100,46,114,115],"byte_start":15306,"byte_end":15311,"line_start":63,"line_end":63,"column_start":8,"column_end":13},"name":"rdmsr","qualname":"::instructions::rdmsr","value":"fn (msr: u32) -> u64","parent":null,"children":[],"decl_id":null,"docs":" Read 64 bits msr register.\n","sig":null,"attributes":[]},{"kind":"Mod","id":{"krate":0,"index":116},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,111,100,46,114,115],"byte_start":0,"byte_end":0,"line_start":1,"line_end":1,"column_start":1,"column_end":1},"name":"registers","qualname":"::registers","value":"/home/argos/ethernet/Theseus/libs/x86_64/src/registers/mod.rs","parent":null,"children":[{"krate":0,"index":118},{"krate":0,"index":142},{"krate":0,"index":148}],"decl_id":null,"docs":" Access to various system and model specific registers.\n","sig":null,"attributes":[]},{"kind":"Mod","id":{"krate":0,"index":118},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,99,111,110,116,114,111,108,95,114,101,103,115,46,114,115],"byte_start":0,"byte_end":0,"line_start":1,"line_end":1,"column_start":1,"column_end":1},"name":"control_regs","qualname":"::registers::control_regs","value":"/home/argos/ethernet/Theseus/libs/x86_64/src/registers/control_regs.rs","parent":null,"children":[{"krate":0,"index":120},{"krate":0,"index":2458},{"krate":0,"index":2494},{"krate":0,"index":2488},{"krate":0,"index":2484},{"krate":0,"index":2480},{"krate":0,"index":2468},{"krate":0,"index":2464},{"krate":0,"index":2460},{"krate":0,"index":2496},{"krate":0,"index":2550},{"krate":0,"index":2648},{"krate":0,"index":2654},{"krate":0,"index":2658},{"krate":0,"index":2664},{"krate":0,"index":2668},{"krate":0,"index":2674},{"krate":0,"index":2678},{"krate":0,"index":2684},{"krate":0,"index":2688},{"krate":0,"index":2694},{"krate":0,"index":2698},{"krate":0,"index":2702},{"krate":0,"index":2738},{"krate":0,"index":2732},{"krate":0,"index":2728},{"krate":0,"index":2724},{"krate":0,"index":2712},{"krate":0,"index":2708},{"krate":0,"index":2704},{"krate":0,"index":2740},{"krate":0,"index":2818},{"krate":0,"index":2952},{"krate":0,"index":2958},{"krate":0,"index":2962},{"krate":0,"index":2968},{"krate":0,"index":2972},{"krate":0,"index":2978},{"krate":0,"index":2982},{"krate":0,"index":2988},{"krate":0,"index":2992},{"krate":0,"index":2998},{"krate":0,"index":3002},{"krate":0,"index":126},{"krate":0,"index":128},{"krate":0,"index":130},{"krate":0,"index":132},{"krate":0,"index":134},{"krate":0,"index":136},{"krate":0,"index":138},{"krate":0,"index":140}],"decl_id":null,"docs":" Functions to read and write control registers.\n See AMD64 Vol. 2 Section 3.1.1\n","sig":null,"attributes":[{"value":"allow(missing_docs)","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,99,111,110,116,114,111,108,95,114,101,103,115,46,114,115],"byte_start":21745,"byte_end":21768,"line_start":4,"line_end":4,"column_start":1,"column_end":24}}]},{"kind":"Function","id":{"krate":0,"index":126},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,99,111,110,116,114,111,108,95,114,101,103,115,46,114,115],"byte_start":23219,"byte_end":23222,"line_start":50,"line_end":50,"column_start":8,"column_end":11},"name":"cr0","qualname":"::registers::control_regs::cr0","value":"fn () -> Cr0","parent":null,"children":[],"decl_id":null,"docs":" Read CR0\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":128},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,99,111,110,116,114,111,108,95,114,101,103,115,46,114,115],"byte_start":23486,"byte_end":23495,"line_start":60,"line_end":60,"column_start":15,"column_end":24},"name":"cr0_write","qualname":"::registers::control_regs::cr0_write","value":"fn (val: Cr0) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Write CR0.","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":130},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,99,111,110,116,114,111,108,95,114,101,103,115,46,114,115],"byte_start":23715,"byte_end":23725,"line_start":68,"line_end":68,"column_start":15,"column_end":25},"name":"cr0_update","qualname":"::registers::control_regs::cr0_update","value":"fn <F> (f: F) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Update CR0.","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":132},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,99,111,110,116,114,111,108,95,114,101,103,115,46,114,115],"byte_start":23886,"byte_end":23889,"line_start":77,"line_end":77,"column_start":8,"column_end":11},"name":"cr2","qualname":"::registers::control_regs::cr2","value":"fn () -> VirtualAddress","parent":null,"children":[],"decl_id":null,"docs":" Contains page-fault virtual address.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":134},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,99,111,110,116,114,111,108,95,114,101,103,115,46,114,115],"byte_start":24054,"byte_end":24057,"line_start":84,"line_end":84,"column_start":8,"column_end":11},"name":"cr3","qualname":"::registers::control_regs::cr3","value":"fn () -> PhysicalAddress","parent":null,"children":[],"decl_id":null,"docs":" Contains page-table root pointer.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":136},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,99,111,110,116,114,111,108,95,114,101,103,115,46,114,115],"byte_start":24393,"byte_end":24402,"line_start":95,"line_end":95,"column_start":15,"column_end":24},"name":"cr3_write","qualname":"::registers::control_regs::cr3_write","value":"fn (val: PhysicalAddress) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Switch page-table PML4 pointer (level 4 page table).","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":138},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,99,111,110,116,114,111,108,95,114,101,103,115,46,114,115],"byte_start":24557,"byte_end":24560,"line_start":100,"line_end":100,"column_start":8,"column_end":11},"name":"cr4","qualname":"::registers::control_regs::cr4","value":"fn () -> Cr4","parent":null,"children":[],"decl_id":null,"docs":" Contains various flags to control operations in protected mode.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":140},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,99,111,110,116,114,111,108,95,114,101,103,115,46,114,115],"byte_start":24798,"byte_end":24807,"line_start":110,"line_end":110,"column_start":15,"column_end":24},"name":"cr4_write","qualname":"::registers::control_regs::cr4_write","value":"fn (val: Cr4) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Write cr4.","sig":null,"attributes":[]},{"kind":"Mod","id":{"krate":0,"index":142},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,102,108,97,103,115,46,114,115],"byte_start":0,"byte_end":0,"line_start":1,"line_end":1,"column_start":1,"column_end":1},"name":"flags","qualname":"::registers::flags","value":"/home/argos/ethernet/Theseus/libs/x86_64/src/registers/flags.rs","parent":null,"children":[{"krate":0,"index":3006},{"krate":0,"index":3042},{"krate":0,"index":3036},{"krate":0,"index":3032},{"krate":0,"index":3028},{"krate":0,"index":3016},{"krate":0,"index":3012},{"krate":0,"index":3008},{"krate":0,"index":3044},{"krate":0,"index":3138},{"krate":0,"index":3296},{"krate":0,"index":3302},{"krate":0,"index":3306},{"krate":0,"index":3312},{"krate":0,"index":3316},{"krate":0,"index":3322},{"krate":0,"index":3326},{"krate":0,"index":3332},{"krate":0,"index":3336},{"krate":0,"index":3342},{"krate":0,"index":3346},{"krate":0,"index":144},{"krate":0,"index":146}],"decl_id":null,"docs":" Processor state stored in the FLAGS, EFLAGS, or RFLAGS register.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":144},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,102,108,97,103,115,46,114,115],"byte_start":26473,"byte_end":26478,"line_start":53,"line_end":53,"column_start":8,"column_end":13},"name":"flags","qualname":"::registers::flags::flags","value":"fn () -> Flags","parent":null,"children":[],"decl_id":null,"docs":" Returns the current value of the RFLAGS register.\n","sig":null,"attributes":[]},{"kind":"Function","id":{"krate":0,"index":146},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,102,108,97,103,115,46,114,115],"byte_start":26647,"byte_end":26656,"line_start":60,"line_end":60,"column_start":8,"column_end":17},"name":"set_flags","qualname":"::registers::flags::set_flags","value":"fn (val: Flags) -> ()","parent":null,"children":[],"decl_id":null,"docs":" Writes the RFLAGS register.\n","sig":null,"attributes":[]},{"kind":"Mod","id":{"krate":0,"index":148},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":0,"byte_end":0,"line_start":1,"line_end":1,"column_start":1,"column_end":1},"name":"msr","qualname":"::registers::msr","value":"/home/argos/ethernet/Theseus/libs/x86_64/src/registers/msr.rs","parent":null,"children":[{"krate":0,"index":150},{"krate":0,"index":156},{"krate":0,"index":158},{"krate":0,"index":160},{"krate":0,"index":162},{"krate":0,"index":164},{"krate":0,"index":166},{"krate":0,"index":168},{"krate":0,"index":170},{"krate":0,"index":172},{"krate":0,"index":174},{"krate":0,"index":176},{"krate":0,"index":178},{"krate":0,"index":180},{"krate":0,"index":182},{"krate":0,"index":184},{"krate":0,"index":186},{"krate":0,"index":188},{"krate":0,"index":190},{"krate":0,"index":192},{"krate":0,"index":194},{"krate":0,"index":196},{"krate":0,"index":198},{"krate":0,"index":200},{"krate":0,"index":202},{"krate":0,"index":204},{"krate":0,"index":206},{"krate":0,"index":208},{"krate":0,"index":210},{"krate":0,"index":212},{"krate":0,"index":214},{"krate":0,"index":216},{"krate":0,"index":218},{"krate":0,"index":220},{"krate":0,"index":222},{"krate":0,"index":224},{"krate":0,"index":226},{"krate":0,"index":228},{"krate":0,"index":230},{"krate":0,"index":232},{"krate":0,"index":234},{"krate":0,"index":236},{"krate":0,"index":238},{"krate":0,"index":240},{"krate":0,"index":242},{"krate":0,"index":244},{"krate":0,"index":246},{"krate":0,"index":248},{"krate":0,"index":250},{"krate":0,"index":252},{"krate":0,"index":254},{"krate":0,"index":256},{"krate":0,"index":258},{"krate":0,"index":260},{"krate":0,"index":262},{"krate":0,"index":264},{"krate":0,"index":266},{"krate":0,"index":268},{"krate":0,"index":270},{"krate":0,"index":272},{"krate":0,"index":274},{"krate":0,"index":276},{"krate":0,"index":278},{"krate":0,"index":280},{"krate":0,"index":282},{"krate":0,"index":284},{"krate":0,"index":286},{"krate":0,"index":288},{"krate":0,"index":290},{"krate":0,"index":292},{"krate":0,"index":294},{"krate":0,"index":296},{"krate":0,"index":298},{"krate":0,"index":300},{"krate":0,"index":302},{"krate":0,"index":304},{"krate":0,"index":306},{"krate":0,"index":308},{"krate":0,"index":310},{"krate":0,"index":312},{"krate":0,"index":314},{"krate":0,"index":316},{"krate":0,"index":318},{"krate":0,"index":320},{"krate":0,"index":322},{"krate":0,"index":324},{"krate":0,"index":326},{"krate":0,"index":328},{"krate":0,"index":330},{"krate":0,"index":332},{"krate":0,"index":334},{"krate":0,"index":336},{"krate":0,"index":338},{"krate":0,"index":340},{"krate":0,"index":342},{"krate":0,"index":344},{"krate":0,"index":346},{"krate":0,"index":348},{"krate":0,"index":350},{"krate":0,"index":352},{"krate":0,"index":354},{"krate":0,"index":356},{"krate":0,"index":358},{"krate":0,"index":360},{"krate":0,"index":362},{"krate":0,"index":364},{"krate":0,"index":366},{"krate":0,"index":368},{"krate":0,"index":370},{"krate":0,"index":372},{"krate":0,"index":374},{"krate":0,"index":376},{"krate":0,"index":378},{"krate":0,"index":380},{"krate":0,"index":382},{"krate":0,"index":384},{"krate":0,"index":386},{"krate":0,"index":388},{"krate":0,"index":390},{"krate":0,"index":392},{"krate":0,"index":394},{"krate":0,"index":396},{"krate":0,"index":398},{"krate":0,"index":400},{"krate":0,"index":402},{"krate":0,"index":404},{"krate":0,"index":406},{"krate":0,"index":408},{"krate":0,"index":410},{"krate":0,"index":412},{"krate":0,"index":414},{"krate":0,"index":416},{"krate":0,"index":418},{"krate":0,"index":420},{"krate":0,"index":422},{"krate":0,"index":424},{"krate":0,"index":426},{"krate":0,"index":428},{"krate":0,"index":430},{"krate":0,"index":432},{"krate":0,"index":434},{"krate":0,"index":436},{"krate":0,"index":438},{"krate":0,"index":440},{"krate":0,"index":442},{"krate":0,"index":444},{"krate":0,"index":446},{"krate":0,"index":448},{"krate":0,"index":450},{"krate":0,"index":452},{"krate":0,"index":454},{"krate":0,"index":456},{"krate":0,"index":458},{"krate":0,"index":460},{"krate":0,"index":462},{"krate":0,"index":464},{"krate":0,"index":466},{"krate":0,"index":468},{"krate":0,"index":470},{"krate":0,"index":472},{"krate":0,"index":474},{"krate":0,"index":476},{"krate":0,"index":478},{"krate":0,"index":480},{"krate":0,"index":482},{"krate":0,"index":484},{"krate":0,"index":486},{"krate":0,"index":488},{"krate":0,"index":490},{"krate":0,"index":492},{"krate":0,"index":494},{"krate":0,"index":496},{"krate":0,"index":498},{"krate":0,"index":500},{"krate":0,"index":502},{"krate":0,"index":504},{"krate":0,"index":506},{"krate":0,"index":508},{"krate":0,"index":510},{"krate":0,"index":512},{"krate":0,"index":514},{"krate":0,"index":516},{"krate":0,"index":518},{"krate":0,"index":520},{"krate":0,"index":522},{"krate":0,"index":524},{"krate":0,"index":526},{"krate":0,"index":528},{"krate":0,"index":530},{"krate":0,"index":532},{"krate":0,"index":534},{"krate":0,"index":536},{"krate":0,"index":538},{"krate":0,"index":540},{"krate":0,"index":542},{"krate":0,"index":544},{"krate":0,"index":546},{"krate":0,"index":548},{"krate":0,"index":550},{"krate":0,"index":552},{"krate":0,"index":554},{"krate":0,"index":556},{"krate":0,"index":558},{"krate":0,"index":560},{"krate":0,"index":562},{"krate":0,"index":564},{"krate":0,"index":566},{"krate":0,"index":568},{"krate":0,"index":570},{"krate":0,"index":572},{"krate":0,"index":574},{"krate":0,"index":576},{"krate":0,"index":578},{"krate":0,"index":580},{"krate":0,"index":582},{"krate":0,"index":584},{"krate":0,"index":586},{"krate":0,"index":588},{"krate":0,"index":590},{"krate":0,"index":592},{"krate":0,"index":594},{"krate":0,"index":596},{"krate":0,"index":598},{"krate":0,"index":600},{"krate":0,"index":602},{"krate":0,"index":604},{"krate":0,"index":606},{"krate":0,"index":608},{"krate":0,"index":610},{"krate":0,"index":612},{"krate":0,"index":614},{"krate":0,"index":616},{"krate":0,"index":618},{"krate":0,"index":620},{"krate":0,"index":622},{"krate":0,"index":624},{"krate":0,"index":626},{"krate":0,"index":628},{"krate":0,"index":630},{"krate":0,"index":632},{"krate":0,"index":634},{"krate":0,"index":636},{"krate":0,"index":638},{"krate":0,"index":640},{"krate":0,"index":642},{"krate":0,"index":644},{"krate":0,"index":646},{"krate":0,"index":648},{"krate":0,"index":650},{"krate":0,"index":652},{"krate":0,"index":654},{"krate":0,"index":656},{"krate":0,"index":658},{"krate":0,"index":660},{"krate":0,"index":662},{"krate":0,"index":664},{"krate":0,"index":666},{"krate":0,"index":668},{"krate":0,"index":670},{"krate":0,"index":672},{"krate":0,"index":674},{"krate":0,"index":676},{"krate":0,"index":678},{"krate":0,"index":680},{"krate":0,"index":682},{"krate":0,"index":684},{"krate":0,"index":686},{"krate":0,"index":688},{"krate":0,"index":690},{"krate":0,"index":692},{"krate":0,"index":694},{"krate":0,"index":696},{"krate":0,"index":698},{"krate":0,"index":700},{"krate":0,"index":702},{"krate":0,"index":704},{"krate":0,"index":706},{"krate":0,"index":708},{"krate":0,"index":710},{"krate":0,"index":712},{"krate":0,"index":714},{"krate":0,"index":716},{"krate":0,"index":718},{"krate":0,"index":720},{"krate":0,"index":722},{"krate":0,"index":724},{"krate":0,"index":726},{"krate":0,"index":728},{"krate":0,"index":730},{"krate":0,"index":732},{"krate":0,"index":734},{"krate":0,"index":736},{"krate":0,"index":738},{"krate":0,"index":740},{"krate":0,"index":742},{"krate":0,"index":744},{"krate":0,"index":746},{"krate":0,"index":748},{"krate":0,"index":750},{"krate":0,"index":752},{"krate":0,"index":754},{"krate":0,"index":756},{"krate":0,"index":758},{"krate":0,"index":760},{"krate":0,"index":762},{"krate":0,"index":764},{"krate":0,"index":766},{"krate":0,"index":768},{"krate":0,"index":770},{"krate":0,"index":772},{"krate":0,"index":774},{"krate":0,"index":776},{"krate":0,"index":778},{"krate":0,"index":780},{"krate":0,"index":782},{"krate":0,"index":784},{"krate":0,"index":786},{"krate":0,"index":788},{"krate":0,"index":790},{"krate":0,"index":792},{"krate":0,"index":794},{"krate":0,"index":796},{"krate":0,"index":798},{"krate":0,"index":800},{"krate":0,"index":802},{"krate":0,"index":804},{"krate":0,"index":806},{"krate":0,"index":808},{"krate":0,"index":810},{"krate":0,"index":812},{"krate":0,"index":814},{"krate":0,"index":816},{"krate":0,"index":818},{"krate":0,"index":820},{"krate":0,"index":822},{"krate":0,"index":824},{"krate":0,"index":826},{"krate":0,"index":828},{"krate":0,"index":830},{"krate":0,"index":832},{"krate":0,"index":834},{"krate":0,"index":836},{"krate":0,"index":838},{"krate":0,"index":840},{"krate":0,"index":842},{"krate":0,"index":844},{"krate":0,"index":846},{"krate":0,"index":848},{"krate":0,"index":850},{"krate":0,"index":852},{"krate":0,"index":854},{"krate":0,"index":856},{"krate":0,"index":858},{"krate":0,"index":860},{"krate":0,"index":862},{"krate":0,"index":864},{"krate":0,"index":866},{"krate":0,"index":868},{"krate":0,"index":870},{"krate":0,"index":872},{"krate":0,"index":874},{"krate":0,"index":876},{"krate":0,"index":878},{"krate":0,"index":880},{"krate":0,"index":882},{"krate":0,"index":884},{"krate":0,"index":886},{"krate":0,"index":888},{"krate":0,"index":890},{"krate":0,"index":892},{"krate":0,"index":894},{"krate":0,"index":896},{"krate":0,"index":898},{"krate":0,"index":900},{"krate":0,"index":902},{"krate":0,"index":904},{"krate":0,"index":906},{"krate":0,"index":908},{"krate":0,"index":910},{"krate":0,"index":912},{"krate":0,"index":914},{"krate":0,"index":916},{"krate":0,"index":918},{"krate":0,"index":920},{"krate":0,"index":922},{"krate":0,"index":924},{"krate":0,"index":926},{"krate":0,"index":928},{"krate":0,"index":930},{"krate":0,"index":932},{"krate":0,"index":934},{"krate":0,"index":936},{"krate":0,"index":938},{"krate":0,"index":940},{"krate":0,"index":942},{"krate":0,"index":944},{"krate":0,"index":946},{"krate":0,"index":948},{"krate":0,"index":950},{"krate":0,"index":952},{"krate":0,"index":954},{"krate":0,"index":956},{"krate":0,"index":958},{"krate":0,"index":960},{"krate":0,"index":962},{"krate":0,"index":964},{"krate":0,"index":966},{"krate":0,"index":968},{"krate":0,"index":970},{"krate":0,"index":972},{"krate":0,"index":974},{"krate":0,"index":976},{"krate":0,"index":978},{"krate":0,"index":980},{"krate":0,"index":982},{"krate":0,"index":984},{"krate":0,"index":986},{"krate":0,"index":988},{"krate":0,"index":990},{"krate":0,"index":992},{"krate":0,"index":994},{"krate":0,"index":996},{"krate":0,"index":998},{"krate":0,"index":1000},{"krate":0,"index":1002},{"krate":0,"index":1004},{"krate":0,"index":1006},{"krate":0,"index":1008},{"krate":0,"index":1010},{"krate":0,"index":1012},{"krate":0,"index":1014},{"krate":0,"index":1016},{"krate":0,"index":1018},{"krate":0,"index":1020},{"krate":0,"index":1022},{"krate":0,"index":1024},{"krate":0,"index":1026},{"krate":0,"index":1028},{"krate":0,"index":1030},{"krate":0,"index":1032},{"krate":0,"index":1034},{"krate":0,"index":1036},{"krate":0,"index":1038},{"krate":0,"index":1040},{"krate":0,"index":1042},{"krate":0,"index":1044},{"krate":0,"index":1046},{"krate":0,"index":1048},{"krate":0,"index":1050},{"krate":0,"index":1052},{"krate":0,"index":1054},{"krate":0,"index":1056},{"krate":0,"index":1058},{"krate":0,"index":1060},{"krate":0,"index":1062},{"krate":0,"index":1064},{"krate":0,"index":1066},{"krate":0,"index":1068},{"krate":0,"index":1070},{"krate":0,"index":1072},{"krate":0,"index":1074},{"krate":0,"index":1076},{"krate":0,"index":1078},{"krate":0,"index":1080},{"krate":0,"index":1082},{"krate":0,"index":1084},{"krate":0,"index":1086},{"krate":0,"index":1088},{"krate":0,"index":1090},{"krate":0,"index":1092},{"krate":0,"index":1094},{"krate":0,"index":1096},{"krate":0,"index":1098},{"krate":0,"index":1100},{"krate":0,"index":1102},{"krate":0,"index":1104},{"krate":0,"index":1106},{"krate":0,"index":1108},{"krate":0,"index":1110},{"krate":0,"index":1112},{"krate":0,"index":1114},{"krate":0,"index":1116},{"krate":0,"index":1118},{"krate":0,"index":1120},{"krate":0,"index":1122},{"krate":0,"index":1124},{"krate":0,"index":1126},{"krate":0,"index":1128},{"krate":0,"index":1130},{"krate":0,"index":1132},{"krate":0,"index":1134},{"krate":0,"index":1136},{"krate":0,"index":1138},{"krate":0,"index":1140},{"krate":0,"index":1142},{"krate":0,"index":1144},{"krate":0,"index":1146},{"krate":0,"index":1148},{"krate":0,"index":1150},{"krate":0,"index":1152},{"krate":0,"index":1154},{"krate":0,"index":1156},{"krate":0,"index":1158},{"krate":0,"index":1160},{"krate":0,"index":1162},{"krate":0,"index":1164},{"krate":0,"index":1166},{"krate":0,"index":1168},{"krate":0,"index":1170},{"krate":0,"index":1172},{"krate":0,"index":1174},{"krate":0,"index":1176},{"krate":0,"index":1178},{"krate":0,"index":1180},{"krate":0,"index":1182},{"krate":0,"index":1184},{"krate":0,"index":1186},{"krate":0,"index":1188},{"krate":0,"index":1190},{"krate":0,"index":1192},{"krate":0,"index":1194},{"krate":0,"index":1196},{"krate":0,"index":1198},{"krate":0,"index":1200},{"krate":0,"index":1202},{"krate":0,"index":1204},{"krate":0,"index":1206},{"krate":0,"index":1208},{"krate":0,"index":1210},{"krate":0,"index":1212},{"krate":0,"index":1214},{"krate":0,"index":1216},{"krate":0,"index":1218},{"krate":0,"index":1220},{"krate":0,"index":1222},{"krate":0,"index":1224},{"krate":0,"index":1226},{"krate":0,"index":1228},{"krate":0,"index":1230},{"krate":0,"index":1232},{"krate":0,"index":1234},{"krate":0,"index":1236},{"krate":0,"index":1238},{"krate":0,"index":1240},{"krate":0,"index":1242},{"krate":0,"index":1244},{"krate":0,"index":1246},{"krate":0,"index":1248},{"krate":0,"index":1250},{"krate":0,"index":1252},{"krate":0,"index":1254},{"krate":0,"index":1256},{"krate":0,"index":1258},{"krate":0,"index":1260},{"krate":0,"index":1262},{"krate":0,"index":1264},{"krate":0,"index":1266},{"krate":0,"index":1268},{"krate":0,"index":1270},{"krate":0,"index":1272},{"krate":0,"index":1274},{"krate":0,"index":1276},{"krate":0,"index":1278},{"krate":0,"index":1280},{"krate":0,"index":1282},{"krate":0,"index":1284},{"krate":0,"index":1286},{"krate":0,"index":1288},{"krate":0,"index":1290},{"krate":0,"index":1292},{"krate":0,"index":1294},{"krate":0,"index":1296},{"krate":0,"index":1298},{"krate":0,"index":1300},{"krate":0,"index":1302},{"krate":0,"index":1304},{"krate":0,"index":1306},{"krate":0,"index":1308},{"krate":0,"index":1310},{"krate":0,"index":1312},{"krate":0,"index":1314},{"krate":0,"index":1316},{"krate":0,"index":1318},{"krate":0,"index":1320},{"krate":0,"index":1322},{"krate":0,"index":1324},{"krate":0,"index":1326},{"krate":0,"index":1328},{"krate":0,"index":1330},{"krate":0,"index":1332},{"krate":0,"index":1334},{"krate":0,"index":1336},{"krate":0,"index":1338},{"krate":0,"index":1340},{"krate":0,"index":1342},{"krate":0,"index":1344},{"krate":0,"index":1346},{"krate":0,"index":1348},{"krate":0,"index":1350},{"krate":0,"index":1352},{"krate":0,"index":1354},{"krate":0,"index":1356},{"krate":0,"index":1358},{"krate":0,"index":1360},{"krate":0,"index":1362},{"krate":0,"index":1364},{"krate":0,"index":1366},{"krate":0,"index":1368},{"krate":0,"index":1370},{"krate":0,"index":1372},{"krate":0,"index":1374},{"krate":0,"index":1376},{"krate":0,"index":1378},{"krate":0,"index":1380},{"krate":0,"index":1382},{"krate":0,"index":1384},{"krate":0,"index":1386},{"krate":0,"index":1388},{"krate":0,"index":1390},{"krate":0,"index":1392},{"krate":0,"index":1394},{"krate":0,"index":1396},{"krate":0,"index":1398},{"krate":0,"index":1400},{"krate":0,"index":1402},{"krate":0,"index":1404},{"krate":0,"index":1406},{"krate":0,"index":1408},{"krate":0,"index":1410},{"krate":0,"index":1412},{"krate":0,"index":1414},{"krate":0,"index":1416},{"krate":0,"index":1418},{"krate":0,"index":1420},{"krate":0,"index":1422},{"krate":0,"index":1424},{"krate":0,"index":1426},{"krate":0,"index":1428},{"krate":0,"index":1430},{"krate":0,"index":1432},{"krate":0,"index":1434},{"krate":0,"index":1436},{"krate":0,"index":1438},{"krate":0,"index":1440},{"krate":0,"index":1442},{"krate":0,"index":1444},{"krate":0,"index":1446},{"krate":0,"index":1448},{"krate":0,"index":1450},{"krate":0,"index":1452},{"krate":0,"index":1454},{"krate":0,"index":1456},{"krate":0,"index":1458},{"krate":0,"index":1460},{"krate":0,"index":1462},{"krate":0,"index":1464},{"krate":0,"index":1466},{"krate":0,"index":1468},{"krate":0,"index":1470},{"krate":0,"index":1472},{"krate":0,"index":1474},{"krate":0,"index":1476},{"krate":0,"index":1478},{"krate":0,"index":1480},{"krate":0,"index":1482},{"krate":0,"index":1484},{"krate":0,"index":1486},{"krate":0,"index":1488},{"krate":0,"index":1490},{"krate":0,"index":1492},{"krate":0,"index":1494},{"krate":0,"index":1496},{"krate":0,"index":1498},{"krate":0,"index":1500},{"krate":0,"index":1502},{"krate":0,"index":1504},{"krate":0,"index":1506},{"krate":0,"index":1508},{"krate":0,"index":1510},{"krate":0,"index":1512},{"krate":0,"index":1514},{"krate":0,"index":1516},{"krate":0,"index":1518},{"krate":0,"index":1520},{"krate":0,"index":1522},{"krate":0,"index":1524},{"krate":0,"index":1526},{"krate":0,"index":1528},{"krate":0,"index":1530},{"krate":0,"index":1532},{"krate":0,"index":1534},{"krate":0,"index":1536},{"krate":0,"index":1538},{"krate":0,"index":1540},{"krate":0,"index":1542},{"krate":0,"index":1544},{"krate":0,"index":1546},{"krate":0,"index":1548},{"krate":0,"index":1550},{"krate":0,"index":1552},{"krate":0,"index":1554},{"krate":0,"index":1556},{"krate":0,"index":1558},{"krate":0,"index":1560},{"krate":0,"index":1562},{"krate":0,"index":1564},{"krate":0,"index":1566},{"krate":0,"index":1568},{"krate":0,"index":1570},{"krate":0,"index":1572},{"krate":0,"index":1574},{"krate":0,"index":1576},{"krate":0,"index":1578},{"krate":0,"index":1580},{"krate":0,"index":1582},{"krate":0,"index":1584},{"krate":0,"index":1586},{"krate":0,"index":1588},{"krate":0,"index":1590},{"krate":0,"index":1592},{"krate":0,"index":1594},{"krate":0,"index":1596},{"krate":0,"index":1598},{"krate":0,"index":1600},{"krate":0,"index":1602},{"krate":0,"index":1604},{"krate":0,"index":1606},{"krate":0,"index":1608},{"krate":0,"index":1610},{"krate":0,"index":1612},{"krate":0,"index":1614},{"krate":0,"index":1616},{"krate":0,"index":1618},{"krate":0,"index":1620},{"krate":0,"index":1622},{"krate":0,"index":1624},{"krate":0,"index":1626},{"krate":0,"index":1628},{"krate":0,"index":1630},{"krate":0,"index":1632},{"krate":0,"index":1634},{"krate":0,"index":1636},{"krate":0,"index":1638},{"krate":0,"index":1640},{"krate":0,"index":1642},{"krate":0,"index":1644},{"krate":0,"index":1646},{"krate":0,"index":1648},{"krate":0,"index":1650},{"krate":0,"index":1652},{"krate":0,"index":1654},{"krate":0,"index":1656},{"krate":0,"index":1658},{"krate":0,"index":1660},{"krate":0,"index":1662},{"krate":0,"index":1664},{"krate":0,"index":1666},{"krate":0,"index":1668},{"krate":0,"index":1670},{"krate":0,"index":1672},{"krate":0,"index":1674},{"krate":0,"index":1676},{"krate":0,"index":1678},{"krate":0,"index":1680},{"krate":0,"index":1682},{"krate":0,"index":1684},{"krate":0,"index":1686},{"krate":0,"index":1688},{"krate":0,"index":1690},{"krate":0,"index":1692},{"krate":0,"index":1694},{"krate":0,"index":1696},{"krate":0,"index":1698},{"krate":0,"index":1700},{"krate":0,"index":1702},{"krate":0,"index":1704},{"krate":0,"index":1706},{"krate":0,"index":1708},{"krate":0,"index":1710},{"krate":0,"index":1712},{"krate":0,"index":1714},{"krate":0,"index":1716},{"krate":0,"index":1718},{"krate":0,"index":1720},{"krate":0,"index":1722},{"krate":0,"index":1724},{"krate":0,"index":1726},{"krate":0,"index":1728},{"krate":0,"index":1730},{"krate":0,"index":1732},{"krate":0,"index":1734},{"krate":0,"index":1736},{"krate":0,"index":1738},{"krate":0,"index":1740},{"krate":0,"index":1742},{"krate":0,"index":1744},{"krate":0,"index":1746},{"krate":0,"index":1748},{"krate":0,"index":1750},{"krate":0,"index":1752},{"krate":0,"index":1754},{"krate":0,"index":1756},{"krate":0,"index":1758},{"krate":0,"index":1760},{"krate":0,"index":1762},{"krate":0,"index":1764},{"krate":0,"index":1766},{"krate":0,"index":1768},{"krate":0,"index":1770},{"krate":0,"index":1772},{"krate":0,"index":1774},{"krate":0,"index":1776},{"krate":0,"index":1778},{"krate":0,"index":1780},{"krate":0,"index":1782},{"krate":0,"index":1784},{"krate":0,"index":1786},{"krate":0,"index":1788},{"krate":0,"index":1790},{"krate":0,"index":1792},{"krate":0,"index":1794},{"krate":0,"index":1796},{"krate":0,"index":1798},{"krate":0,"index":1800},{"krate":0,"index":1802},{"krate":0,"index":1804},{"krate":0,"index":1806},{"krate":0,"index":1808},{"krate":0,"index":1810},{"krate":0,"index":1812},{"krate":0,"index":1814},{"krate":0,"index":1816},{"krate":0,"index":1818},{"krate":0,"index":1820},{"krate":0,"index":1822},{"krate":0,"index":1824},{"krate":0,"index":1826},{"krate":0,"index":1828},{"krate":0,"index":1830},{"krate":0,"index":1832},{"krate":0,"index":1834},{"krate":0,"index":1836},{"krate":0,"index":1838},{"krate":0,"index":1840},{"krate":0,"index":1842},{"krate":0,"index":1844},{"krate":0,"index":1846},{"krate":0,"index":1848},{"krate":0,"index":1850},{"krate":0,"index":1852},{"krate":0,"index":1854},{"krate":0,"index":1856},{"krate":0,"index":1858},{"krate":0,"index":1860},{"krate":0,"index":1862},{"krate":0,"index":1864},{"krate":0,"index":1866},{"krate":0,"index":1868},{"krate":0,"index":1870},{"krate":0,"index":1872},{"krate":0,"index":1874},{"krate":0,"index":1876},{"krate":0,"index":1878},{"krate":0,"index":1880},{"krate":0,"index":1882},{"krate":0,"index":1884},{"krate":0,"index":1886},{"krate":0,"index":1888},{"krate":0,"index":1890},{"krate":0,"index":1892},{"krate":0,"index":1894},{"krate":0,"index":1896},{"krate":0,"index":1898},{"krate":0,"index":1900},{"krate":0,"index":1902},{"krate":0,"index":1904},{"krate":0,"index":1906},{"krate":0,"index":1908},{"krate":0,"index":1910},{"krate":0,"index":1912},{"krate":0,"index":1914},{"krate":0,"index":1916},{"krate":0,"index":1918},{"krate":0,"index":1920},{"krate":0,"index":1922},{"krate":0,"index":1924},{"krate":0,"index":1926},{"krate":0,"index":1928},{"krate":0,"index":1930},{"krate":0,"index":1932},{"krate":0,"index":1934},{"krate":0,"index":1936},{"krate":0,"index":1938},{"krate":0,"index":1940},{"krate":0,"index":1942},{"krate":0,"index":1944},{"krate":0,"index":1946},{"krate":0,"index":1948},{"krate":0,"index":1950},{"krate":0,"index":1952},{"krate":0,"index":1954},{"krate":0,"index":1956},{"krate":0,"index":1958},{"krate":0,"index":1960},{"krate":0,"index":1962},{"krate":0,"index":1964},{"krate":0,"index":1966},{"krate":0,"index":1968},{"krate":0,"index":1970},{"krate":0,"index":1972},{"krate":0,"index":1974},{"krate":0,"index":1976},{"krate":0,"index":1978},{"krate":0,"index":1980},{"krate":0,"index":1982},{"krate":0,"index":1984},{"krate":0,"index":1986},{"krate":0,"index":1988},{"krate":0,"index":1990},{"krate":0,"index":1992},{"krate":0,"index":1994},{"krate":0,"index":1996},{"krate":0,"index":1998},{"krate":0,"index":2000},{"krate":0,"index":2002},{"krate":0,"index":2004},{"krate":0,"index":2006},{"krate":0,"index":2008},{"krate":0,"index":2010},{"krate":0,"index":2012},{"krate":0,"index":2014},{"krate":0,"index":2016},{"krate":0,"index":2018},{"krate":0,"index":2020},{"krate":0,"index":2022},{"krate":0,"index":2024},{"krate":0,"index":2026},{"krate":0,"index":2028},{"krate":0,"index":2030},{"krate":0,"index":2032},{"krate":0,"index":2034},{"krate":0,"index":2036},{"krate":0,"index":2038},{"krate":0,"index":2040},{"krate":0,"index":2042},{"krate":0,"index":2044},{"krate":0,"index":2046},{"krate":0,"index":2048},{"krate":0,"index":2050},{"krate":0,"index":2052},{"krate":0,"index":2054},{"krate":0,"index":2056},{"krate":0,"index":2058},{"krate":0,"index":2060},{"krate":0,"index":2062},{"krate":0,"index":2064},{"krate":0,"index":2066},{"krate":0,"index":2068},{"krate":0,"index":2070},{"krate":0,"index":2072},{"krate":0,"index":2074},{"krate":0,"index":2076},{"krate":0,"index":2078},{"krate":0,"index":2080},{"krate":0,"index":2082},{"krate":0,"index":2084},{"krate":0,"index":2086},{"krate":0,"index":2088},{"krate":0,"index":2090},{"krate":0,"index":2092},{"krate":0,"index":2094},{"krate":0,"index":2096},{"krate":0,"index":2098},{"krate":0,"index":2100},{"krate":0,"index":2102},{"krate":0,"index":2104},{"krate":0,"index":2106},{"krate":0,"index":2108},{"krate":0,"index":2110},{"krate":0,"index":2112},{"krate":0,"index":2114},{"krate":0,"index":2116},{"krate":0,"index":2118},{"krate":0,"index":2120},{"krate":0,"index":2122},{"krate":0,"index":2124},{"krate":0,"index":2126},{"krate":0,"index":2128},{"krate":0,"index":2130},{"krate":0,"index":2132},{"krate":0,"index":2134},{"krate":0,"index":2136},{"krate":0,"index":2138},{"krate":0,"index":2140},{"krate":0,"index":2142},{"krate":0,"index":2144},{"krate":0,"index":2146},{"krate":0,"index":2148},{"krate":0,"index":2150},{"krate":0,"index":2152},{"krate":0,"index":2154},{"krate":0,"index":2156},{"krate":0,"index":2158},{"krate":0,"index":2160},{"krate":0,"index":2162},{"krate":0,"index":2164},{"krate":0,"index":2166},{"krate":0,"index":2168},{"krate":0,"index":2170},{"krate":0,"index":2172},{"krate":0,"index":2174},{"krate":0,"index":2176},{"krate":0,"index":2178},{"krate":0,"index":2180},{"krate":0,"index":2182},{"krate":0,"index":2184},{"krate":0,"index":2186},{"krate":0,"index":2188},{"krate":0,"index":2190},{"krate":0,"index":2192},{"krate":0,"index":2194},{"krate":0,"index":2196},{"krate":0,"index":2198},{"krate":0,"index":2200},{"krate":0,"index":2202},{"krate":0,"index":2204},{"krate":0,"index":2206},{"krate":0,"index":2208},{"krate":0,"index":2210},{"krate":0,"index":2212},{"krate":0,"index":2214},{"krate":0,"index":2216},{"krate":0,"index":2218},{"krate":0,"index":2220},{"krate":0,"index":2222},{"krate":0,"index":2224},{"krate":0,"index":2226},{"krate":0,"index":2228},{"krate":0,"index":2230},{"krate":0,"index":2232},{"krate":0,"index":2234},{"krate":0,"index":2236},{"krate":0,"index":2238},{"krate":0,"index":2240},{"krate":0,"index":2242},{"krate":0,"index":2244},{"krate":0,"index":2246},{"krate":0,"index":2248},{"krate":0,"index":2250},{"krate":0,"index":2252},{"krate":0,"index":2254},{"krate":0,"index":2256},{"krate":0,"index":2258}],"decl_id":null,"docs":" MSR value list and function to read and write them.\n","sig":null,"attributes":[{"value":"allow(missing_docs)","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":26809,"byte_end":26832,"line_start":3,"line_end":3,"column_start":1,"column_end":24}}]},{"kind":"Const","id":{"krate":0,"index":156},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":27226,"byte_end":27236,"line_start":13,"line_end":13,"column_start":11,"column_end":21},"name":"P5_MC_ADDR","qualname":"::registers::msr::P5_MC_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 35.16, MSRs in Pentium Processors,  and see  Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":158},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":27311,"byte_end":27326,"line_start":16,"line_end":16,"column_start":11,"column_end":26},"name":"IA32_P5_MC_ADDR","qualname":"::registers::msr::IA32_P5_MC_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 35.16, MSRs in Pentium Processors.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":160},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":27423,"byte_end":27433,"line_start":19,"line_end":19,"column_start":11,"column_end":21},"name":"P5_MC_TYPE","qualname":"::registers::msr::P5_MC_TYPE","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 35.16, MSRs in Pentium Processors,  and see  Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":162},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":27508,"byte_end":27523,"line_start":22,"line_end":22,"column_start":11,"column_end":26},"name":"IA32_P5_MC_TYPE","qualname":"::registers::msr::IA32_P5_MC_TYPE","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 35.16, MSRs in Pentium Processors.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":164},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":27636,"byte_end":27660,"line_start":25,"line_end":25,"column_start":11,"column_end":35},"name":"IA32_MONITOR_FILTER_SIZE","qualname":"::registers::msr::IA32_MONITOR_FILTER_SIZE","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 8.10.5, Monitor/Mwait Address Range Determination,   and see Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":166},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":27752,"byte_end":27781,"line_start":28,"line_end":28,"column_start":11,"column_end":40},"name":"IA32_MONITOR_FILTER_LINE_SIZE","qualname":"::registers::msr::IA32_MONITOR_FILTER_LINE_SIZE","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 8.10.5, Monitor/Mwait Address  Range Determination.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":168},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":27869,"byte_end":27892,"line_start":31,"line_end":31,"column_start":11,"column_end":34},"name":"IA32_TIME_STAMP_COUNTER","qualname":"::registers::msr::IA32_TIME_STAMP_COUNTER","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 17.13, Time-Stamp Counter,  and see Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":170},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":27960,"byte_end":27963,"line_start":34,"line_end":34,"column_start":11,"column_end":14},"name":"TSC","qualname":"::registers::msr::TSC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 17.13, Time-Stamp Counter.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":172},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":28023,"byte_end":28038,"line_start":37,"line_end":37,"column_start":11,"column_end":26},"name":"MSR_PLATFORM_ID","qualname":"::registers::msr::MSR_PLATFORM_ID","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Model Specific Platform ID (R)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":174},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":28229,"byte_end":28245,"line_start":40,"line_end":40,"column_start":11,"column_end":27},"name":"IA32_PLATFORM_ID","qualname":"::registers::msr::IA32_PLATFORM_ID","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Platform ID (R)  See Table 35-2. The operating system can use this MSR to  determine slot  information for the processor and the proper microcode update to load.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":176},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":28322,"byte_end":28331,"line_start":43,"line_end":43,"column_start":11,"column_end":20},"name":"APIC_BASE","qualname":"::registers::msr::APIC_BASE","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Section 10.4.4, Local APIC Status and Location.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":178},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":28460,"byte_end":28474,"line_start":46,"line_end":46,"column_start":11,"column_end":25},"name":"IA32_APIC_BASE","qualname":"::registers::msr::IA32_APIC_BASE","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" APIC Location and Status (R/W) See Table 35-2. See Section 10.4.4, Local APIC  Status and Location.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":180},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":28637,"byte_end":28651,"line_start":49,"line_end":49,"column_start":11,"column_end":25},"name":"EBL_CR_POWERON","qualname":"::registers::msr::EBL_CR_POWERON","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Processor Hard Power-On Configuration  (R/W) Enables and disables processor features;  (R) indicates current processor configuration.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":182},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":28814,"byte_end":28832,"line_start":52,"line_end":52,"column_start":11,"column_end":29},"name":"MSR_EBL_CR_POWERON","qualname":"::registers::msr::MSR_EBL_CR_POWERON","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Processor Hard Power-On Configuration (R/W) Enables and  disables processor features;  (R) indicates current processor configuration.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":184},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":28994,"byte_end":29014,"line_start":55,"line_end":55,"column_start":11,"column_end":31},"name":"MSR_EBC_HARD_POWERON","qualname":"::registers::msr::MSR_EBC_HARD_POWERON","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Processor Hard Power-On Configuration (R/W) Enables and disables processor features;  (R) indicates current processor configuration.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":186},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":29129,"byte_end":29149,"line_start":58,"line_end":58,"column_start":11,"column_end":31},"name":"MSR_EBC_SOFT_POWERON","qualname":"::registers::msr::MSR_EBC_SOFT_POWERON","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Processor Soft Power-On Configuration (R/W)  Enables and disables processor features.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":188},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":29508,"byte_end":29528,"line_start":61,"line_end":61,"column_start":11,"column_end":31},"name":"MSR_EBC_FREQUENCY_ID","qualname":"::registers::msr::MSR_EBC_FREQUENCY_ID","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Processor Frequency Configuration The bit field layout of this MSR varies according to  the MODEL value in the CPUID version  information. The following bit field layout applies to Pentium 4 and Xeon Processors with MODEL  encoding equal or greater than 2.  (R) The field Indicates the current processor  frequency configuration.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":190},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":29579,"byte_end":29587,"line_start":64,"line_end":64,"column_start":11,"column_end":19},"name":"TEST_CTL","qualname":"::registers::msr::TEST_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Test Control Register\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":192},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":29634,"byte_end":29647,"line_start":67,"line_end":67,"column_start":11,"column_end":24},"name":"MSR_SMI_COUNT","qualname":"::registers::msr::MSR_SMI_COUNT","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" SMI Counter (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":194},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":29760,"byte_end":29780,"line_start":70,"line_end":70,"column_start":11,"column_end":31},"name":"IA32_FEATURE_CONTROL","qualname":"::registers::msr::IA32_FEATURE_CONTROL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Control Features in IA-32 Processor (R/W) See Table 35-2 (If CPUID.01H:ECX.[bit 5])\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":196},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":29864,"byte_end":29879,"line_start":73,"line_end":73,"column_start":11,"column_end":26},"name":"IA32_TSC_ADJUST","qualname":"::registers::msr::IA32_TSC_ADJUST","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Per-Logical-Processor TSC ADJUST (R/W) See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":198},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":30318,"byte_end":30342,"line_start":76,"line_end":76,"column_start":11,"column_end":35},"name":"MSR_LASTBRANCH_0_FROM_IP","qualname":"::registers::msr::MSR_LASTBRANCH_0_FROM_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 0 From IP (R/W) One of eight pairs of last branch record registers on the last branch  record stack. This part of the stack contains pointers to the source  instruction for one of the last eight branches, exceptions, or  interrupts taken by the processor. See also: Last Branch Record Stack TOS at 1C9H Section 17.11, Last Branch, Interrupt, and Exception Recording  (Pentium M Processors).\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":200},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":30435,"byte_end":30451,"line_start":79,"line_end":79,"column_start":11,"column_end":27},"name":"MSR_LASTBRANCH_1","qualname":"::registers::msr::MSR_LASTBRANCH_1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 1 (R/W) See description of MSR_LASTBRANCH_0.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":202},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":30560,"byte_end":30584,"line_start":82,"line_end":82,"column_start":11,"column_end":35},"name":"MSR_LASTBRANCH_1_FROM_IP","qualname":"::registers::msr::MSR_LASTBRANCH_1_FROM_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 1 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":204},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":30693,"byte_end":30717,"line_start":85,"line_end":85,"column_start":11,"column_end":35},"name":"MSR_LASTBRANCH_2_FROM_IP","qualname":"::registers::msr::MSR_LASTBRANCH_2_FROM_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 2 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":206},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":30826,"byte_end":30850,"line_start":88,"line_end":88,"column_start":11,"column_end":35},"name":"MSR_LASTBRANCH_3_FROM_IP","qualname":"::registers::msr::MSR_LASTBRANCH_3_FROM_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 3 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":208},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":30943,"byte_end":30959,"line_start":91,"line_end":91,"column_start":11,"column_end":27},"name":"MSR_LASTBRANCH_4","qualname":"::registers::msr::MSR_LASTBRANCH_4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 4 (R/W) See description of MSR_LASTBRANCH_0.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":210},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":31068,"byte_end":31092,"line_start":94,"line_end":94,"column_start":11,"column_end":35},"name":"MSR_LASTBRANCH_4_FROM_IP","qualname":"::registers::msr::MSR_LASTBRANCH_4_FROM_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 4 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":212},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":31185,"byte_end":31201,"line_start":97,"line_end":97,"column_start":11,"column_end":27},"name":"MSR_LASTBRANCH_5","qualname":"::registers::msr::MSR_LASTBRANCH_5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 5 (R/W) See description of MSR_LASTBRANCH_0.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":214},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":31310,"byte_end":31334,"line_start":100,"line_end":100,"column_start":11,"column_end":35},"name":"MSR_LASTBRANCH_5_FROM_IP","qualname":"::registers::msr::MSR_LASTBRANCH_5_FROM_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 5 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":216},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":31427,"byte_end":31443,"line_start":103,"line_end":103,"column_start":11,"column_end":27},"name":"MSR_LASTBRANCH_6","qualname":"::registers::msr::MSR_LASTBRANCH_6","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 6 (R/W) See description of MSR_LASTBRANCH_0.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":218},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":31552,"byte_end":31576,"line_start":106,"line_end":106,"column_start":11,"column_end":35},"name":"MSR_LASTBRANCH_6_FROM_IP","qualname":"::registers::msr::MSR_LASTBRANCH_6_FROM_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 6 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":220},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":31669,"byte_end":31685,"line_start":109,"line_end":109,"column_start":11,"column_end":27},"name":"MSR_LASTBRANCH_7","qualname":"::registers::msr::MSR_LASTBRANCH_7","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 7 (R/W) See description of MSR_LASTBRANCH_0.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":222},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":31794,"byte_end":31818,"line_start":112,"line_end":112,"column_start":11,"column_end":35},"name":"MSR_LASTBRANCH_7_FROM_IP","qualname":"::registers::msr::MSR_LASTBRANCH_7_FROM_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 7 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":224},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":32255,"byte_end":32277,"line_start":115,"line_end":115,"column_start":11,"column_end":33},"name":"MSR_LASTBRANCH_0_TO_IP","qualname":"::registers::msr::MSR_LASTBRANCH_0_TO_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 0 (R/W)  One of 16 pairs of last branch record registers on  the last branch record stack (6C0H-6CFH). This  part of the stack contains pointers to the  destination instruction for one of the last 16  branches, exceptions, or interrupts that the  processor took. See Section 17.9, Last Branch, Interrupt, and  Exception Recording (Processors based on Intel  NetBurst Microarchitecture).\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":226},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":32383,"byte_end":32405,"line_start":118,"line_end":118,"column_start":11,"column_end":33},"name":"MSR_LASTBRANCH_1_TO_IP","qualname":"::registers::msr::MSR_LASTBRANCH_1_TO_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 1 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":228},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":32510,"byte_end":32532,"line_start":121,"line_end":121,"column_start":11,"column_end":33},"name":"MSR_LASTBRANCH_2_TO_IP","qualname":"::registers::msr::MSR_LASTBRANCH_2_TO_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 2 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":230},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":32637,"byte_end":32659,"line_start":124,"line_end":124,"column_start":11,"column_end":33},"name":"MSR_LASTBRANCH_3_TO_IP","qualname":"::registers::msr::MSR_LASTBRANCH_3_TO_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 3 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":232},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":32764,"byte_end":32786,"line_start":127,"line_end":127,"column_start":11,"column_end":33},"name":"MSR_LASTBRANCH_4_TO_IP","qualname":"::registers::msr::MSR_LASTBRANCH_4_TO_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 4 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":234},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":32891,"byte_end":32913,"line_start":130,"line_end":130,"column_start":11,"column_end":33},"name":"MSR_LASTBRANCH_5_TO_IP","qualname":"::registers::msr::MSR_LASTBRANCH_5_TO_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 5 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":236},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":33018,"byte_end":33040,"line_start":133,"line_end":133,"column_start":11,"column_end":33},"name":"MSR_LASTBRANCH_6_TO_IP","qualname":"::registers::msr::MSR_LASTBRANCH_6_TO_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 6 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":238},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":33145,"byte_end":33167,"line_start":136,"line_end":136,"column_start":11,"column_end":33},"name":"MSR_LASTBRANCH_7_TO_IP","qualname":"::registers::msr::MSR_LASTBRANCH_7_TO_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 7 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":240},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":33246,"byte_end":33265,"line_start":139,"line_end":139,"column_start":11,"column_end":30},"name":"IA32_BIOS_UPDT_TRIG","qualname":"::registers::msr::IA32_BIOS_UPDT_TRIG","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" BIOS Update Trigger Register (W)  See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":242},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":33324,"byte_end":33338,"line_start":142,"line_end":142,"column_start":11,"column_end":25},"name":"BIOS_UPDT_TRIG","qualname":"::registers::msr::BIOS_UPDT_TRIG","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" BIOS Update Trigger Register.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":244},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":33414,"byte_end":33431,"line_start":145,"line_end":145,"column_start":11,"column_end":28},"name":"IA32_BIOS_SIGN_ID","qualname":"::registers::msr::IA32_BIOS_SIGN_ID","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" BIOS Update Signature ID (R/W) See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":246},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":33508,"byte_end":33528,"line_start":148,"line_end":148,"column_start":11,"column_end":31},"name":"IA32_SMM_MONITOR_CTL","qualname":"::registers::msr::IA32_SMM_MONITOR_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" SMM Monitor Configuration (R/W) See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":248},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":33583,"byte_end":33594,"line_start":151,"line_end":151,"column_start":11,"column_end":22},"name":"IA32_SMBASE","qualname":"::registers::msr::IA32_SMBASE","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" If IA32_VMX_MISC[bit 15])\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":250},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":33782,"byte_end":33799,"line_start":154,"line_end":154,"column_start":11,"column_end":28},"name":"MSR_SMRR_PHYSMASK","qualname":"::registers::msr::MSR_SMRR_PHYSMASK","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" System Management Mode Physical Address Mask register  (WO in SMM) Model-specific implementation of SMRR-like interface, read visible  and write only in SMM..\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":252},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":33874,"byte_end":33883,"line_start":157,"line_end":157,"column_start":11,"column_end":20},"name":"IA32_PMC0","qualname":"::registers::msr::IA32_PMC0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Performance Counter Register  See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":254},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":33958,"byte_end":33967,"line_start":160,"line_end":160,"column_start":11,"column_end":20},"name":"IA32_PMC1","qualname":"::registers::msr::IA32_PMC1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Performance Counter Register  See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":256},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":34042,"byte_end":34051,"line_start":163,"line_end":163,"column_start":11,"column_end":20},"name":"IA32_PMC2","qualname":"::registers::msr::IA32_PMC2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Performance Counter Register  See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":258},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":34126,"byte_end":34135,"line_start":166,"line_end":166,"column_start":11,"column_end":20},"name":"IA32_PMC3","qualname":"::registers::msr::IA32_PMC3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Performance Counter Register  See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":260},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":34210,"byte_end":34219,"line_start":169,"line_end":169,"column_start":11,"column_end":20},"name":"IA32_PMC4","qualname":"::registers::msr::IA32_PMC4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Performance Counter Register  See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":262},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":34294,"byte_end":34303,"line_start":172,"line_end":172,"column_start":11,"column_end":20},"name":"IA32_PMC5","qualname":"::registers::msr::IA32_PMC5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Performance Counter Register  See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":264},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":34378,"byte_end":34387,"line_start":175,"line_end":175,"column_start":11,"column_end":20},"name":"IA32_PMC6","qualname":"::registers::msr::IA32_PMC6","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Performance Counter Register  See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":266},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":34462,"byte_end":34471,"line_start":178,"line_end":178,"column_start":11,"column_end":20},"name":"IA32_PMC7","qualname":"::registers::msr::IA32_PMC7","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Performance Counter Register  See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":268},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":34639,"byte_end":34651,"line_start":181,"line_end":181,"column_start":11,"column_end":23},"name":"MSR_FSB_FREQ","qualname":"::registers::msr::MSR_FSB_FREQ","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Scaleable Bus Speed(RO) This field indicates the intended scaleable bus clock speed for  processors based on Intel Atom microarchitecture:\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":270},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":34705,"byte_end":34722,"line_start":184,"line_end":184,"column_start":11,"column_end":28},"name":"MSR_PLATFORM_INFO","qualname":"::registers::msr::MSR_PLATFORM_INFO","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" see http://biosbits.org.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":272},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":34945,"byte_end":34971,"line_start":187,"line_end":187,"column_start":11,"column_end":37},"name":"MSR_PKG_CST_CONFIG_CONTROL","qualname":"::registers::msr::MSR_PKG_CST_CONFIG_CONTROL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" C-State Configuration Control (R/W)  Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States. See http://biosbits.org.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":274},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":35075,"byte_end":35098,"line_start":190,"line_end":190,"column_start":11,"column_end":34},"name":"MSR_PMG_IO_CAPTURE_BASE","qualname":"::registers::msr::MSR_PMG_IO_CAPTURE_BASE","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Power Management IO Redirection in C-state (R/W)  See http://biosbits.org.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":276},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":35191,"byte_end":35201,"line_start":193,"line_end":193,"column_start":11,"column_end":21},"name":"IA32_MPERF","qualname":"::registers::msr::IA32_MPERF","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Maximum Performance Frequency Clock Count (RW)  See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":278},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":35293,"byte_end":35303,"line_start":196,"line_end":196,"column_start":11,"column_end":21},"name":"IA32_APERF","qualname":"::registers::msr::IA32_APERF","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Actual Performance Frequency Clock Count (RW)  See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":280},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":35402,"byte_end":35414,"line_start":199,"line_end":199,"column_start":11,"column_end":23},"name":"IA32_MTRRCAP","qualname":"::registers::msr::IA32_MTRRCAP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" MTRR Information See Section 11.11.1, MTRR Feature  Identification. .\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":282},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":35439,"byte_end":35453,"line_start":201,"line_end":201,"column_start":11,"column_end":25},"name":"MSR_BBL_CR_CTL","qualname":"::registers::msr::MSR_BBL_CR_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":284},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":35479,"byte_end":35494,"line_start":203,"line_end":203,"column_start":11,"column_end":26},"name":"MSR_BBL_CR_CTL3","qualname":"::registers::msr::MSR_BBL_CR_CTL3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":286},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":35688,"byte_end":35704,"line_start":206,"line_end":206,"column_start":11,"column_end":27},"name":"IA32_SYSENTER_CS","qualname":"::registers::msr::IA32_SYSENTER_CS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" CS register target for CPL 0 code (R/W) See Table 35-2. See Section 5.8.7, Performing Fast Calls to  System Procedures with the SYSENTER and  SYSEXIT Instructions.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":288},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":35768,"byte_end":35783,"line_start":209,"line_end":209,"column_start":11,"column_end":26},"name":"SYSENTER_CS_MSR","qualname":"::registers::msr::SYSENTER_CS_MSR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" CS register target for CPL 0 code\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":290},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":35973,"byte_end":35990,"line_start":212,"line_end":212,"column_start":11,"column_end":28},"name":"IA32_SYSENTER_ESP","qualname":"::registers::msr::IA32_SYSENTER_ESP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Stack pointer for CPL 0 stack (R/W) See Table 35-2. See Section 5.8.7, Performing Fast Calls to  System Procedures with the SYSENTER and  SYSEXIT Instructions.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":292},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":36050,"byte_end":36066,"line_start":215,"line_end":215,"column_start":11,"column_end":27},"name":"SYSENTER_ESP_MSR","qualname":"::registers::msr::SYSENTER_ESP_MSR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Stack pointer for CPL 0 stack\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":294},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":36248,"byte_end":36265,"line_start":218,"line_end":218,"column_start":11,"column_end":28},"name":"IA32_SYSENTER_EIP","qualname":"::registers::msr::IA32_SYSENTER_EIP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" CPL 0 code entry point (R/W) See Table 35-2. See Section 5.8.7, Performing  Fast Calls to System Procedures with the SYSENTER and SYSEXIT Instructions.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":296},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":36318,"byte_end":36334,"line_start":221,"line_end":221,"column_start":11,"column_end":27},"name":"SYSENTER_EIP_MSR","qualname":"::registers::msr::SYSENTER_EIP_MSR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" CPL 0 code entry point\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":298},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":36360,"byte_end":36367,"line_start":223,"line_end":223,"column_start":11,"column_end":18},"name":"MCG_CAP","qualname":"::registers::msr::MCG_CAP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":300},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":36485,"byte_end":36497,"line_start":226,"line_end":226,"column_start":11,"column_end":23},"name":"IA32_MCG_CAP","qualname":"::registers::msr::IA32_MCG_CAP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Machine Check Capabilities (R) See Table 35-2. See Section 15.3.1.1,  IA32_MCG_CAP MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":302},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":36613,"byte_end":36628,"line_start":229,"line_end":229,"column_start":11,"column_end":26},"name":"IA32_MCG_STATUS","qualname":"::registers::msr::IA32_MCG_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Machine Check Status. (R) See Table 35-2. See Section 15.3.1.2,  IA32_MCG_STATUS MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":304},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":36654,"byte_end":36664,"line_start":231,"line_end":231,"column_start":11,"column_end":21},"name":"MCG_STATUS","qualname":"::registers::msr::MCG_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":306},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":36690,"byte_end":36697,"line_start":233,"line_end":233,"column_start":11,"column_end":18},"name":"MCG_CTL","qualname":"::registers::msr::MCG_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":308},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":36818,"byte_end":36830,"line_start":236,"line_end":236,"column_start":11,"column_end":23},"name":"IA32_MCG_CTL","qualname":"::registers::msr::IA32_MCG_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Machine Check Feature Enable (R/W) See Table 35-2. See Section 15.3.1.3, IA32_MCG_CTL MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":310},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":36962,"byte_end":36977,"line_start":239,"line_end":239,"column_start":11,"column_end":26},"name":"MSR_SMM_MCA_CAP","qualname":"::registers::msr::MSR_SMM_MCA_CAP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Enhanced SMM Capabilities (SMM-RO) Reports SMM capability Enhancement. Accessible only while in  SMM.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":312},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":37041,"byte_end":37058,"line_start":242,"line_end":242,"column_start":11,"column_end":28},"name":"MSR_ERROR_CONTROL","qualname":"::registers::msr::MSR_ERROR_CONTROL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" MC Bank Error Configuration (R/W)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":314},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":37188,"byte_end":37199,"line_start":245,"line_end":245,"column_start":11,"column_end":22},"name":"MSR_MCG_RAX","qualname":"::registers::msr::MSR_MCG_RAX","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Machine Check EAX/RAX Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":316},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":37329,"byte_end":37340,"line_start":248,"line_end":248,"column_start":11,"column_end":22},"name":"MSR_MCG_RBX","qualname":"::registers::msr::MSR_MCG_RBX","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Machine Check EBX/RBX Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":318},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":37470,"byte_end":37481,"line_start":251,"line_end":251,"column_start":11,"column_end":22},"name":"MSR_MCG_RCX","qualname":"::registers::msr::MSR_MCG_RCX","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Machine Check ECX/RCX Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":320},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":37611,"byte_end":37622,"line_start":254,"line_end":254,"column_start":11,"column_end":22},"name":"MSR_MCG_RDX","qualname":"::registers::msr::MSR_MCG_RDX","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Machine Check EDX/RDX Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":322},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":37752,"byte_end":37763,"line_start":257,"line_end":257,"column_start":11,"column_end":22},"name":"MSR_MCG_RSI","qualname":"::registers::msr::MSR_MCG_RSI","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Machine Check ESI/RSI Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":324},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":37893,"byte_end":37904,"line_start":260,"line_end":260,"column_start":11,"column_end":22},"name":"MSR_MCG_RDI","qualname":"::registers::msr::MSR_MCG_RDI","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Machine Check EDI/RDI Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":326},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":38034,"byte_end":38045,"line_start":263,"line_end":263,"column_start":11,"column_end":22},"name":"MSR_MCG_RBP","qualname":"::registers::msr::MSR_MCG_RBP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Machine Check EBP/RBP Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":328},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":38185,"byte_end":38201,"line_start":266,"line_end":266,"column_start":11,"column_end":27},"name":"IA32_PERFEVTSEL0","qualname":"::registers::msr::IA32_PERFEVTSEL0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Performance Event Select for Counter 0 (R/W) Supports all fields described inTable 35-2 and the fields below.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":330},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":38341,"byte_end":38357,"line_start":269,"line_end":269,"column_start":11,"column_end":27},"name":"IA32_PERFEVTSEL1","qualname":"::registers::msr::IA32_PERFEVTSEL1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Performance Event Select for Counter 1 (R/W) Supports all fields described inTable 35-2 and the fields below.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":332},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":38497,"byte_end":38513,"line_start":272,"line_end":272,"column_start":11,"column_end":27},"name":"IA32_PERFEVTSEL2","qualname":"::registers::msr::IA32_PERFEVTSEL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Performance Event Select for Counter 2 (R/W) Supports all fields described inTable 35-2 and the fields below.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":334},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":38648,"byte_end":38662,"line_start":275,"line_end":275,"column_start":11,"column_end":25},"name":"MSR_MCG_RFLAGS","qualname":"::registers::msr::MSR_MCG_RFLAGS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Machine Check EFLAGS/RFLAG Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":336},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":38802,"byte_end":38818,"line_start":278,"line_end":278,"column_start":11,"column_end":27},"name":"IA32_PERFEVTSEL3","qualname":"::registers::msr::IA32_PERFEVTSEL3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Performance Event Select for Counter 3 (R/W) Supports all fields described inTable 35-2 and the fields below.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":338},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":38948,"byte_end":38959,"line_start":281,"line_end":281,"column_start":11,"column_end":22},"name":"MSR_MCG_RIP","qualname":"::registers::msr::MSR_MCG_RIP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Machine Check EIP/RIP Save State See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":340},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":39084,"byte_end":39096,"line_start":284,"line_end":284,"column_start":11,"column_end":23},"name":"MSR_MCG_MISC","qualname":"::registers::msr::MSR_MCG_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Machine Check Miscellaneous See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":342},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":39169,"byte_end":39185,"line_start":287,"line_end":287,"column_start":11,"column_end":27},"name":"IA32_PERFEVTSEL4","qualname":"::registers::msr::IA32_PERFEVTSEL4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2; If CPUID.0AH:EAX[15:8] = 8\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":344},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":39258,"byte_end":39274,"line_start":290,"line_end":290,"column_start":11,"column_end":27},"name":"IA32_PERFEVTSEL5","qualname":"::registers::msr::IA32_PERFEVTSEL5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2; If CPUID.0AH:EAX[15:8] = 8\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":346},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":39347,"byte_end":39363,"line_start":293,"line_end":293,"column_start":11,"column_end":27},"name":"IA32_PERFEVTSEL6","qualname":"::registers::msr::IA32_PERFEVTSEL6","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2; If CPUID.0AH:EAX[15:8] = 8\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":348},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":39436,"byte_end":39452,"line_start":296,"line_end":296,"column_start":11,"column_end":27},"name":"IA32_PERFEVTSEL7","qualname":"::registers::msr::IA32_PERFEVTSEL7","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2; If CPUID.0AH:EAX[15:8] = 8\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":350},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":39566,"byte_end":39576,"line_start":299,"line_end":299,"column_start":11,"column_end":21},"name":"MSR_MCG_R8","qualname":"::registers::msr::MSR_MCG_R8","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Machine Check R8 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":352},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":39694,"byte_end":39704,"line_start":302,"line_end":302,"column_start":11,"column_end":21},"name":"MSR_MCG_R9","qualname":"::registers::msr::MSR_MCG_R9","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Machine Check R9D/R9 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":354},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":39819,"byte_end":39830,"line_start":305,"line_end":305,"column_start":11,"column_end":22},"name":"MSR_MCG_R10","qualname":"::registers::msr::MSR_MCG_R10","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Machine Check R10 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":356},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":39945,"byte_end":39956,"line_start":308,"line_end":308,"column_start":11,"column_end":22},"name":"MSR_MCG_R11","qualname":"::registers::msr::MSR_MCG_R11","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Machine Check R11 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":358},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":40071,"byte_end":40082,"line_start":311,"line_end":311,"column_start":11,"column_end":22},"name":"MSR_MCG_R12","qualname":"::registers::msr::MSR_MCG_R12","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Machine Check R12 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":360},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":40197,"byte_end":40208,"line_start":314,"line_end":314,"column_start":11,"column_end":22},"name":"MSR_MCG_R13","qualname":"::registers::msr::MSR_MCG_R13","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Machine Check R13 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":362},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":40323,"byte_end":40334,"line_start":317,"line_end":317,"column_start":11,"column_end":22},"name":"MSR_MCG_R14","qualname":"::registers::msr::MSR_MCG_R14","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Machine Check R14 See Section 15.3.2.6, IA32_MCG Extended  Machine Check State MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":364},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":40360,"byte_end":40375,"line_start":319,"line_end":319,"column_start":11,"column_end":26},"name":"MSR_PERF_STATUS","qualname":"::registers::msr::MSR_PERF_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":366},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":40479,"byte_end":40495,"line_start":322,"line_end":322,"column_start":11,"column_end":27},"name":"IA32_PERF_STATUS","qualname":"::registers::msr::IA32_PERF_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2. See Section 14.1, Enhanced Intel  Speedstep Technology.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":368},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":40599,"byte_end":40612,"line_start":325,"line_end":325,"column_start":11,"column_end":24},"name":"IA32_PERF_CTL","qualname":"::registers::msr::IA32_PERF_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2. See Section 14.1, Enhanced Intel  Speedstep Technology.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":370},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":40754,"byte_end":40775,"line_start":328,"line_end":328,"column_start":11,"column_end":32},"name":"IA32_CLOCK_MODULATION","qualname":"::registers::msr::IA32_CLOCK_MODULATION","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Clock Modulation (R/W)  See Table 35-2. IA32_CLOCK_MODULATION MSR was originally named  IA32_THERM_CONTROL MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":372},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":40895,"byte_end":40915,"line_start":331,"line_end":331,"column_start":11,"column_end":31},"name":"IA32_THERM_INTERRUPT","qualname":"::registers::msr::IA32_THERM_INTERRUPT","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Thermal Interrupt Control (R/W) See Section 14.5.2, Thermal Monitor,  and see Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":374},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":41033,"byte_end":41050,"line_start":334,"line_end":334,"column_start":11,"column_end":28},"name":"IA32_THERM_STATUS","qualname":"::registers::msr::IA32_THERM_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Thermal Monitor Status (R/W) See Section 14.5.2, Thermal Monitor,  and see  Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":376},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":41107,"byte_end":41121,"line_start":337,"line_end":337,"column_start":11,"column_end":25},"name":"MSR_THERM2_CTL","qualname":"::registers::msr::MSR_THERM2_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Thermal Monitor 2 Control.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":378},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":41147,"byte_end":41163,"line_start":339,"line_end":339,"column_start":11,"column_end":27},"name":"IA32_MISC_ENABLE","qualname":"::registers::msr::IA32_MISC_ENABLE","value":"u32","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":380},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":41227,"byte_end":41243,"line_start":342,"line_end":342,"column_start":11,"column_end":27},"name":"MSR_PLATFORM_BRV","qualname":"::registers::msr::MSR_PLATFORM_BRV","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Platform Feature Requirements (R)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":382},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":41269,"byte_end":41291,"line_start":344,"line_end":344,"column_start":11,"column_end":33},"name":"MSR_TEMPERATURE_TARGET","qualname":"::registers::msr::MSR_TEMPERATURE_TARGET","value":"u32","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":384},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":41366,"byte_end":41383,"line_start":347,"line_end":347,"column_start":11,"column_end":28},"name":"MSR_OFFCORE_RSP_0","qualname":"::registers::msr::MSR_OFFCORE_RSP_0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Offcore Response Event Select Register (R/W)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":386},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":41458,"byte_end":41475,"line_start":350,"line_end":350,"column_start":11,"column_end":28},"name":"MSR_OFFCORE_RSP_1","qualname":"::registers::msr::MSR_OFFCORE_RSP_1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Offcore Response Event Select Register (R/W)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":388},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":41530,"byte_end":41547,"line_start":353,"line_end":353,"column_start":11,"column_end":28},"name":"MSR_MISC_PWR_MGMT","qualname":"::registers::msr::MSR_MISC_PWR_MGMT","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See http://biosbits.org.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":390},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":41602,"byte_end":41631,"line_start":356,"line_end":356,"column_start":11,"column_end":40},"name":"MSR_TURBO_POWER_CURRENT_LIMIT","qualname":"::registers::msr::MSR_TURBO_POWER_CURRENT_LIMIT","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See http://biosbits.org.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":392},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":41762,"byte_end":41783,"line_start":359,"line_end":359,"column_start":11,"column_end":32},"name":"MSR_TURBO_RATIO_LIMIT","qualname":"::registers::msr::MSR_TURBO_RATIO_LIMIT","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Maximum Ratio Limit of Turbo Mode RO if MSR_PLATFORM_INFO.[28] = 0, RW if MSR_PLATFORM_INFO.[28] = 1\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":394},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":41836,"byte_end":41857,"line_start":362,"line_end":362,"column_start":11,"column_end":32},"name":"IA32_ENERGY_PERF_BIAS","qualname":"::registers::msr::IA32_ENERGY_PERF_BIAS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" if CPUID.6H:ECX[3] = 1\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":396},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":41912,"byte_end":41937,"line_start":365,"line_end":365,"column_start":11,"column_end":36},"name":"IA32_PACKAGE_THERM_STATUS","qualname":"::registers::msr::IA32_PACKAGE_THERM_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" If CPUID.06H: EAX[6] = 1\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":398},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":41992,"byte_end":42020,"line_start":368,"line_end":368,"column_start":11,"column_end":39},"name":"IA32_PACKAGE_THERM_INTERRUPT","qualname":"::registers::msr::IA32_PACKAGE_THERM_INTERRUPT","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" If CPUID.06H: EAX[6] = 1\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":400},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":42156,"byte_end":42170,"line_start":371,"line_end":371,"column_start":11,"column_end":25},"name":"MSR_LBR_SELECT","qualname":"::registers::msr::MSR_LBR_SELECT","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record Filtering Select Register (R/W)  See Section 17.6.2, Filtering of Last Branch Records.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":402},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":42542,"byte_end":42560,"line_start":374,"line_end":374,"column_start":11,"column_end":29},"name":"MSR_LASTBRANCH_TOS","qualname":"::registers::msr::MSR_LASTBRANCH_TOS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record Stack TOS (R/W)  Contains an index (0-3 or 0-15) that points to the  top of the last branch record stack (that is, that points the index of the MSR containing the most  recent branch record). See Section 17.9.2, LBR Stack for Processors Based on Intel NetBurst Microarchitecture ; and  addresses 1DBH-1DEH and 680H-68FH.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":404},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":42586,"byte_end":42597,"line_start":376,"line_end":376,"column_start":11,"column_end":22},"name":"DEBUGCTLMSR","qualname":"::registers::msr::DEBUGCTLMSR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":406},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":42791,"byte_end":42804,"line_start":379,"line_end":379,"column_start":11,"column_end":24},"name":"MSR_DEBUGCTLA","qualname":"::registers::msr::MSR_DEBUGCTLA","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Debug Control (R/W)  Controls how several debug features are used. Bit  definitions are discussed in the referenced section. See Section 17.9.1, MSR_DEBUGCTLA MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":408},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":43050,"byte_end":43063,"line_start":382,"line_end":382,"column_start":11,"column_end":24},"name":"MSR_DEBUGCTLB","qualname":"::registers::msr::MSR_DEBUGCTLB","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Debug Control (R/W)  Controls how several debug features are used. Bit definitions are discussed in the referenced section. See Section 17.11, Last Branch, Interrupt, and Exception Recording  (Pentium M Processors).\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":410},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":43218,"byte_end":43231,"line_start":385,"line_end":385,"column_start":11,"column_end":24},"name":"IA32_DEBUGCTL","qualname":"::registers::msr::IA32_DEBUGCTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Debug Control (R/W)  Controls how several debug features are used. Bit definitions are  discussed in the referenced section.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":412},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":43257,"byte_end":43273,"line_start":387,"line_end":387,"column_start":11,"column_end":27},"name":"LASTBRANCHFROMIP","qualname":"::registers::msr::LASTBRANCHFROMIP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":414},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":43730,"byte_end":43746,"line_start":390,"line_end":390,"column_start":11,"column_end":27},"name":"MSR_LASTBRANCH_0","qualname":"::registers::msr::MSR_LASTBRANCH_0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 0 (R/W)  One of four last branch record registers on the last  branch record stack. It contains pointers to the  source and destination instruction for one of the  last four branches, exceptions, or interrupts that  the processor took. MSR_LASTBRANCH_0 through  MSR_LASTBRANCH_3 at 1DBH-1DEH are  available only on family 0FH, models 0H-02H.  They have been replaced by the MSRs at 680H- 68FH and 6C0H-6CFH.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":416},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":43772,"byte_end":43786,"line_start":392,"line_end":392,"column_start":11,"column_end":25},"name":"LASTBRANCHTOIP","qualname":"::registers::msr::LASTBRANCHTOIP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":418},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":43812,"byte_end":43825,"line_start":394,"line_end":394,"column_start":11,"column_end":24},"name":"LASTINTFROMIP","qualname":"::registers::msr::LASTINTFROMIP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":420},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":43929,"byte_end":43945,"line_start":397,"line_end":397,"column_start":11,"column_end":27},"name":"MSR_LASTBRANCH_2","qualname":"::registers::msr::MSR_LASTBRANCH_2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 2 See description of the MSR_LASTBRANCH_0 MSR at 1DBH.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":422},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":44335,"byte_end":44351,"line_start":400,"line_end":400,"column_start":11,"column_end":27},"name":"MSR_LER_FROM_LIP","qualname":"::registers::msr::MSR_LER_FROM_LIP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Exception Record From Linear IP (R)  Contains a pointer to the last branch instruction that the processor  executed prior to the last exception that was generated or the last  interrupt that was handled. See Section 17.11, Last Branch, Interrupt, and Exception Recording  (Pentium M Processors)  and Section 17.12.2, Last Branch and Last  Exception MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":424},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":44377,"byte_end":44388,"line_start":402,"line_end":402,"column_start":11,"column_end":22},"name":"LASTINTTOIP","qualname":"::registers::msr::LASTINTTOIP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":426},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":44493,"byte_end":44509,"line_start":405,"line_end":405,"column_start":11,"column_end":27},"name":"MSR_LASTBRANCH_3","qualname":"::registers::msr::MSR_LASTBRANCH_3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 3 See description of the MSR_LASTBRANCH_0 MSR  at 1DBH.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":428},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":44921,"byte_end":44935,"line_start":408,"line_end":408,"column_start":11,"column_end":25},"name":"MSR_LER_TO_LIP","qualname":"::registers::msr::MSR_LER_TO_LIP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Exception Record To Linear IP (R)  This area contains a pointer to the target of the last branch instruction  that the processor executed prior to the last exception that was  generated or the last interrupt that was handled. See Section 17.11, Last Branch, Interrupt, and Exception Recording  (Pentium M Processors)  and Section 17.12.2, Last Branch and Last  Exception MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":430},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":44961,"byte_end":44978,"line_start":410,"line_end":410,"column_start":11,"column_end":28},"name":"ROB_CR_BKUPTMPDR6","qualname":"::registers::msr::ROB_CR_BKUPTMPDR6","value":"u32","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":432},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":45024,"byte_end":45042,"line_start":413,"line_end":413,"column_start":11,"column_end":29},"name":"IA32_SMRR_PHYSBASE","qualname":"::registers::msr::IA32_SMRR_PHYSBASE","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":434},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":45100,"byte_end":45118,"line_start":416,"line_end":416,"column_start":11,"column_end":29},"name":"IA32_SMRR_PHYSMASK","qualname":"::registers::msr::IA32_SMRR_PHYSMASK","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" If IA32_MTRR_CAP[SMRR]  = 1\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":436},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":45155,"byte_end":45176,"line_start":419,"line_end":419,"column_start":11,"column_end":32},"name":"IA32_PLATFORM_DCA_CAP","qualname":"::registers::msr::IA32_PLATFORM_DCA_CAP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_0FH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":438},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":45202,"byte_end":45218,"line_start":421,"line_end":421,"column_start":11,"column_end":27},"name":"IA32_CPU_DCA_CAP","qualname":"::registers::msr::IA32_CPU_DCA_CAP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":440},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":45255,"byte_end":45269,"line_start":424,"line_end":424,"column_start":11,"column_end":25},"name":"IA32_DCA_0_CAP","qualname":"::registers::msr::IA32_DCA_0_CAP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":442},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":45348,"byte_end":45361,"line_start":427,"line_end":427,"column_start":11,"column_end":24},"name":"MSR_POWER_CTL","qualname":"::registers::msr::MSR_POWER_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Power Control Register. See http://biosbits.org.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":444},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":45461,"byte_end":45480,"line_start":430,"line_end":430,"column_start":11,"column_end":30},"name":"IA32_MTRR_PHYSBASE0","qualname":"::registers::msr::IA32_MTRR_PHYSBASE0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Variable Range Base MTRR See Section 11.11.2.3, Variable Range MTRRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":446},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":45580,"byte_end":45599,"line_start":433,"line_end":433,"column_start":11,"column_end":30},"name":"IA32_MTRR_PHYSMASK0","qualname":"::registers::msr::IA32_MTRR_PHYSMASK0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":448},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":45699,"byte_end":45718,"line_start":436,"line_end":436,"column_start":11,"column_end":30},"name":"IA32_MTRR_PHYSBASE1","qualname":"::registers::msr::IA32_MTRR_PHYSBASE1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":450},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":45818,"byte_end":45837,"line_start":439,"line_end":439,"column_start":11,"column_end":30},"name":"IA32_MTRR_PHYSMASK1","qualname":"::registers::msr::IA32_MTRR_PHYSMASK1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":452},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":45937,"byte_end":45956,"line_start":442,"line_end":442,"column_start":11,"column_end":30},"name":"IA32_MTRR_PHYSBASE2","qualname":"::registers::msr::IA32_MTRR_PHYSBASE2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":454},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":46057,"byte_end":46076,"line_start":445,"line_end":445,"column_start":11,"column_end":30},"name":"IA32_MTRR_PHYSMASK2","qualname":"::registers::msr::IA32_MTRR_PHYSMASK2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs .\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":456},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":46176,"byte_end":46195,"line_start":448,"line_end":448,"column_start":11,"column_end":30},"name":"IA32_MTRR_PHYSBASE3","qualname":"::registers::msr::IA32_MTRR_PHYSBASE3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":458},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":46295,"byte_end":46314,"line_start":451,"line_end":451,"column_start":11,"column_end":30},"name":"IA32_MTRR_PHYSMASK3","qualname":"::registers::msr::IA32_MTRR_PHYSMASK3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":460},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":46414,"byte_end":46433,"line_start":454,"line_end":454,"column_start":11,"column_end":30},"name":"IA32_MTRR_PHYSBASE4","qualname":"::registers::msr::IA32_MTRR_PHYSBASE4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":462},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":46533,"byte_end":46552,"line_start":457,"line_end":457,"column_start":11,"column_end":30},"name":"IA32_MTRR_PHYSMASK4","qualname":"::registers::msr::IA32_MTRR_PHYSMASK4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":464},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":46652,"byte_end":46671,"line_start":460,"line_end":460,"column_start":11,"column_end":30},"name":"IA32_MTRR_PHYSBASE5","qualname":"::registers::msr::IA32_MTRR_PHYSBASE5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":466},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":46771,"byte_end":46790,"line_start":463,"line_end":463,"column_start":11,"column_end":30},"name":"IA32_MTRR_PHYSMASK5","qualname":"::registers::msr::IA32_MTRR_PHYSMASK5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":468},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":46890,"byte_end":46909,"line_start":466,"line_end":466,"column_start":11,"column_end":30},"name":"IA32_MTRR_PHYSBASE6","qualname":"::registers::msr::IA32_MTRR_PHYSBASE6","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":470},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":47009,"byte_end":47028,"line_start":469,"line_end":469,"column_start":11,"column_end":30},"name":"IA32_MTRR_PHYSMASK6","qualname":"::registers::msr::IA32_MTRR_PHYSMASK6","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":472},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":47128,"byte_end":47147,"line_start":472,"line_end":472,"column_start":11,"column_end":30},"name":"IA32_MTRR_PHYSBASE7","qualname":"::registers::msr::IA32_MTRR_PHYSBASE7","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":474},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":47247,"byte_end":47266,"line_start":475,"line_end":475,"column_start":11,"column_end":30},"name":"IA32_MTRR_PHYSMASK7","qualname":"::registers::msr::IA32_MTRR_PHYSMASK7","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Variable Range Mask MTRR See Section 11.11.2.3, Variable Range MTRRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":476},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":47323,"byte_end":47342,"line_start":478,"line_end":478,"column_start":11,"column_end":30},"name":"IA32_MTRR_PHYSBASE8","qualname":"::registers::msr::IA32_MTRR_PHYSBASE8","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" if IA32_MTRR_CAP[7:0] >  8\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":478},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":47399,"byte_end":47418,"line_start":481,"line_end":481,"column_start":11,"column_end":30},"name":"IA32_MTRR_PHYSMASK8","qualname":"::registers::msr::IA32_MTRR_PHYSMASK8","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" if IA32_MTRR_CAP[7:0] >  8\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":480},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":47475,"byte_end":47494,"line_start":484,"line_end":484,"column_start":11,"column_end":30},"name":"IA32_MTRR_PHYSBASE9","qualname":"::registers::msr::IA32_MTRR_PHYSBASE9","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" if IA32_MTRR_CAP[7:0] >  9\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":482},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":47551,"byte_end":47570,"line_start":487,"line_end":487,"column_start":11,"column_end":30},"name":"IA32_MTRR_PHYSMASK9","qualname":"::registers::msr::IA32_MTRR_PHYSMASK9","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" if IA32_MTRR_CAP[7:0] >  9\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":484},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":47659,"byte_end":47681,"line_start":490,"line_end":490,"column_start":11,"column_end":33},"name":"IA32_MTRR_FIX64K_00000","qualname":"::registers::msr::IA32_MTRR_FIX64K_00000","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":486},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":47770,"byte_end":47792,"line_start":493,"line_end":493,"column_start":11,"column_end":33},"name":"IA32_MTRR_FIX16K_80000","qualname":"::registers::msr::IA32_MTRR_FIX16K_80000","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":488},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":47881,"byte_end":47903,"line_start":496,"line_end":496,"column_start":11,"column_end":33},"name":"IA32_MTRR_FIX16K_A0000","qualname":"::registers::msr::IA32_MTRR_FIX16K_A0000","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":490},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":47992,"byte_end":48013,"line_start":499,"line_end":499,"column_start":11,"column_end":32},"name":"IA32_MTRR_FIX4K_C0000","qualname":"::registers::msr::IA32_MTRR_FIX4K_C0000","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":492},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":48103,"byte_end":48124,"line_start":502,"line_end":502,"column_start":11,"column_end":32},"name":"IA32_MTRR_FIX4K_C8000","qualname":"::registers::msr::IA32_MTRR_FIX4K_C8000","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs .\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":494},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":48214,"byte_end":48235,"line_start":505,"line_end":505,"column_start":11,"column_end":32},"name":"IA32_MTRR_FIX4K_D0000","qualname":"::registers::msr::IA32_MTRR_FIX4K_D0000","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs .\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":496},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":48324,"byte_end":48345,"line_start":508,"line_end":508,"column_start":11,"column_end":32},"name":"IA32_MTRR_FIX4K_D8000","qualname":"::registers::msr::IA32_MTRR_FIX4K_D8000","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":498},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":48434,"byte_end":48455,"line_start":511,"line_end":511,"column_start":11,"column_end":32},"name":"IA32_MTRR_FIX4K_E0000","qualname":"::registers::msr::IA32_MTRR_FIX4K_E0000","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":500},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":48544,"byte_end":48565,"line_start":514,"line_end":514,"column_start":11,"column_end":32},"name":"IA32_MTRR_FIX4K_E8000","qualname":"::registers::msr::IA32_MTRR_FIX4K_E8000","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":502},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":48654,"byte_end":48675,"line_start":517,"line_end":517,"column_start":11,"column_end":32},"name":"IA32_MTRR_FIX4K_F0000","qualname":"::registers::msr::IA32_MTRR_FIX4K_F0000","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":504},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":48764,"byte_end":48785,"line_start":520,"line_end":520,"column_start":11,"column_end":32},"name":"IA32_MTRR_FIX4K_F8000","qualname":"::registers::msr::IA32_MTRR_FIX4K_F8000","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Fixed Range MTRR See Section 11.11.2.2, Fixed Range MTRRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":506},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":48878,"byte_end":48886,"line_start":523,"line_end":523,"column_start":11,"column_end":19},"name":"IA32_PAT","qualname":"::registers::msr::IA32_PAT","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Page Attribute Table See Section 11.11.2.2, Fixed Range MTRRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":508},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":48932,"byte_end":48945,"line_start":526,"line_end":526,"column_start":11,"column_end":24},"name":"IA32_MC0_CTL2","qualname":"::registers::msr::IA32_MC0_CTL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":510},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":48991,"byte_end":49004,"line_start":529,"line_end":529,"column_start":11,"column_end":24},"name":"IA32_MC1_CTL2","qualname":"::registers::msr::IA32_MC1_CTL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":512},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":49050,"byte_end":49063,"line_start":532,"line_end":532,"column_start":11,"column_end":24},"name":"IA32_MC2_CTL2","qualname":"::registers::msr::IA32_MC2_CTL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":514},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":49109,"byte_end":49122,"line_start":535,"line_end":535,"column_start":11,"column_end":24},"name":"IA32_MC3_CTL2","qualname":"::registers::msr::IA32_MC3_CTL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":516},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":49168,"byte_end":49181,"line_start":538,"line_end":538,"column_start":11,"column_end":24},"name":"IA32_MC4_CTL2","qualname":"::registers::msr::IA32_MC4_CTL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":518},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":49242,"byte_end":49254,"line_start":541,"line_end":541,"column_start":11,"column_end":23},"name":"MSR_MC4_CTL2","qualname":"::registers::msr::MSR_MC4_CTL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Always 0 (CMCI not supported).\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":520},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":49300,"byte_end":49313,"line_start":544,"line_end":544,"column_start":11,"column_end":24},"name":"IA32_MC5_CTL2","qualname":"::registers::msr::IA32_MC5_CTL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":522},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":49359,"byte_end":49372,"line_start":547,"line_end":547,"column_start":11,"column_end":24},"name":"IA32_MC6_CTL2","qualname":"::registers::msr::IA32_MC6_CTL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":524},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":49418,"byte_end":49431,"line_start":550,"line_end":550,"column_start":11,"column_end":24},"name":"IA32_MC7_CTL2","qualname":"::registers::msr::IA32_MC7_CTL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":526},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":49477,"byte_end":49490,"line_start":553,"line_end":553,"column_start":11,"column_end":24},"name":"IA32_MC8_CTL2","qualname":"::registers::msr::IA32_MC8_CTL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":528},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":49536,"byte_end":49549,"line_start":556,"line_end":556,"column_start":11,"column_end":24},"name":"IA32_MC9_CTL2","qualname":"::registers::msr::IA32_MC9_CTL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":530},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":49595,"byte_end":49609,"line_start":559,"line_end":559,"column_start":11,"column_end":25},"name":"IA32_MC10_CTL2","qualname":"::registers::msr::IA32_MC10_CTL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":532},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":49655,"byte_end":49669,"line_start":562,"line_end":562,"column_start":11,"column_end":25},"name":"IA32_MC11_CTL2","qualname":"::registers::msr::IA32_MC11_CTL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":534},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":49715,"byte_end":49729,"line_start":565,"line_end":565,"column_start":11,"column_end":25},"name":"IA32_MC12_CTL2","qualname":"::registers::msr::IA32_MC12_CTL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":536},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":49775,"byte_end":49789,"line_start":568,"line_end":568,"column_start":11,"column_end":25},"name":"IA32_MC13_CTL2","qualname":"::registers::msr::IA32_MC13_CTL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":538},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":49835,"byte_end":49849,"line_start":571,"line_end":571,"column_start":11,"column_end":25},"name":"IA32_MC14_CTL2","qualname":"::registers::msr::IA32_MC14_CTL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":540},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":49895,"byte_end":49909,"line_start":574,"line_end":574,"column_start":11,"column_end":25},"name":"IA32_MC15_CTL2","qualname":"::registers::msr::IA32_MC15_CTL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":542},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":49955,"byte_end":49969,"line_start":577,"line_end":577,"column_start":11,"column_end":25},"name":"IA32_MC16_CTL2","qualname":"::registers::msr::IA32_MC16_CTL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":544},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":50015,"byte_end":50029,"line_start":580,"line_end":580,"column_start":11,"column_end":25},"name":"IA32_MC17_CTL2","qualname":"::registers::msr::IA32_MC17_CTL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":546},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":50075,"byte_end":50089,"line_start":583,"line_end":583,"column_start":11,"column_end":25},"name":"IA32_MC18_CTL2","qualname":"::registers::msr::IA32_MC18_CTL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":548},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":50135,"byte_end":50149,"line_start":586,"line_end":586,"column_start":11,"column_end":25},"name":"IA32_MC19_CTL2","qualname":"::registers::msr::IA32_MC19_CTL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":550},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":50195,"byte_end":50209,"line_start":589,"line_end":589,"column_start":11,"column_end":25},"name":"IA32_MC20_CTL2","qualname":"::registers::msr::IA32_MC20_CTL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":552},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":50255,"byte_end":50269,"line_start":592,"line_end":592,"column_start":11,"column_end":25},"name":"IA32_MC21_CTL2","qualname":"::registers::msr::IA32_MC21_CTL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":554},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":50466,"byte_end":50484,"line_start":595,"line_end":595,"column_start":11,"column_end":29},"name":"IA32_MTRR_DEF_TYPE","qualname":"::registers::msr::IA32_MTRR_DEF_TYPE","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Default Memory Types (R/W)  Sets the memory type for the regions of physical memory that are not  mapped by the MTRRs.  See Section 11.11.2.1, IA32_MTRR_DEF_TYPE MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":556},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":50557,"byte_end":50573,"line_start":598,"line_end":598,"column_start":11,"column_end":27},"name":"MSR_BPU_COUNTER0","qualname":"::registers::msr::MSR_BPU_COUNTER0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.2, Performance Counters.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":558},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":50599,"byte_end":50616,"line_start":600,"line_end":600,"column_start":11,"column_end":28},"name":"MSR_GQ_SNOOP_MESF","qualname":"::registers::msr::MSR_GQ_SNOOP_MESF","value":"u32","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":560},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":50689,"byte_end":50705,"line_start":603,"line_end":603,"column_start":11,"column_end":27},"name":"MSR_BPU_COUNTER1","qualname":"::registers::msr::MSR_BPU_COUNTER1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.2, Performance Counters.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":562},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":50778,"byte_end":50794,"line_start":606,"line_end":606,"column_start":11,"column_end":27},"name":"MSR_BPU_COUNTER2","qualname":"::registers::msr::MSR_BPU_COUNTER2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.2, Performance Counters.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":564},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":50867,"byte_end":50883,"line_start":609,"line_end":609,"column_start":11,"column_end":27},"name":"MSR_BPU_COUNTER3","qualname":"::registers::msr::MSR_BPU_COUNTER3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.2, Performance Counters.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":566},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":50956,"byte_end":50971,"line_start":612,"line_end":612,"column_start":11,"column_end":26},"name":"MSR_MS_COUNTER0","qualname":"::registers::msr::MSR_MS_COUNTER0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.2, Performance Counters.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":568},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":51044,"byte_end":51059,"line_start":615,"line_end":615,"column_start":11,"column_end":26},"name":"MSR_MS_COUNTER1","qualname":"::registers::msr::MSR_MS_COUNTER1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.2, Performance Counters.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":570},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":51132,"byte_end":51147,"line_start":618,"line_end":618,"column_start":11,"column_end":26},"name":"MSR_MS_COUNTER2","qualname":"::registers::msr::MSR_MS_COUNTER2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.2, Performance Counters.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":572},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":51220,"byte_end":51235,"line_start":621,"line_end":621,"column_start":11,"column_end":26},"name":"MSR_MS_COUNTER3","qualname":"::registers::msr::MSR_MS_COUNTER3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.2, Performance Counters.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":574},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":51308,"byte_end":51326,"line_start":624,"line_end":624,"column_start":11,"column_end":29},"name":"MSR_FLAME_COUNTER0","qualname":"::registers::msr::MSR_FLAME_COUNTER0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.2, Performance Counters.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":576},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":51408,"byte_end":51427,"line_start":627,"line_end":627,"column_start":11,"column_end":30},"name":"MSR_PERF_FIXED_CTR0","qualname":"::registers::msr::MSR_PERF_FIXED_CTR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Fixed-Function Performance Counter Register 0 (R/W)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":578},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":51526,"byte_end":51541,"line_start":630,"line_end":630,"column_start":11,"column_end":26},"name":"IA32_FIXED_CTR0","qualname":"::registers::msr::IA32_FIXED_CTR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Fixed-Function Performance Counter Register 0 (R/W)  See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":580},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":51614,"byte_end":51632,"line_start":633,"line_end":633,"column_start":11,"column_end":29},"name":"MSR_FLAME_COUNTER1","qualname":"::registers::msr::MSR_FLAME_COUNTER1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.2, Performance Counters.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":582},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":51714,"byte_end":51733,"line_start":636,"line_end":636,"column_start":11,"column_end":30},"name":"MSR_PERF_FIXED_CTR1","qualname":"::registers::msr::MSR_PERF_FIXED_CTR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Fixed-Function Performance Counter Register 1 (R/W)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":584},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":51832,"byte_end":51847,"line_start":639,"line_end":639,"column_start":11,"column_end":26},"name":"IA32_FIXED_CTR1","qualname":"::registers::msr::IA32_FIXED_CTR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Fixed-Function Performance Counter Register 1 (R/W)  See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":586},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":51920,"byte_end":51938,"line_start":642,"line_end":642,"column_start":11,"column_end":29},"name":"MSR_FLAME_COUNTER2","qualname":"::registers::msr::MSR_FLAME_COUNTER2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.2, Performance Counters.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":588},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":52020,"byte_end":52039,"line_start":645,"line_end":645,"column_start":11,"column_end":30},"name":"MSR_PERF_FIXED_CTR2","qualname":"::registers::msr::MSR_PERF_FIXED_CTR2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Fixed-Function Performance Counter Register 2 (R/W)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":590},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":52138,"byte_end":52153,"line_start":648,"line_end":648,"column_start":11,"column_end":26},"name":"IA32_FIXED_CTR2","qualname":"::registers::msr::IA32_FIXED_CTR2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Fixed-Function Performance Counter Register 2 (R/W)  See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":592},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":52226,"byte_end":52244,"line_start":651,"line_end":651,"column_start":11,"column_end":29},"name":"MSR_FLAME_COUNTER3","qualname":"::registers::msr::MSR_FLAME_COUNTER3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.2, Performance Counters.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":594},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":52317,"byte_end":52332,"line_start":654,"line_end":654,"column_start":11,"column_end":26},"name":"MSR_IQ_COUNTER4","qualname":"::registers::msr::MSR_IQ_COUNTER4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.2, Performance Counters.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":596},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":52405,"byte_end":52420,"line_start":657,"line_end":657,"column_start":11,"column_end":26},"name":"MSR_IQ_COUNTER5","qualname":"::registers::msr::MSR_IQ_COUNTER5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.2, Performance Counters.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":598},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":52505,"byte_end":52527,"line_start":660,"line_end":660,"column_start":11,"column_end":33},"name":"IA32_PERF_CAPABILITIES","qualname":"::registers::msr::IA32_PERF_CAPABILITIES","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2. See Section 17.4.1, IA32_DEBUGCTL MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":600},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":52642,"byte_end":52663,"line_start":663,"line_end":663,"column_start":11,"column_end":32},"name":"MSR_PERF_CAPABILITIES","qualname":"::registers::msr::MSR_PERF_CAPABILITIES","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" RO. This applies to processors that do not support architectural  perfmon version 2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":602},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":52725,"byte_end":52738,"line_start":666,"line_end":666,"column_start":11,"column_end":24},"name":"MSR_BPU_CCCR0","qualname":"::registers::msr::MSR_BPU_CCCR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.3, CCCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":604},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":52800,"byte_end":52813,"line_start":669,"line_end":669,"column_start":11,"column_end":24},"name":"MSR_BPU_CCCR1","qualname":"::registers::msr::MSR_BPU_CCCR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.3, CCCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":606},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":52875,"byte_end":52888,"line_start":672,"line_end":672,"column_start":11,"column_end":24},"name":"MSR_BPU_CCCR2","qualname":"::registers::msr::MSR_BPU_CCCR2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.3, CCCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":608},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":52950,"byte_end":52963,"line_start":675,"line_end":675,"column_start":11,"column_end":24},"name":"MSR_BPU_CCCR3","qualname":"::registers::msr::MSR_BPU_CCCR3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.3, CCCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":610},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":53025,"byte_end":53037,"line_start":678,"line_end":678,"column_start":11,"column_end":23},"name":"MSR_MS_CCCR0","qualname":"::registers::msr::MSR_MS_CCCR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.3, CCCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":612},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":53099,"byte_end":53111,"line_start":681,"line_end":681,"column_start":11,"column_end":23},"name":"MSR_MS_CCCR1","qualname":"::registers::msr::MSR_MS_CCCR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.3, CCCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":614},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":53173,"byte_end":53185,"line_start":684,"line_end":684,"column_start":11,"column_end":23},"name":"MSR_MS_CCCR2","qualname":"::registers::msr::MSR_MS_CCCR2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.3, CCCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":616},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":53247,"byte_end":53259,"line_start":687,"line_end":687,"column_start":11,"column_end":23},"name":"MSR_MS_CCCR3","qualname":"::registers::msr::MSR_MS_CCCR3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.3, CCCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":618},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":53321,"byte_end":53336,"line_start":690,"line_end":690,"column_start":11,"column_end":26},"name":"MSR_FLAME_CCCR0","qualname":"::registers::msr::MSR_FLAME_CCCR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.3, CCCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":620},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":53398,"byte_end":53413,"line_start":693,"line_end":693,"column_start":11,"column_end":26},"name":"MSR_FLAME_CCCR1","qualname":"::registers::msr::MSR_FLAME_CCCR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.3, CCCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":622},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":53475,"byte_end":53490,"line_start":696,"line_end":696,"column_start":11,"column_end":26},"name":"MSR_FLAME_CCCR2","qualname":"::registers::msr::MSR_FLAME_CCCR2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.3, CCCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":624},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":53552,"byte_end":53567,"line_start":699,"line_end":699,"column_start":11,"column_end":26},"name":"MSR_FLAME_CCCR3","qualname":"::registers::msr::MSR_FLAME_CCCR3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.3, CCCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":626},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":53629,"byte_end":53641,"line_start":702,"line_end":702,"column_start":11,"column_end":23},"name":"MSR_IQ_CCCR0","qualname":"::registers::msr::MSR_IQ_CCCR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.3, CCCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":628},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":53703,"byte_end":53715,"line_start":705,"line_end":705,"column_start":11,"column_end":23},"name":"MSR_IQ_CCCR1","qualname":"::registers::msr::MSR_IQ_CCCR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.3, CCCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":630},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":53777,"byte_end":53789,"line_start":708,"line_end":708,"column_start":11,"column_end":23},"name":"MSR_IQ_CCCR2","qualname":"::registers::msr::MSR_IQ_CCCR2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.3, CCCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":632},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":53851,"byte_end":53863,"line_start":711,"line_end":711,"column_start":11,"column_end":23},"name":"MSR_IQ_CCCR3","qualname":"::registers::msr::MSR_IQ_CCCR3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.3, CCCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":634},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":53925,"byte_end":53937,"line_start":714,"line_end":714,"column_start":11,"column_end":23},"name":"MSR_IQ_CCCR4","qualname":"::registers::msr::MSR_IQ_CCCR4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.3, CCCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":636},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":53999,"byte_end":54011,"line_start":717,"line_end":717,"column_start":11,"column_end":23},"name":"MSR_IQ_CCCR5","qualname":"::registers::msr::MSR_IQ_CCCR5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.3, CCCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":638},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":54087,"byte_end":54110,"line_start":720,"line_end":720,"column_start":11,"column_end":34},"name":"MSR_PERF_FIXED_CTR_CTRL","qualname":"::registers::msr::MSR_PERF_FIXED_CTR_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Fixed-Function-Counter Control Register (R/W)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":640},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":54203,"byte_end":54222,"line_start":723,"line_end":723,"column_start":11,"column_end":30},"name":"IA32_FIXED_CTR_CTRL","qualname":"::registers::msr::IA32_FIXED_CTR_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Fixed-Function-Counter Control Register (R/W)  See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":642},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":54307,"byte_end":54328,"line_start":726,"line_end":726,"column_start":11,"column_end":32},"name":"MSR_PERF_GLOBAL_STAUS","qualname":"::registers::msr::MSR_PERF_GLOBAL_STAUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.4.2, Global Counter Control Facilities.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":644},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":54430,"byte_end":54452,"line_start":729,"line_end":729,"column_start":11,"column_end":33},"name":"IA32_PERF_GLOBAL_STAUS","qualname":"::registers::msr::IA32_PERF_GLOBAL_STAUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2. See Section 18.4.2, Global Counter Control  Facilities.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":646},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":54537,"byte_end":54557,"line_start":732,"line_end":732,"column_start":11,"column_end":31},"name":"MSR_PERF_GLOBAL_CTRL","qualname":"::registers::msr::MSR_PERF_GLOBAL_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.4.2, Global Counter Control Facilities.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":648},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":54659,"byte_end":54680,"line_start":735,"line_end":735,"column_start":11,"column_end":32},"name":"IA32_PERF_GLOBAL_CTRL","qualname":"::registers::msr::IA32_PERF_GLOBAL_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2. See Section 18.4.2, Global Counter Control  Facilities.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":650},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":54765,"byte_end":54789,"line_start":738,"line_end":738,"column_start":11,"column_end":35},"name":"MSR_PERF_GLOBAL_OVF_CTRL","qualname":"::registers::msr::MSR_PERF_GLOBAL_OVF_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.4.2, Global Counter Control Facilities.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":652},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":54891,"byte_end":54916,"line_start":741,"line_end":741,"column_start":11,"column_end":36},"name":"IA32_PERF_GLOBAL_OVF_CTRL","qualname":"::registers::msr::IA32_PERF_GLOBAL_OVF_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 35-2. See Section 18.4.2, Global Counter Control  Facilities.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":654},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":55020,"byte_end":55047,"line_start":744,"line_end":744,"column_start":11,"column_end":38},"name":"MSR_UNCORE_PERF_GLOBAL_CTRL","qualname":"::registers::msr::MSR_UNCORE_PERF_GLOBAL_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.7.2.1, Uncore Performance Monitoring  Management Facility.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":656},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":55103,"byte_end":55127,"line_start":747,"line_end":747,"column_start":11,"column_end":35},"name":"MSR_UNC_PERF_GLOBAL_CTRL","qualname":"::registers::msr::MSR_UNC_PERF_GLOBAL_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore PMU global control\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":658},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":55231,"byte_end":55260,"line_start":750,"line_end":750,"column_start":11,"column_end":40},"name":"MSR_UNCORE_PERF_GLOBAL_STATUS","qualname":"::registers::msr::MSR_UNCORE_PERF_GLOBAL_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.7.2.1, Uncore Performance Monitoring  Management Facility.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":660},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":55313,"byte_end":55339,"line_start":753,"line_end":753,"column_start":11,"column_end":37},"name":"MSR_UNC_PERF_GLOBAL_STATUS","qualname":"::registers::msr::MSR_UNC_PERF_GLOBAL_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore PMU main status\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":662},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":55443,"byte_end":55474,"line_start":756,"line_end":756,"column_start":11,"column_end":42},"name":"MSR_UNCORE_PERF_GLOBAL_OVF_CTRL","qualname":"::registers::msr::MSR_UNCORE_PERF_GLOBAL_OVF_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.7.2.1, Uncore Performance Monitoring  Management Facility.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":664},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":55578,"byte_end":55599,"line_start":759,"line_end":759,"column_start":11,"column_end":32},"name":"MSR_UNCORE_FIXED_CTR0","qualname":"::registers::msr::MSR_UNCORE_FIXED_CTR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.7.2.1, Uncore Performance Monitoring  Management Facility.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":666},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":55664,"byte_end":55684,"line_start":762,"line_end":762,"column_start":11,"column_end":31},"name":"MSR_W_PMON_FIXED_CTR","qualname":"::registers::msr::MSR_W_PMON_FIXED_CTR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore W-box perfmon fixed counter\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":668},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":55749,"byte_end":55772,"line_start":765,"line_end":765,"column_start":11,"column_end":34},"name":"MSR_UNC_PERF_FIXED_CTRL","qualname":"::registers::msr::MSR_UNC_PERF_FIXED_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore fixed counter control (R/W)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":670},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":55876,"byte_end":55901,"line_start":768,"line_end":768,"column_start":11,"column_end":36},"name":"MSR_UNCORE_FIXED_CTR_CTRL","qualname":"::registers::msr::MSR_UNCORE_FIXED_CTR_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.7.2.1, Uncore Performance Monitoring  Management Facility.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":672},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":55978,"byte_end":56002,"line_start":771,"line_end":771,"column_start":11,"column_end":35},"name":"MSR_W_PMON_FIXED_CTR_CTL","qualname":"::registers::msr::MSR_W_PMON_FIXED_CTR_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore U-box perfmon fixed counter control MSR\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":674},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":56053,"byte_end":56075,"line_start":774,"line_end":774,"column_start":11,"column_end":33},"name":"MSR_UNC_PERF_FIXED_CTR","qualname":"::registers::msr::MSR_UNC_PERF_FIXED_CTR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore fixed counter\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":676},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":56160,"byte_end":56188,"line_start":777,"line_end":777,"column_start":11,"column_end":39},"name":"MSR_UNCORE_ADDR_OPCODE_MATCH","qualname":"::registers::msr::MSR_UNCORE_ADDR_OPCODE_MATCH","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.7.2.3, Uncore Address/Opcode Match MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":678},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":56263,"byte_end":56281,"line_start":780,"line_end":780,"column_start":11,"column_end":29},"name":"MSR_UNC_CBO_CONFIG","qualname":"::registers::msr::MSR_UNC_CBO_CONFIG","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-Box configuration information (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":680},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":56307,"byte_end":56323,"line_start":782,"line_end":782,"column_start":11,"column_end":27},"name":"MSR_PEBS_NUM_ALT","qualname":"::registers::msr::MSR_PEBS_NUM_ALT","value":"u32","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":682},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":56385,"byte_end":56398,"line_start":785,"line_end":785,"column_start":11,"column_end":24},"name":"MSR_BSU_ESCR0","qualname":"::registers::msr::MSR_BSU_ESCR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":684},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":56460,"byte_end":56473,"line_start":788,"line_end":788,"column_start":11,"column_end":24},"name":"MSR_BSU_ESCR1","qualname":"::registers::msr::MSR_BSU_ESCR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":686},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":56535,"byte_end":56548,"line_start":791,"line_end":791,"column_start":11,"column_end":24},"name":"MSR_FSB_ESCR0","qualname":"::registers::msr::MSR_FSB_ESCR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":688},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":56610,"byte_end":56623,"line_start":794,"line_end":794,"column_start":11,"column_end":24},"name":"MSR_FSB_ESCR1","qualname":"::registers::msr::MSR_FSB_ESCR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":690},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":56685,"byte_end":56699,"line_start":797,"line_end":797,"column_start":11,"column_end":25},"name":"MSR_FIRM_ESCR0","qualname":"::registers::msr::MSR_FIRM_ESCR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":692},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":56761,"byte_end":56775,"line_start":800,"line_end":800,"column_start":11,"column_end":25},"name":"MSR_FIRM_ESCR1","qualname":"::registers::msr::MSR_FIRM_ESCR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":694},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":56837,"byte_end":56852,"line_start":803,"line_end":803,"column_start":11,"column_end":26},"name":"MSR_FLAME_ESCR0","qualname":"::registers::msr::MSR_FLAME_ESCR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":696},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":56914,"byte_end":56929,"line_start":806,"line_end":806,"column_start":11,"column_end":26},"name":"MSR_FLAME_ESCR1","qualname":"::registers::msr::MSR_FLAME_ESCR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":698},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":56991,"byte_end":57004,"line_start":809,"line_end":809,"column_start":11,"column_end":24},"name":"MSR_DAC_ESCR0","qualname":"::registers::msr::MSR_DAC_ESCR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":700},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":57066,"byte_end":57079,"line_start":812,"line_end":812,"column_start":11,"column_end":24},"name":"MSR_DAC_ESCR1","qualname":"::registers::msr::MSR_DAC_ESCR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":702},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":57141,"byte_end":57154,"line_start":815,"line_end":815,"column_start":11,"column_end":24},"name":"MSR_MOB_ESCR0","qualname":"::registers::msr::MSR_MOB_ESCR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":704},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":57216,"byte_end":57229,"line_start":818,"line_end":818,"column_start":11,"column_end":24},"name":"MSR_MOB_ESCR1","qualname":"::registers::msr::MSR_MOB_ESCR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":706},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":57291,"byte_end":57304,"line_start":821,"line_end":821,"column_start":11,"column_end":24},"name":"MSR_PMH_ESCR0","qualname":"::registers::msr::MSR_PMH_ESCR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":708},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":57366,"byte_end":57379,"line_start":824,"line_end":824,"column_start":11,"column_end":24},"name":"MSR_PMH_ESCR1","qualname":"::registers::msr::MSR_PMH_ESCR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":710},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":57441,"byte_end":57455,"line_start":827,"line_end":827,"column_start":11,"column_end":25},"name":"MSR_SAAT_ESCR0","qualname":"::registers::msr::MSR_SAAT_ESCR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":712},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":57517,"byte_end":57531,"line_start":830,"line_end":830,"column_start":11,"column_end":25},"name":"MSR_SAAT_ESCR1","qualname":"::registers::msr::MSR_SAAT_ESCR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":714},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":57593,"byte_end":57606,"line_start":833,"line_end":833,"column_start":11,"column_end":24},"name":"MSR_U2L_ESCR0","qualname":"::registers::msr::MSR_U2L_ESCR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":716},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":57708,"byte_end":57723,"line_start":836,"line_end":836,"column_start":11,"column_end":26},"name":"MSR_UNCORE_PMC0","qualname":"::registers::msr::MSR_UNCORE_PMC0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.7.2.2, Uncore Performance Event Configuration  Facility.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":718},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":57792,"byte_end":57812,"line_start":839,"line_end":839,"column_start":11,"column_end":31},"name":"MSR_UNC_ARB_PER_CTR0","qualname":"::registers::msr::MSR_UNC_ARB_PER_CTR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore Arb unit, performance counter 0\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":720},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":57874,"byte_end":57887,"line_start":842,"line_end":842,"column_start":11,"column_end":24},"name":"MSR_U2L_ESCR1","qualname":"::registers::msr::MSR_U2L_ESCR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":722},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":57989,"byte_end":58004,"line_start":845,"line_end":845,"column_start":11,"column_end":26},"name":"MSR_UNCORE_PMC1","qualname":"::registers::msr::MSR_UNCORE_PMC1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.7.2.2, Uncore Performance Event Configuration  Facility.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":724},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":58073,"byte_end":58093,"line_start":848,"line_end":848,"column_start":11,"column_end":31},"name":"MSR_UNC_ARB_PER_CTR1","qualname":"::registers::msr::MSR_UNC_ARB_PER_CTR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore Arb unit, performance counter 1\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":726},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":58155,"byte_end":58168,"line_start":851,"line_end":851,"column_start":11,"column_end":24},"name":"MSR_BPU_ESCR0","qualname":"::registers::msr::MSR_BPU_ESCR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":728},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":58270,"byte_end":58285,"line_start":854,"line_end":854,"column_start":11,"column_end":26},"name":"MSR_UNCORE_PMC2","qualname":"::registers::msr::MSR_UNCORE_PMC2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.7.2.2, Uncore Performance Event Configuration  Facility.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":730},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":58359,"byte_end":58382,"line_start":857,"line_end":857,"column_start":11,"column_end":34},"name":"MSR_UNC_ARB_PERFEVTSEL0","qualname":"::registers::msr::MSR_UNC_ARB_PERFEVTSEL0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore Arb unit, counter 0 event select MSR\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":732},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":58444,"byte_end":58457,"line_start":860,"line_end":860,"column_start":11,"column_end":24},"name":"MSR_BPU_ESCR1","qualname":"::registers::msr::MSR_BPU_ESCR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":734},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":58558,"byte_end":58573,"line_start":863,"line_end":863,"column_start":11,"column_end":26},"name":"MSR_UNCORE_PMC3","qualname":"::registers::msr::MSR_UNCORE_PMC3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.7.2.2, Uncore Performance Event Configuration Facility.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":736},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":58647,"byte_end":58670,"line_start":866,"line_end":866,"column_start":11,"column_end":34},"name":"MSR_UNC_ARB_PERFEVTSEL1","qualname":"::registers::msr::MSR_UNC_ARB_PERFEVTSEL1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore Arb unit, counter 1 event select MSR\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":738},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":58732,"byte_end":58744,"line_start":869,"line_end":869,"column_start":11,"column_end":23},"name":"MSR_IS_ESCR0","qualname":"::registers::msr::MSR_IS_ESCR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":740},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":58845,"byte_end":58860,"line_start":872,"line_end":872,"column_start":11,"column_end":26},"name":"MSR_UNCORE_PMC4","qualname":"::registers::msr::MSR_UNCORE_PMC4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.7.2.2, Uncore Performance Event Configuration Facility.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":742},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":58922,"byte_end":58934,"line_start":875,"line_end":875,"column_start":11,"column_end":23},"name":"MSR_IS_ESCR1","qualname":"::registers::msr::MSR_IS_ESCR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":744},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":59036,"byte_end":59051,"line_start":878,"line_end":878,"column_start":11,"column_end":26},"name":"MSR_UNCORE_PMC5","qualname":"::registers::msr::MSR_UNCORE_PMC5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.7.2.2, Uncore Performance Event Configuration  Facility.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":746},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":59113,"byte_end":59127,"line_start":881,"line_end":881,"column_start":11,"column_end":25},"name":"MSR_ITLB_ESCR0","qualname":"::registers::msr::MSR_ITLB_ESCR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":748},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":59228,"byte_end":59243,"line_start":884,"line_end":884,"column_start":11,"column_end":26},"name":"MSR_UNCORE_PMC6","qualname":"::registers::msr::MSR_UNCORE_PMC6","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.7.2.2, Uncore Performance Event Configuration Facility.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":750},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":59305,"byte_end":59319,"line_start":887,"line_end":887,"column_start":11,"column_end":25},"name":"MSR_ITLB_ESCR1","qualname":"::registers::msr::MSR_ITLB_ESCR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":752},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":59420,"byte_end":59435,"line_start":890,"line_end":890,"column_start":11,"column_end":26},"name":"MSR_UNCORE_PMC7","qualname":"::registers::msr::MSR_UNCORE_PMC7","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.7.2.2, Uncore Performance Event Configuration Facility.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":754},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":59497,"byte_end":59510,"line_start":893,"line_end":893,"column_start":11,"column_end":24},"name":"MSR_CRU_ESCR0","qualname":"::registers::msr::MSR_CRU_ESCR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":756},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":59572,"byte_end":59585,"line_start":896,"line_end":896,"column_start":11,"column_end":24},"name":"MSR_CRU_ESCR1","qualname":"::registers::msr::MSR_CRU_ESCR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":758},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":59758,"byte_end":59770,"line_start":899,"line_end":899,"column_start":11,"column_end":23},"name":"MSR_IQ_ESCR0","qualname":"::registers::msr::MSR_IQ_ESCR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs. This MSR is not available on later processors. It is  only available on processor family 0FH, models  01H-02H.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":760},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":59943,"byte_end":59955,"line_start":902,"line_end":902,"column_start":11,"column_end":23},"name":"MSR_IQ_ESCR1","qualname":"::registers::msr::MSR_IQ_ESCR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs. This MSR is not available on later processors. It is  only available on processor family 0FH, models  01H-02H.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":762},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":60017,"byte_end":60030,"line_start":905,"line_end":905,"column_start":11,"column_end":24},"name":"MSR_RAT_ESCR0","qualname":"::registers::msr::MSR_RAT_ESCR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":764},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":60092,"byte_end":60105,"line_start":908,"line_end":908,"column_start":11,"column_end":24},"name":"MSR_RAT_ESCR1","qualname":"::registers::msr::MSR_RAT_ESCR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":766},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":60167,"byte_end":60180,"line_start":911,"line_end":911,"column_start":11,"column_end":24},"name":"MSR_SSU_ESCR0","qualname":"::registers::msr::MSR_SSU_ESCR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":768},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":60242,"byte_end":60254,"line_start":914,"line_end":914,"column_start":11,"column_end":23},"name":"MSR_MS_ESCR0","qualname":"::registers::msr::MSR_MS_ESCR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":770},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":60355,"byte_end":60377,"line_start":917,"line_end":917,"column_start":11,"column_end":33},"name":"MSR_UNCORE_PERFEVTSEL0","qualname":"::registers::msr::MSR_UNCORE_PERFEVTSEL0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.7.2.2, Uncore Performance Event Configuration Facility.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":772},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":60439,"byte_end":60451,"line_start":920,"line_end":920,"column_start":11,"column_end":23},"name":"MSR_MS_ESCR1","qualname":"::registers::msr::MSR_MS_ESCR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":774},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":60552,"byte_end":60574,"line_start":923,"line_end":923,"column_start":11,"column_end":33},"name":"MSR_UNCORE_PERFEVTSEL1","qualname":"::registers::msr::MSR_UNCORE_PERFEVTSEL1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.7.2.2, Uncore Performance Event Configuration Facility.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":776},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":60636,"byte_end":60650,"line_start":926,"line_end":926,"column_start":11,"column_end":25},"name":"MSR_TBPU_ESCR0","qualname":"::registers::msr::MSR_TBPU_ESCR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":778},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":60751,"byte_end":60773,"line_start":929,"line_end":929,"column_start":11,"column_end":33},"name":"MSR_UNCORE_PERFEVTSEL2","qualname":"::registers::msr::MSR_UNCORE_PERFEVTSEL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.7.2.2, Uncore Performance Event Configuration Facility.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":780},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":60835,"byte_end":60849,"line_start":932,"line_end":932,"column_start":11,"column_end":25},"name":"MSR_TBPU_ESCR1","qualname":"::registers::msr::MSR_TBPU_ESCR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":782},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":60950,"byte_end":60972,"line_start":935,"line_end":935,"column_start":11,"column_end":33},"name":"MSR_UNCORE_PERFEVTSEL3","qualname":"::registers::msr::MSR_UNCORE_PERFEVTSEL3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.7.2.2, Uncore Performance Event Configuration Facility.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":784},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":61034,"byte_end":61046,"line_start":938,"line_end":938,"column_start":11,"column_end":23},"name":"MSR_TC_ESCR0","qualname":"::registers::msr::MSR_TC_ESCR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":786},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":61147,"byte_end":61169,"line_start":941,"line_end":941,"column_start":11,"column_end":33},"name":"MSR_UNCORE_PERFEVTSEL4","qualname":"::registers::msr::MSR_UNCORE_PERFEVTSEL4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.7.2.2, Uncore Performance Event Configuration Facility.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":788},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":61231,"byte_end":61243,"line_start":944,"line_end":944,"column_start":11,"column_end":23},"name":"MSR_TC_ESCR1","qualname":"::registers::msr::MSR_TC_ESCR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":790},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":61344,"byte_end":61366,"line_start":947,"line_end":947,"column_start":11,"column_end":33},"name":"MSR_UNCORE_PERFEVTSEL5","qualname":"::registers::msr::MSR_UNCORE_PERFEVTSEL5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.7.2.2, Uncore Performance Event Configuration Facility.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":792},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":61467,"byte_end":61489,"line_start":950,"line_end":950,"column_start":11,"column_end":33},"name":"MSR_UNCORE_PERFEVTSEL6","qualname":"::registers::msr::MSR_UNCORE_PERFEVTSEL6","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.7.2.2, Uncore Performance Event Configuration Facility.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":794},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":61590,"byte_end":61612,"line_start":953,"line_end":953,"column_start":11,"column_end":33},"name":"MSR_UNCORE_PERFEVTSEL7","qualname":"::registers::msr::MSR_UNCORE_PERFEVTSEL7","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.7.2.2, Uncore Performance Event Configuration Facility.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":796},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":61674,"byte_end":61686,"line_start":956,"line_end":956,"column_start":11,"column_end":23},"name":"MSR_IX_ESCR0","qualname":"::registers::msr::MSR_IX_ESCR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":798},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":61748,"byte_end":61761,"line_start":959,"line_end":959,"column_start":11,"column_end":24},"name":"MSR_ALF_ESCR0","qualname":"::registers::msr::MSR_ALF_ESCR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":800},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":61823,"byte_end":61836,"line_start":962,"line_end":962,"column_start":11,"column_end":24},"name":"MSR_ALF_ESCR1","qualname":"::registers::msr::MSR_ALF_ESCR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":802},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":61898,"byte_end":61911,"line_start":965,"line_end":965,"column_start":11,"column_end":24},"name":"MSR_CRU_ESCR2","qualname":"::registers::msr::MSR_CRU_ESCR2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":804},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":61973,"byte_end":61986,"line_start":968,"line_end":968,"column_start":11,"column_end":24},"name":"MSR_CRU_ESCR3","qualname":"::registers::msr::MSR_CRU_ESCR3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":806},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":62048,"byte_end":62061,"line_start":971,"line_end":971,"column_start":11,"column_end":24},"name":"MSR_CRU_ESCR4","qualname":"::registers::msr::MSR_CRU_ESCR4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":808},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":62123,"byte_end":62136,"line_start":974,"line_end":974,"column_start":11,"column_end":24},"name":"MSR_CRU_ESCR5","qualname":"::registers::msr::MSR_CRU_ESCR5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 18.12.1, ESCR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":810},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":62162,"byte_end":62178,"line_start":976,"line_end":976,"column_start":11,"column_end":27},"name":"IA32_PEBS_ENABLE","qualname":"::registers::msr::IA32_PEBS_ENABLE","value":"u32","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":812},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":62320,"byte_end":62335,"line_start":979,"line_end":979,"column_start":11,"column_end":26},"name":"MSR_PEBS_ENABLE","qualname":"::registers::msr::MSR_PEBS_ENABLE","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Precise Event-Based Sampling (PEBS) (R/W)  Controls the enabling of precise event sampling  and replay tagging.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":814},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":62382,"byte_end":62402,"line_start":982,"line_end":982,"column_start":11,"column_end":31},"name":"MSR_PEBS_MATRIX_VERT","qualname":"::registers::msr::MSR_PEBS_MATRIX_VERT","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Table 19-26.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":816},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":62505,"byte_end":62520,"line_start":985,"line_end":985,"column_start":11,"column_end":26},"name":"MSR_PEBS_LD_LAT","qualname":"::registers::msr::MSR_PEBS_LD_LAT","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" see See Section 18.7.1.2, Load Latency Performance Monitoring  Facility.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":818},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":62682,"byte_end":62702,"line_start":988,"line_end":988,"column_start":11,"column_end":31},"name":"MSR_PKG_C3_RESIDENCY","qualname":"::registers::msr::MSR_PKG_C3_RESIDENCY","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":820},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":62883,"byte_end":62903,"line_start":991,"line_end":991,"column_start":11,"column_end":31},"name":"MSR_PKG_C2_RESIDENCY","qualname":"::registers::msr::MSR_PKG_C2_RESIDENCY","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Package C2 Residency Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C-States\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":822},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":63065,"byte_end":63086,"line_start":994,"line_end":994,"column_start":11,"column_end":32},"name":"MSR_PKG_C6C_RESIDENCY","qualname":"::registers::msr::MSR_PKG_C6C_RESIDENCY","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":824},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":63266,"byte_end":63286,"line_start":997,"line_end":997,"column_start":11,"column_end":31},"name":"MSR_PKG_C4_RESIDENCY","qualname":"::registers::msr::MSR_PKG_C4_RESIDENCY","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Package C4 Residency Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":826},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":63448,"byte_end":63468,"line_start":1000,"line_end":1000,"column_start":11,"column_end":31},"name":"MSR_PKG_C7_RESIDENCY","qualname":"::registers::msr::MSR_PKG_C7_RESIDENCY","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":828},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":63649,"byte_end":63669,"line_start":1003,"line_end":1003,"column_start":11,"column_end":31},"name":"MSR_PKG_C6_RESIDENCY","qualname":"::registers::msr::MSR_PKG_C6_RESIDENCY","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Package C6 Residency Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C-States\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":830},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":63831,"byte_end":63852,"line_start":1006,"line_end":1006,"column_start":11,"column_end":32},"name":"MSR_CORE_C3_RESIDENCY","qualname":"::registers::msr::MSR_CORE_C3_RESIDENCY","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":832},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":64014,"byte_end":64035,"line_start":1009,"line_end":1009,"column_start":11,"column_end":32},"name":"MSR_CORE_C4_RESIDENCY","qualname":"::registers::msr::MSR_CORE_C4_RESIDENCY","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":834},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":64197,"byte_end":64218,"line_start":1012,"line_end":1012,"column_start":11,"column_end":32},"name":"MSR_CORE_C6_RESIDENCY","qualname":"::registers::msr::MSR_CORE_C6_RESIDENCY","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":836},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":64380,"byte_end":64401,"line_start":1015,"line_end":1015,"column_start":11,"column_end":32},"name":"MSR_CORE_C7_RESIDENCY","qualname":"::registers::msr::MSR_CORE_C7_RESIDENCY","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":838},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":64427,"byte_end":64434,"line_start":1017,"line_end":1017,"column_start":11,"column_end":18},"name":"MC0_CTL","qualname":"::registers::msr::MC0_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":840},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":64506,"byte_end":64518,"line_start":1020,"line_end":1020,"column_start":11,"column_end":23},"name":"IA32_MC0_CTL","qualname":"::registers::msr::IA32_MC0_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.1,  IA32_MCi_CTL MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":842},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":64544,"byte_end":64554,"line_start":1022,"line_end":1022,"column_start":11,"column_end":21},"name":"MC0_STATUS","qualname":"::registers::msr::MC0_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":844},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":64645,"byte_end":64660,"line_start":1025,"line_end":1025,"column_start":11,"column_end":26},"name":"IA32_MC0_STATUS","qualname":"::registers::msr::IA32_MC0_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":846},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":64686,"byte_end":64694,"line_start":1027,"line_end":1027,"column_start":11,"column_end":19},"name":"MC0_ADDR","qualname":"::registers::msr::MC0_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":848},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":64745,"byte_end":64759,"line_start":1030,"line_end":1030,"column_start":11,"column_end":25},"name":"IA32_MC0_ADDR1","qualname":"::registers::msr::IA32_MC0_ADDR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" P6 Family Processors\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":850},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":65087,"byte_end":65100,"line_start":1033,"line_end":1033,"column_start":11,"column_end":24},"name":"IA32_MC0_ADDR","qualname":"::registers::msr::IA32_MC0_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 14.3.2.3., IA32_MCi_ADDR MSRs .  The IA32_MC0_ADDR register is either not implemented or contains no address if the ADDRV flag in the IA32_MC0_STATUS register is clear.  When not implemented in the processor, all reads and writes to this MSR  will cause a general-protection exception.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":852},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":65208,"byte_end":65216,"line_start":1036,"line_end":1036,"column_start":11,"column_end":19},"name":"MC0_MISC","qualname":"::registers::msr::MC0_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Defined in MCA architecture but not implemented in the P6 family  processors.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":854},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":65560,"byte_end":65573,"line_start":1039,"line_end":1039,"column_start":11,"column_end":24},"name":"IA32_MC0_MISC","qualname":"::registers::msr::IA32_MC0_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs. The IA32_MC0_MISC MSR is either not  implemented or does not contain additional  information if the MISCV flag in the  IA32_MC0_STATUS register is clear. When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":856},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":65646,"byte_end":65658,"line_start":1042,"line_end":1042,"column_start":11,"column_end":23},"name":"MSR_MC0_MISC","qualname":"::registers::msr::MSR_MC0_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":858},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":65684,"byte_end":65691,"line_start":1044,"line_end":1044,"column_start":11,"column_end":18},"name":"MC1_CTL","qualname":"::registers::msr::MC1_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":860},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":65763,"byte_end":65775,"line_start":1047,"line_end":1047,"column_start":11,"column_end":23},"name":"IA32_MC1_CTL","qualname":"::registers::msr::IA32_MC1_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.1,  IA32_MCi_CTL MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":862},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":65841,"byte_end":65851,"line_start":1050,"line_end":1050,"column_start":11,"column_end":21},"name":"MC1_STATUS","qualname":"::registers::msr::MC1_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Bit definitions same as MC0_STATUS.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":864},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":65942,"byte_end":65957,"line_start":1053,"line_end":1053,"column_start":11,"column_end":26},"name":"IA32_MC1_STATUS","qualname":"::registers::msr::IA32_MC1_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":866},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":65983,"byte_end":65991,"line_start":1055,"line_end":1055,"column_start":11,"column_end":19},"name":"MC1_ADDR","qualname":"::registers::msr::MC1_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":868},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":66042,"byte_end":66056,"line_start":1058,"line_end":1058,"column_start":11,"column_end":25},"name":"IA32_MC1_ADDR2","qualname":"::registers::msr::IA32_MC1_ADDR2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" P6 Family Processors\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":870},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":66383,"byte_end":66396,"line_start":1061,"line_end":1061,"column_start":11,"column_end":24},"name":"IA32_MC1_ADDR","qualname":"::registers::msr::IA32_MC1_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The IA32_MC1_ADDR register is either not implemented or  contains no address if the ADDRV flag in the IA32_MC1_STATUS  register is clear.  When not implemented in the processor, all reads and writes to this  MSR will cause a general-protection exception.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":872},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":66504,"byte_end":66512,"line_start":1064,"line_end":1064,"column_start":11,"column_end":19},"name":"MC1_MISC","qualname":"::registers::msr::MC1_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Defined in MCA architecture but not implemented in the P6 family  processors.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":874},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":66856,"byte_end":66869,"line_start":1067,"line_end":1067,"column_start":11,"column_end":24},"name":"IA32_MC1_MISC","qualname":"::registers::msr::IA32_MC1_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs. The IA32_MC1_MISC MSR is either not  implemented or does not contain additional  information if the MISCV flag in the  IA32_MC1_STATUS register is clear. When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":876},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":66942,"byte_end":66954,"line_start":1070,"line_end":1070,"column_start":11,"column_end":23},"name":"MSR_MC1_MISC","qualname":"::registers::msr::MSR_MC1_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":878},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":66980,"byte_end":66987,"line_start":1072,"line_end":1072,"column_start":11,"column_end":18},"name":"MC2_CTL","qualname":"::registers::msr::MC2_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":880},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":67059,"byte_end":67071,"line_start":1075,"line_end":1075,"column_start":11,"column_end":23},"name":"IA32_MC2_CTL","qualname":"::registers::msr::IA32_MC2_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.1,  IA32_MCi_CTL MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":882},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":67137,"byte_end":67147,"line_start":1078,"line_end":1078,"column_start":11,"column_end":21},"name":"MC2_STATUS","qualname":"::registers::msr::MC2_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Bit definitions same as MC0_STATUS.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":884},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":67238,"byte_end":67253,"line_start":1081,"line_end":1081,"column_start":11,"column_end":26},"name":"IA32_MC2_STATUS","qualname":"::registers::msr::IA32_MC2_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":886},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":67279,"byte_end":67287,"line_start":1083,"line_end":1083,"column_start":11,"column_end":19},"name":"MC2_ADDR","qualname":"::registers::msr::MC2_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":888},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":67338,"byte_end":67352,"line_start":1086,"line_end":1086,"column_start":11,"column_end":25},"name":"IA32_MC2_ADDR1","qualname":"::registers::msr::IA32_MC2_ADDR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" P6 Family Processors\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":890},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":67680,"byte_end":67693,"line_start":1089,"line_end":1089,"column_start":11,"column_end":24},"name":"IA32_MC2_ADDR","qualname":"::registers::msr::IA32_MC2_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The IA32_MC2_ADDR register is either not  implemented or contains no address if the ADDRV  flag in the IA32_MC2_STATUS register is clear.  When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":892},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":67801,"byte_end":67809,"line_start":1092,"line_end":1092,"column_start":11,"column_end":19},"name":"MC2_MISC","qualname":"::registers::msr::MC2_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Defined in MCA architecture but not implemented in the P6 family  processors.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":894},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":68153,"byte_end":68166,"line_start":1095,"line_end":1095,"column_start":11,"column_end":24},"name":"IA32_MC2_MISC","qualname":"::registers::msr::IA32_MC2_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs. The IA32_MC2_MISC MSR is either not  implemented or does not contain additional  information if the MISCV flag in the IA32_MC2_STATUS register is clear.  When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":896},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":68239,"byte_end":68251,"line_start":1098,"line_end":1098,"column_start":11,"column_end":23},"name":"MSR_MC2_MISC","qualname":"::registers::msr::MSR_MC2_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":898},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":68277,"byte_end":68284,"line_start":1100,"line_end":1100,"column_start":11,"column_end":18},"name":"MC4_CTL","qualname":"::registers::msr::MC4_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":900},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":68356,"byte_end":68368,"line_start":1103,"line_end":1103,"column_start":11,"column_end":23},"name":"IA32_MC3_CTL","qualname":"::registers::msr::IA32_MC3_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.1,  IA32_MCi_CTL MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":902},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":68440,"byte_end":68451,"line_start":1106,"line_end":1106,"column_start":11,"column_end":22},"name":"MSR_MC4_CTL","qualname":"::registers::msr::MSR_MC4_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.1,  IA32_MCi_CTL MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":904},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":68567,"byte_end":68577,"line_start":1109,"line_end":1109,"column_start":11,"column_end":21},"name":"MC4_STATUS","qualname":"::registers::msr::MC4_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Bit definitions same as MC0_STATUS, except bits 0, 4, 57, and 61 are  hardcoded to 1.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":906},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":68668,"byte_end":68683,"line_start":1112,"line_end":1112,"column_start":11,"column_end":26},"name":"IA32_MC3_STATUS","qualname":"::registers::msr::IA32_MC3_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":908},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":68757,"byte_end":68771,"line_start":1115,"line_end":1115,"column_start":11,"column_end":25},"name":"MSR_MC4_STATUS","qualname":"::registers::msr::MSR_MC4_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.2, IA32_MCi_STATUS MSRS.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":910},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":68874,"byte_end":68882,"line_start":1118,"line_end":1118,"column_start":11,"column_end":19},"name":"MC4_ADDR","qualname":"::registers::msr::MC4_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Defined in MCA architecture but not implemented in P6 Family processors.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":912},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":68933,"byte_end":68947,"line_start":1121,"line_end":1121,"column_start":11,"column_end":25},"name":"IA32_MC3_ADDR1","qualname":"::registers::msr::IA32_MC3_ADDR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" P6 Family Processors\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":914},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":69274,"byte_end":69287,"line_start":1124,"line_end":1124,"column_start":11,"column_end":24},"name":"IA32_MC3_ADDR","qualname":"::registers::msr::IA32_MC3_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The IA32_MC3_ADDR register is either not  implemented or contains no address if the ADDRV  flag in the IA32_MC3_STATUS register is clear. When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":916},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":69611,"byte_end":69623,"line_start":1127,"line_end":1127,"column_start":11,"column_end":23},"name":"MSR_MC4_ADDR","qualname":"::registers::msr::MSR_MC4_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The MSR_MC4_ADDR register is either not implemented or  contains no address if the ADDRV flag in the MSR_MC4_STATUS  register is clear. When not implemented in the processor, all reads and writes to this  MSR will cause a general-protection exception.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":918},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":69731,"byte_end":69739,"line_start":1130,"line_end":1130,"column_start":11,"column_end":19},"name":"MC4_MISC","qualname":"::registers::msr::MC4_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Defined in MCA architecture but not implemented in the P6 family  processors.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":920},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":70083,"byte_end":70096,"line_start":1133,"line_end":1133,"column_start":11,"column_end":24},"name":"IA32_MC3_MISC","qualname":"::registers::msr::IA32_MC3_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs. The IA32_MC3_MISC MSR is either not  implemented or does not contain additional  information if the MISCV flag in the  IA32_MC3_STATUS register is clear. When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":922},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":70122,"byte_end":70129,"line_start":1135,"line_end":1135,"column_start":11,"column_end":18},"name":"MC3_CTL","qualname":"::registers::msr::MC3_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":924},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":70201,"byte_end":70213,"line_start":1138,"line_end":1138,"column_start":11,"column_end":23},"name":"IA32_MC4_CTL","qualname":"::registers::msr::IA32_MC4_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.1,  IA32_MCi_CTL MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":926},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":70285,"byte_end":70296,"line_start":1141,"line_end":1141,"column_start":11,"column_end":22},"name":"MSR_MC3_CTL","qualname":"::registers::msr::MSR_MC3_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.1,  IA32_MCi_CTL MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":928},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":70362,"byte_end":70372,"line_start":1144,"line_end":1144,"column_start":11,"column_end":21},"name":"MC3_STATUS","qualname":"::registers::msr::MC3_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Bit definitions same as MC0_STATUS.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":930},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":70463,"byte_end":70478,"line_start":1147,"line_end":1147,"column_start":11,"column_end":26},"name":"IA32_MC4_STATUS","qualname":"::registers::msr::IA32_MC4_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":932},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":70552,"byte_end":70566,"line_start":1150,"line_end":1150,"column_start":11,"column_end":25},"name":"MSR_MC3_STATUS","qualname":"::registers::msr::MSR_MC3_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.2, IA32_MCi_STATUS MSRS.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":934},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":70592,"byte_end":70600,"line_start":1152,"line_end":1152,"column_start":11,"column_end":19},"name":"MC3_ADDR","qualname":"::registers::msr::MC3_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":936},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":70651,"byte_end":70665,"line_start":1155,"line_end":1155,"column_start":11,"column_end":25},"name":"IA32_MC4_ADDR1","qualname":"::registers::msr::IA32_MC4_ADDR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" P6 Family Processors\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":938},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":70993,"byte_end":71006,"line_start":1158,"line_end":1158,"column_start":11,"column_end":24},"name":"IA32_MC4_ADDR","qualname":"::registers::msr::IA32_MC4_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The IA32_MC2_ADDR register is either not  implemented or contains no address if the ADDRV  flag in the IA32_MC4_STATUS register is clear.  When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":940},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":71330,"byte_end":71342,"line_start":1161,"line_end":1161,"column_start":11,"column_end":23},"name":"MSR_MC3_ADDR","qualname":"::registers::msr::MSR_MC3_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The MSR_MC3_ADDR register is either not implemented or  contains no address if the ADDRV flag in the MSR_MC3_STATUS register is clear.  When not implemented in the processor, all reads and writes to this  MSR will cause a general-protection exception.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":942},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":71415,"byte_end":71427,"line_start":1164,"line_end":1164,"column_start":11,"column_end":23},"name":"MSR_MC3_MISC","qualname":"::registers::msr::MSR_MC3_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":944},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":71535,"byte_end":71543,"line_start":1167,"line_end":1167,"column_start":11,"column_end":19},"name":"MC3_MISC","qualname":"::registers::msr::MC3_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Defined in MCA architecture but not implemented in the P6 family  processors.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":946},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":71890,"byte_end":71903,"line_start":1170,"line_end":1170,"column_start":11,"column_end":24},"name":"IA32_MC4_MISC","qualname":"::registers::msr::IA32_MC4_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs.   The IA32_MC2_MISC MSR is either not  implemented or does not contain additional  information if the MISCV flag in the  IA32_MC4_STATUS register is clear.  When not implemented in the processor, all reads  and writes to this MSR will cause a general- protection exception.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":948},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":71976,"byte_end":71988,"line_start":1173,"line_end":1173,"column_start":11,"column_end":23},"name":"MSR_MC4_MISC","qualname":"::registers::msr::MSR_MC4_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":950},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":72060,"byte_end":72071,"line_start":1176,"line_end":1176,"column_start":11,"column_end":22},"name":"MSR_MC5_CTL","qualname":"::registers::msr::MSR_MC5_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.1,  IA32_MCi_CTL MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":952},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":72108,"byte_end":72120,"line_start":1179,"line_end":1179,"column_start":11,"column_end":23},"name":"IA32_MC5_CTL","qualname":"::registers::msr::IA32_MC5_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_0FH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":954},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":72211,"byte_end":72225,"line_start":1182,"line_end":1182,"column_start":11,"column_end":25},"name":"MSR_MC5_STATUS","qualname":"::registers::msr::MSR_MC5_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":956},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":72262,"byte_end":72277,"line_start":1185,"line_end":1185,"column_start":11,"column_end":26},"name":"IA32_MC5_STATUS","qualname":"::registers::msr::IA32_MC5_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_0FH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":958},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":72601,"byte_end":72613,"line_start":1188,"line_end":1188,"column_start":11,"column_end":23},"name":"MSR_MC5_ADDR","qualname":"::registers::msr::MSR_MC5_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.3, IA32_MCi_ADDR MSRs. The MSR_MC4_ADDR register is either not implemented or  contains no address if the ADDRV flag in the MSR_MC4_STATUS  register is clear. When not implemented in the processor, all reads and writes to this  MSR will cause a general-protection exception.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":960},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":72650,"byte_end":72664,"line_start":1191,"line_end":1191,"column_start":11,"column_end":25},"name":"IA32_MC5_ADDR1","qualname":"::registers::msr::IA32_MC5_ADDR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_0FH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":962},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":72737,"byte_end":72749,"line_start":1194,"line_end":1194,"column_start":11,"column_end":23},"name":"MSR_MC5_MISC","qualname":"::registers::msr::MSR_MC5_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":964},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":72786,"byte_end":72799,"line_start":1197,"line_end":1197,"column_start":11,"column_end":24},"name":"IA32_MC5_MISC","qualname":"::registers::msr::IA32_MC5_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_0FH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":966},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":72836,"byte_end":72848,"line_start":1200,"line_end":1200,"column_start":11,"column_end":23},"name":"IA32_MC6_CTL","qualname":"::registers::msr::IA32_MC6_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_1DH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":968},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":72920,"byte_end":72931,"line_start":1203,"line_end":1203,"column_start":11,"column_end":22},"name":"MSR_MC6_CTL","qualname":"::registers::msr::MSR_MC6_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.1,  IA32_MCi_CTL MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":970},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":72968,"byte_end":72983,"line_start":1206,"line_end":1206,"column_start":11,"column_end":26},"name":"IA32_MC6_STATUS","qualname":"::registers::msr::IA32_MC6_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_1DH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":972},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":73152,"byte_end":73166,"line_start":1209,"line_end":1209,"column_start":11,"column_end":25},"name":"MSR_MC6_STATUS","qualname":"::registers::msr::MSR_MC6_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 15.3.2.2, IA32_MCi_STATUS MSRS.  and  Chapter 23.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":974},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":73203,"byte_end":73217,"line_start":1212,"line_end":1212,"column_start":11,"column_end":25},"name":"IA32_MC6_ADDR1","qualname":"::registers::msr::IA32_MC6_ADDR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_1DH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":976},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":73289,"byte_end":73301,"line_start":1215,"line_end":1215,"column_start":11,"column_end":23},"name":"MSR_MC6_ADDR","qualname":"::registers::msr::MSR_MC6_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.3, IA32_MCi_ADDR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":978},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":73398,"byte_end":73411,"line_start":1218,"line_end":1218,"column_start":11,"column_end":24},"name":"IA32_MC6_MISC","qualname":"::registers::msr::IA32_MC6_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Misc MAC information of Integrated I/O. (R/O) see Section 15.3.2.4\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":980},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":73484,"byte_end":73496,"line_start":1221,"line_end":1221,"column_start":11,"column_end":23},"name":"MSR_MC6_MISC","qualname":"::registers::msr::MSR_MC6_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":982},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":73533,"byte_end":73545,"line_start":1224,"line_end":1224,"column_start":11,"column_end":23},"name":"IA32_MC7_CTL","qualname":"::registers::msr::IA32_MC7_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_1AH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":984},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":73617,"byte_end":73628,"line_start":1227,"line_end":1227,"column_start":11,"column_end":22},"name":"MSR_MC7_CTL","qualname":"::registers::msr::MSR_MC7_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.1,  IA32_MCi_CTL MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":986},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":73665,"byte_end":73680,"line_start":1230,"line_end":1230,"column_start":11,"column_end":26},"name":"IA32_MC7_STATUS","qualname":"::registers::msr::IA32_MC7_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_1AH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":988},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":73771,"byte_end":73785,"line_start":1233,"line_end":1233,"column_start":11,"column_end":25},"name":"MSR_MC7_STATUS","qualname":"::registers::msr::MSR_MC7_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":990},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":73822,"byte_end":73836,"line_start":1236,"line_end":1236,"column_start":11,"column_end":25},"name":"IA32_MC7_ADDR1","qualname":"::registers::msr::IA32_MC7_ADDR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_1AH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":992},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":73908,"byte_end":73920,"line_start":1239,"line_end":1239,"column_start":11,"column_end":23},"name":"MSR_MC7_ADDR","qualname":"::registers::msr::MSR_MC7_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.3, IA32_MCi_ADDR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":994},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":73957,"byte_end":73970,"line_start":1242,"line_end":1242,"column_start":11,"column_end":24},"name":"IA32_MC7_MISC","qualname":"::registers::msr::IA32_MC7_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_1AH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":996},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":74043,"byte_end":74055,"line_start":1245,"line_end":1245,"column_start":11,"column_end":23},"name":"MSR_MC7_MISC","qualname":"::registers::msr::MSR_MC7_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":998},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":74092,"byte_end":74104,"line_start":1248,"line_end":1248,"column_start":11,"column_end":23},"name":"IA32_MC8_CTL","qualname":"::registers::msr::IA32_MC8_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_1AH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1000},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":74176,"byte_end":74187,"line_start":1251,"line_end":1251,"column_start":11,"column_end":22},"name":"MSR_MC8_CTL","qualname":"::registers::msr::MSR_MC8_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.1,  IA32_MCi_CTL MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1002},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":74224,"byte_end":74239,"line_start":1254,"line_end":1254,"column_start":11,"column_end":26},"name":"IA32_MC8_STATUS","qualname":"::registers::msr::IA32_MC8_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_1AH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1004},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":74330,"byte_end":74344,"line_start":1257,"line_end":1257,"column_start":11,"column_end":25},"name":"MSR_MC8_STATUS","qualname":"::registers::msr::MSR_MC8_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1006},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":74381,"byte_end":74395,"line_start":1260,"line_end":1260,"column_start":11,"column_end":25},"name":"IA32_MC8_ADDR1","qualname":"::registers::msr::IA32_MC8_ADDR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_1AH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1008},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":74467,"byte_end":74479,"line_start":1263,"line_end":1263,"column_start":11,"column_end":23},"name":"MSR_MC8_ADDR","qualname":"::registers::msr::MSR_MC8_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.3, IA32_MCi_ADDR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1010},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":74516,"byte_end":74529,"line_start":1266,"line_end":1266,"column_start":11,"column_end":24},"name":"IA32_MC8_MISC","qualname":"::registers::msr::IA32_MC8_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_1AH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1012},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":74602,"byte_end":74614,"line_start":1269,"line_end":1269,"column_start":11,"column_end":23},"name":"MSR_MC8_MISC","qualname":"::registers::msr::MSR_MC8_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1014},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":74651,"byte_end":74663,"line_start":1272,"line_end":1272,"column_start":11,"column_end":23},"name":"IA32_MC9_CTL","qualname":"::registers::msr::IA32_MC9_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1016},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":74735,"byte_end":74746,"line_start":1275,"line_end":1275,"column_start":11,"column_end":22},"name":"MSR_MC9_CTL","qualname":"::registers::msr::MSR_MC9_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.1,  IA32_MCi_CTL MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1018},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":74783,"byte_end":74798,"line_start":1278,"line_end":1278,"column_start":11,"column_end":26},"name":"IA32_MC9_STATUS","qualname":"::registers::msr::IA32_MC9_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1020},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":74889,"byte_end":74903,"line_start":1281,"line_end":1281,"column_start":11,"column_end":25},"name":"MSR_MC9_STATUS","qualname":"::registers::msr::MSR_MC9_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1022},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":74940,"byte_end":74954,"line_start":1284,"line_end":1284,"column_start":11,"column_end":25},"name":"IA32_MC9_ADDR1","qualname":"::registers::msr::IA32_MC9_ADDR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1024},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":75026,"byte_end":75038,"line_start":1287,"line_end":1287,"column_start":11,"column_end":23},"name":"MSR_MC9_ADDR","qualname":"::registers::msr::MSR_MC9_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.3, IA32_MCi_ADDR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1026},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":75075,"byte_end":75088,"line_start":1290,"line_end":1290,"column_start":11,"column_end":24},"name":"IA32_MC9_MISC","qualname":"::registers::msr::IA32_MC9_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1028},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":75161,"byte_end":75173,"line_start":1293,"line_end":1293,"column_start":11,"column_end":23},"name":"MSR_MC9_MISC","qualname":"::registers::msr::MSR_MC9_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1030},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":75210,"byte_end":75223,"line_start":1296,"line_end":1296,"column_start":11,"column_end":24},"name":"IA32_MC10_CTL","qualname":"::registers::msr::IA32_MC10_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1032},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":75295,"byte_end":75307,"line_start":1299,"line_end":1299,"column_start":11,"column_end":23},"name":"MSR_MC10_CTL","qualname":"::registers::msr::MSR_MC10_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.1,  IA32_MCi_CTL MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1034},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":75344,"byte_end":75360,"line_start":1302,"line_end":1302,"column_start":11,"column_end":27},"name":"IA32_MC10_STATUS","qualname":"::registers::msr::IA32_MC10_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1036},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":75451,"byte_end":75466,"line_start":1305,"line_end":1305,"column_start":11,"column_end":26},"name":"MSR_MC10_STATUS","qualname":"::registers::msr::MSR_MC10_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1038},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":75503,"byte_end":75518,"line_start":1308,"line_end":1308,"column_start":11,"column_end":26},"name":"IA32_MC10_ADDR1","qualname":"::registers::msr::IA32_MC10_ADDR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1040},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":75590,"byte_end":75603,"line_start":1311,"line_end":1311,"column_start":11,"column_end":24},"name":"MSR_MC10_ADDR","qualname":"::registers::msr::MSR_MC10_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.3, IA32_MCi_ADDR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1042},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":75640,"byte_end":75654,"line_start":1314,"line_end":1314,"column_start":11,"column_end":25},"name":"IA32_MC10_MISC","qualname":"::registers::msr::IA32_MC10_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1044},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":75727,"byte_end":75740,"line_start":1317,"line_end":1317,"column_start":11,"column_end":24},"name":"MSR_MC10_MISC","qualname":"::registers::msr::MSR_MC10_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1046},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":75777,"byte_end":75790,"line_start":1320,"line_end":1320,"column_start":11,"column_end":24},"name":"IA32_MC11_CTL","qualname":"::registers::msr::IA32_MC11_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1048},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":75862,"byte_end":75874,"line_start":1323,"line_end":1323,"column_start":11,"column_end":23},"name":"MSR_MC11_CTL","qualname":"::registers::msr::MSR_MC11_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.1,  IA32_MCi_CTL MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1050},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":75911,"byte_end":75927,"line_start":1326,"line_end":1326,"column_start":11,"column_end":27},"name":"IA32_MC11_STATUS","qualname":"::registers::msr::IA32_MC11_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1052},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":76018,"byte_end":76033,"line_start":1329,"line_end":1329,"column_start":11,"column_end":26},"name":"MSR_MC11_STATUS","qualname":"::registers::msr::MSR_MC11_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1054},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":76070,"byte_end":76085,"line_start":1332,"line_end":1332,"column_start":11,"column_end":26},"name":"IA32_MC11_ADDR1","qualname":"::registers::msr::IA32_MC11_ADDR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1056},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":76157,"byte_end":76170,"line_start":1335,"line_end":1335,"column_start":11,"column_end":24},"name":"MSR_MC11_ADDR","qualname":"::registers::msr::MSR_MC11_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.3, IA32_MCi_ADDR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1058},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":76207,"byte_end":76221,"line_start":1338,"line_end":1338,"column_start":11,"column_end":25},"name":"IA32_MC11_MISC","qualname":"::registers::msr::IA32_MC11_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1060},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":76294,"byte_end":76307,"line_start":1341,"line_end":1341,"column_start":11,"column_end":24},"name":"MSR_MC11_MISC","qualname":"::registers::msr::MSR_MC11_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1062},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":76344,"byte_end":76357,"line_start":1344,"line_end":1344,"column_start":11,"column_end":24},"name":"IA32_MC12_CTL","qualname":"::registers::msr::IA32_MC12_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1064},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":76429,"byte_end":76441,"line_start":1347,"line_end":1347,"column_start":11,"column_end":23},"name":"MSR_MC12_CTL","qualname":"::registers::msr::MSR_MC12_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.1,  IA32_MCi_CTL MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1066},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":76478,"byte_end":76494,"line_start":1350,"line_end":1350,"column_start":11,"column_end":27},"name":"IA32_MC12_STATUS","qualname":"::registers::msr::IA32_MC12_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1068},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":76585,"byte_end":76600,"line_start":1353,"line_end":1353,"column_start":11,"column_end":26},"name":"MSR_MC12_STATUS","qualname":"::registers::msr::MSR_MC12_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1070},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":76637,"byte_end":76652,"line_start":1356,"line_end":1356,"column_start":11,"column_end":26},"name":"IA32_MC12_ADDR1","qualname":"::registers::msr::IA32_MC12_ADDR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1072},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":76724,"byte_end":76737,"line_start":1359,"line_end":1359,"column_start":11,"column_end":24},"name":"MSR_MC12_ADDR","qualname":"::registers::msr::MSR_MC12_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.3, IA32_MCi_ADDR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1074},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":76774,"byte_end":76788,"line_start":1362,"line_end":1362,"column_start":11,"column_end":25},"name":"IA32_MC12_MISC","qualname":"::registers::msr::IA32_MC12_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1076},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":76861,"byte_end":76874,"line_start":1365,"line_end":1365,"column_start":11,"column_end":24},"name":"MSR_MC12_MISC","qualname":"::registers::msr::MSR_MC12_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1078},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":76911,"byte_end":76924,"line_start":1368,"line_end":1368,"column_start":11,"column_end":24},"name":"IA32_MC13_CTL","qualname":"::registers::msr::IA32_MC13_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1080},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":76996,"byte_end":77008,"line_start":1371,"line_end":1371,"column_start":11,"column_end":23},"name":"MSR_MC13_CTL","qualname":"::registers::msr::MSR_MC13_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.1,  IA32_MCi_CTL MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1082},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":77045,"byte_end":77061,"line_start":1374,"line_end":1374,"column_start":11,"column_end":27},"name":"IA32_MC13_STATUS","qualname":"::registers::msr::IA32_MC13_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1084},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":77152,"byte_end":77167,"line_start":1377,"line_end":1377,"column_start":11,"column_end":26},"name":"MSR_MC13_STATUS","qualname":"::registers::msr::MSR_MC13_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1086},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":77204,"byte_end":77219,"line_start":1380,"line_end":1380,"column_start":11,"column_end":26},"name":"IA32_MC13_ADDR1","qualname":"::registers::msr::IA32_MC13_ADDR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1088},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":77291,"byte_end":77304,"line_start":1383,"line_end":1383,"column_start":11,"column_end":24},"name":"MSR_MC13_ADDR","qualname":"::registers::msr::MSR_MC13_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.3, IA32_MCi_ADDR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1090},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":77341,"byte_end":77355,"line_start":1386,"line_end":1386,"column_start":11,"column_end":25},"name":"IA32_MC13_MISC","qualname":"::registers::msr::IA32_MC13_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1092},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":77428,"byte_end":77441,"line_start":1389,"line_end":1389,"column_start":11,"column_end":24},"name":"MSR_MC13_MISC","qualname":"::registers::msr::MSR_MC13_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1094},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":77478,"byte_end":77491,"line_start":1392,"line_end":1392,"column_start":11,"column_end":24},"name":"IA32_MC14_CTL","qualname":"::registers::msr::IA32_MC14_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1096},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":77563,"byte_end":77575,"line_start":1395,"line_end":1395,"column_start":11,"column_end":23},"name":"MSR_MC14_CTL","qualname":"::registers::msr::MSR_MC14_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.1,  IA32_MCi_CTL MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1098},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":77612,"byte_end":77628,"line_start":1398,"line_end":1398,"column_start":11,"column_end":27},"name":"IA32_MC14_STATUS","qualname":"::registers::msr::IA32_MC14_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1100},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":77719,"byte_end":77734,"line_start":1401,"line_end":1401,"column_start":11,"column_end":26},"name":"MSR_MC14_STATUS","qualname":"::registers::msr::MSR_MC14_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1102},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":77771,"byte_end":77786,"line_start":1404,"line_end":1404,"column_start":11,"column_end":26},"name":"IA32_MC14_ADDR1","qualname":"::registers::msr::IA32_MC14_ADDR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1104},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":77858,"byte_end":77871,"line_start":1407,"line_end":1407,"column_start":11,"column_end":24},"name":"MSR_MC14_ADDR","qualname":"::registers::msr::MSR_MC14_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.3, IA32_MCi_ADDR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1106},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":77908,"byte_end":77922,"line_start":1410,"line_end":1410,"column_start":11,"column_end":25},"name":"IA32_MC14_MISC","qualname":"::registers::msr::IA32_MC14_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1108},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":77995,"byte_end":78008,"line_start":1413,"line_end":1413,"column_start":11,"column_end":24},"name":"MSR_MC14_MISC","qualname":"::registers::msr::MSR_MC14_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1110},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":78045,"byte_end":78058,"line_start":1416,"line_end":1416,"column_start":11,"column_end":24},"name":"IA32_MC15_CTL","qualname":"::registers::msr::IA32_MC15_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1112},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":78130,"byte_end":78142,"line_start":1419,"line_end":1419,"column_start":11,"column_end":23},"name":"MSR_MC15_CTL","qualname":"::registers::msr::MSR_MC15_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.1,  IA32_MCi_CTL MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1114},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":78179,"byte_end":78195,"line_start":1422,"line_end":1422,"column_start":11,"column_end":27},"name":"IA32_MC15_STATUS","qualname":"::registers::msr::IA32_MC15_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1116},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":78286,"byte_end":78301,"line_start":1425,"line_end":1425,"column_start":11,"column_end":26},"name":"MSR_MC15_STATUS","qualname":"::registers::msr::MSR_MC15_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1118},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":78338,"byte_end":78353,"line_start":1428,"line_end":1428,"column_start":11,"column_end":26},"name":"IA32_MC15_ADDR1","qualname":"::registers::msr::IA32_MC15_ADDR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1120},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":78425,"byte_end":78438,"line_start":1431,"line_end":1431,"column_start":11,"column_end":24},"name":"MSR_MC15_ADDR","qualname":"::registers::msr::MSR_MC15_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.3, IA32_MCi_ADDR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1122},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":78475,"byte_end":78489,"line_start":1434,"line_end":1434,"column_start":11,"column_end":25},"name":"IA32_MC15_MISC","qualname":"::registers::msr::IA32_MC15_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1124},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":78562,"byte_end":78575,"line_start":1437,"line_end":1437,"column_start":11,"column_end":24},"name":"MSR_MC15_MISC","qualname":"::registers::msr::MSR_MC15_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1126},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":78612,"byte_end":78625,"line_start":1440,"line_end":1440,"column_start":11,"column_end":24},"name":"IA32_MC16_CTL","qualname":"::registers::msr::IA32_MC16_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1128},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":78697,"byte_end":78709,"line_start":1443,"line_end":1443,"column_start":11,"column_end":23},"name":"MSR_MC16_CTL","qualname":"::registers::msr::MSR_MC16_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.1,  IA32_MCi_CTL MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1130},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":78746,"byte_end":78762,"line_start":1446,"line_end":1446,"column_start":11,"column_end":27},"name":"IA32_MC16_STATUS","qualname":"::registers::msr::IA32_MC16_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1132},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":78853,"byte_end":78868,"line_start":1449,"line_end":1449,"column_start":11,"column_end":26},"name":"MSR_MC16_STATUS","qualname":"::registers::msr::MSR_MC16_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1134},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":78905,"byte_end":78920,"line_start":1452,"line_end":1452,"column_start":11,"column_end":26},"name":"IA32_MC16_ADDR1","qualname":"::registers::msr::IA32_MC16_ADDR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1136},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":78992,"byte_end":79005,"line_start":1455,"line_end":1455,"column_start":11,"column_end":24},"name":"MSR_MC16_ADDR","qualname":"::registers::msr::MSR_MC16_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.3, IA32_MCi_ADDR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1138},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":79042,"byte_end":79056,"line_start":1458,"line_end":1458,"column_start":11,"column_end":25},"name":"IA32_MC16_MISC","qualname":"::registers::msr::IA32_MC16_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1140},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":79129,"byte_end":79142,"line_start":1461,"line_end":1461,"column_start":11,"column_end":24},"name":"MSR_MC16_MISC","qualname":"::registers::msr::MSR_MC16_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1142},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":79179,"byte_end":79192,"line_start":1464,"line_end":1464,"column_start":11,"column_end":24},"name":"IA32_MC17_CTL","qualname":"::registers::msr::IA32_MC17_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1144},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":79264,"byte_end":79276,"line_start":1467,"line_end":1467,"column_start":11,"column_end":23},"name":"MSR_MC17_CTL","qualname":"::registers::msr::MSR_MC17_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.1,  IA32_MCi_CTL MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1146},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":79313,"byte_end":79329,"line_start":1470,"line_end":1470,"column_start":11,"column_end":27},"name":"IA32_MC17_STATUS","qualname":"::registers::msr::IA32_MC17_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1148},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":79420,"byte_end":79435,"line_start":1473,"line_end":1473,"column_start":11,"column_end":26},"name":"MSR_MC17_STATUS","qualname":"::registers::msr::MSR_MC17_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1150},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":79472,"byte_end":79487,"line_start":1476,"line_end":1476,"column_start":11,"column_end":26},"name":"IA32_MC17_ADDR1","qualname":"::registers::msr::IA32_MC17_ADDR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1152},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":79559,"byte_end":79572,"line_start":1479,"line_end":1479,"column_start":11,"column_end":24},"name":"MSR_MC17_ADDR","qualname":"::registers::msr::MSR_MC17_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.3, IA32_MCi_ADDR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1154},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":79609,"byte_end":79623,"line_start":1482,"line_end":1482,"column_start":11,"column_end":25},"name":"IA32_MC17_MISC","qualname":"::registers::msr::IA32_MC17_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1156},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":79696,"byte_end":79709,"line_start":1485,"line_end":1485,"column_start":11,"column_end":24},"name":"MSR_MC17_MISC","qualname":"::registers::msr::MSR_MC17_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1158},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":79746,"byte_end":79759,"line_start":1488,"line_end":1488,"column_start":11,"column_end":24},"name":"IA32_MC18_CTL","qualname":"::registers::msr::IA32_MC18_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1160},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":79831,"byte_end":79843,"line_start":1491,"line_end":1491,"column_start":11,"column_end":23},"name":"MSR_MC18_CTL","qualname":"::registers::msr::MSR_MC18_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.1,  IA32_MCi_CTL MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1162},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":79880,"byte_end":79896,"line_start":1494,"line_end":1494,"column_start":11,"column_end":27},"name":"IA32_MC18_STATUS","qualname":"::registers::msr::IA32_MC18_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1164},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":79987,"byte_end":80002,"line_start":1497,"line_end":1497,"column_start":11,"column_end":26},"name":"MSR_MC18_STATUS","qualname":"::registers::msr::MSR_MC18_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1166},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":80039,"byte_end":80054,"line_start":1500,"line_end":1500,"column_start":11,"column_end":26},"name":"IA32_MC18_ADDR1","qualname":"::registers::msr::IA32_MC18_ADDR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1168},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":80126,"byte_end":80139,"line_start":1503,"line_end":1503,"column_start":11,"column_end":24},"name":"MSR_MC18_ADDR","qualname":"::registers::msr::MSR_MC18_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.3, IA32_MCi_ADDR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1170},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":80176,"byte_end":80190,"line_start":1506,"line_end":1506,"column_start":11,"column_end":25},"name":"IA32_MC18_MISC","qualname":"::registers::msr::IA32_MC18_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1172},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":80263,"byte_end":80276,"line_start":1509,"line_end":1509,"column_start":11,"column_end":24},"name":"MSR_MC18_MISC","qualname":"::registers::msr::MSR_MC18_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1174},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":80313,"byte_end":80326,"line_start":1512,"line_end":1512,"column_start":11,"column_end":24},"name":"IA32_MC19_CTL","qualname":"::registers::msr::IA32_MC19_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1176},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":80398,"byte_end":80410,"line_start":1515,"line_end":1515,"column_start":11,"column_end":23},"name":"MSR_MC19_CTL","qualname":"::registers::msr::MSR_MC19_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.1,  IA32_MCi_CTL MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1178},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":80447,"byte_end":80463,"line_start":1518,"line_end":1518,"column_start":11,"column_end":27},"name":"IA32_MC19_STATUS","qualname":"::registers::msr::IA32_MC19_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1180},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":80554,"byte_end":80569,"line_start":1521,"line_end":1521,"column_start":11,"column_end":26},"name":"MSR_MC19_STATUS","qualname":"::registers::msr::MSR_MC19_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1182},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":80606,"byte_end":80621,"line_start":1524,"line_end":1524,"column_start":11,"column_end":26},"name":"IA32_MC19_ADDR1","qualname":"::registers::msr::IA32_MC19_ADDR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1184},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":80693,"byte_end":80706,"line_start":1527,"line_end":1527,"column_start":11,"column_end":24},"name":"MSR_MC19_ADDR","qualname":"::registers::msr::MSR_MC19_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.3, IA32_MCi_ADDR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1186},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":80743,"byte_end":80757,"line_start":1530,"line_end":1530,"column_start":11,"column_end":25},"name":"IA32_MC19_MISC","qualname":"::registers::msr::IA32_MC19_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1188},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":80830,"byte_end":80843,"line_start":1533,"line_end":1533,"column_start":11,"column_end":24},"name":"MSR_MC19_MISC","qualname":"::registers::msr::MSR_MC19_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1190},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":80880,"byte_end":80893,"line_start":1536,"line_end":1536,"column_start":11,"column_end":24},"name":"IA32_MC20_CTL","qualname":"::registers::msr::IA32_MC20_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1192},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":80965,"byte_end":80977,"line_start":1539,"line_end":1539,"column_start":11,"column_end":23},"name":"MSR_MC20_CTL","qualname":"::registers::msr::MSR_MC20_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.1,  IA32_MCi_CTL MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1194},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":81014,"byte_end":81030,"line_start":1542,"line_end":1542,"column_start":11,"column_end":27},"name":"IA32_MC20_STATUS","qualname":"::registers::msr::IA32_MC20_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1196},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":81121,"byte_end":81136,"line_start":1545,"line_end":1545,"column_start":11,"column_end":26},"name":"MSR_MC20_STATUS","qualname":"::registers::msr::MSR_MC20_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1198},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":81173,"byte_end":81188,"line_start":1548,"line_end":1548,"column_start":11,"column_end":26},"name":"IA32_MC20_ADDR1","qualname":"::registers::msr::IA32_MC20_ADDR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1200},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":81260,"byte_end":81273,"line_start":1551,"line_end":1551,"column_start":11,"column_end":24},"name":"MSR_MC20_ADDR","qualname":"::registers::msr::MSR_MC20_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.3, IA32_MCi_ADDR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1202},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":81310,"byte_end":81324,"line_start":1554,"line_end":1554,"column_start":11,"column_end":25},"name":"IA32_MC20_MISC","qualname":"::registers::msr::IA32_MC20_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1204},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":81397,"byte_end":81410,"line_start":1557,"line_end":1557,"column_start":11,"column_end":24},"name":"MSR_MC20_MISC","qualname":"::registers::msr::MSR_MC20_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1206},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":81447,"byte_end":81460,"line_start":1560,"line_end":1560,"column_start":11,"column_end":24},"name":"IA32_MC21_CTL","qualname":"::registers::msr::IA32_MC21_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1208},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":81532,"byte_end":81544,"line_start":1563,"line_end":1563,"column_start":11,"column_end":23},"name":"MSR_MC21_CTL","qualname":"::registers::msr::MSR_MC21_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.1,  IA32_MCi_CTL MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1210},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":81581,"byte_end":81597,"line_start":1566,"line_end":1566,"column_start":11,"column_end":27},"name":"IA32_MC21_STATUS","qualname":"::registers::msr::IA32_MC21_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1212},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":81688,"byte_end":81703,"line_start":1569,"line_end":1569,"column_start":11,"column_end":26},"name":"MSR_MC21_STATUS","qualname":"::registers::msr::MSR_MC21_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1214},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":81740,"byte_end":81755,"line_start":1572,"line_end":1572,"column_start":11,"column_end":26},"name":"IA32_MC21_ADDR1","qualname":"::registers::msr::IA32_MC21_ADDR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1216},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":81827,"byte_end":81840,"line_start":1575,"line_end":1575,"column_start":11,"column_end":24},"name":"MSR_MC21_ADDR","qualname":"::registers::msr::MSR_MC21_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.3, IA32_MCi_ADDR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1218},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":81877,"byte_end":81891,"line_start":1578,"line_end":1578,"column_start":11,"column_end":25},"name":"IA32_MC21_MISC","qualname":"::registers::msr::IA32_MC21_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" 06_2EH\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1220},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":81964,"byte_end":81977,"line_start":1581,"line_end":1581,"column_start":11,"column_end":24},"name":"MSR_MC21_MISC","qualname":"::registers::msr::MSR_MC21_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1222},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":82049,"byte_end":82061,"line_start":1584,"line_end":1584,"column_start":11,"column_end":23},"name":"MSR_MC22_CTL","qualname":"::registers::msr::MSR_MC22_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.1,  IA32_MCi_CTL MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1224},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":82152,"byte_end":82167,"line_start":1587,"line_end":1587,"column_start":11,"column_end":26},"name":"MSR_MC22_STATUS","qualname":"::registers::msr::MSR_MC22_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1226},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":82239,"byte_end":82252,"line_start":1590,"line_end":1590,"column_start":11,"column_end":24},"name":"MSR_MC22_ADDR","qualname":"::registers::msr::MSR_MC22_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.3, IA32_MCi_ADDR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1228},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":82325,"byte_end":82338,"line_start":1593,"line_end":1593,"column_start":11,"column_end":24},"name":"MSR_MC22_MISC","qualname":"::registers::msr::MSR_MC22_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1230},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":82410,"byte_end":82422,"line_start":1596,"line_end":1596,"column_start":11,"column_end":23},"name":"MSR_MC23_CTL","qualname":"::registers::msr::MSR_MC23_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.1,  IA32_MCi_CTL MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1232},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":82513,"byte_end":82528,"line_start":1599,"line_end":1599,"column_start":11,"column_end":26},"name":"MSR_MC23_STATUS","qualname":"::registers::msr::MSR_MC23_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1234},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":82600,"byte_end":82613,"line_start":1602,"line_end":1602,"column_start":11,"column_end":24},"name":"MSR_MC23_ADDR","qualname":"::registers::msr::MSR_MC23_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.3, IA32_MCi_ADDR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1236},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":82686,"byte_end":82699,"line_start":1605,"line_end":1605,"column_start":11,"column_end":24},"name":"MSR_MC23_MISC","qualname":"::registers::msr::MSR_MC23_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1238},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":82771,"byte_end":82783,"line_start":1608,"line_end":1608,"column_start":11,"column_end":23},"name":"MSR_MC24_CTL","qualname":"::registers::msr::MSR_MC24_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.1,  IA32_MCi_CTL MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1240},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":82874,"byte_end":82889,"line_start":1611,"line_end":1611,"column_start":11,"column_end":26},"name":"MSR_MC24_STATUS","qualname":"::registers::msr::MSR_MC24_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1242},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":82961,"byte_end":82974,"line_start":1614,"line_end":1614,"column_start":11,"column_end":24},"name":"MSR_MC24_ADDR","qualname":"::registers::msr::MSR_MC24_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.3, IA32_MCi_ADDR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1244},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":83047,"byte_end":83060,"line_start":1617,"line_end":1617,"column_start":11,"column_end":24},"name":"MSR_MC24_MISC","qualname":"::registers::msr::MSR_MC24_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1246},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":83132,"byte_end":83144,"line_start":1620,"line_end":1620,"column_start":11,"column_end":23},"name":"MSR_MC25_CTL","qualname":"::registers::msr::MSR_MC25_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.1,  IA32_MCi_CTL MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1248},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":83235,"byte_end":83250,"line_start":1623,"line_end":1623,"column_start":11,"column_end":26},"name":"MSR_MC25_STATUS","qualname":"::registers::msr::MSR_MC25_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1250},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":83322,"byte_end":83335,"line_start":1626,"line_end":1626,"column_start":11,"column_end":24},"name":"MSR_MC25_ADDR","qualname":"::registers::msr::MSR_MC25_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.3, IA32_MCi_ADDR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1252},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":83408,"byte_end":83421,"line_start":1629,"line_end":1629,"column_start":11,"column_end":24},"name":"MSR_MC25_MISC","qualname":"::registers::msr::MSR_MC25_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1254},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":83493,"byte_end":83505,"line_start":1632,"line_end":1632,"column_start":11,"column_end":23},"name":"MSR_MC26_CTL","qualname":"::registers::msr::MSR_MC26_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.1,  IA32_MCi_CTL MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1256},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":83596,"byte_end":83611,"line_start":1635,"line_end":1635,"column_start":11,"column_end":26},"name":"MSR_MC26_STATUS","qualname":"::registers::msr::MSR_MC26_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.2, IA32_MCi_STATUS MSRS,  and Chapter 16.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1258},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":83683,"byte_end":83696,"line_start":1638,"line_end":1638,"column_start":11,"column_end":24},"name":"MSR_MC26_ADDR","qualname":"::registers::msr::MSR_MC26_ADDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.3, IA32_MCi_ADDR MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1260},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":83769,"byte_end":83782,"line_start":1641,"line_end":1641,"column_start":11,"column_end":24},"name":"MSR_MC26_MISC","qualname":"::registers::msr::MSR_MC26_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" See Section 15.3.2.4,  IA32_MCi_MISC MSRs.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1262},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":83946,"byte_end":83960,"line_start":1644,"line_end":1644,"column_start":11,"column_end":25},"name":"IA32_VMX_BASIC","qualname":"::registers::msr::IA32_VMX_BASIC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Reporting Register of Basic VMX Capabilities (R/O) See Table 35-2. See Appendix A.1, Basic VMX Information (If CPUID.01H:ECX.[bit 9])\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1264},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":84129,"byte_end":84151,"line_start":1647,"line_end":1647,"column_start":11,"column_end":33},"name":"IA32_VMX_PINBASED_CTLS","qualname":"::registers::msr::IA32_VMX_PINBASED_CTLS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Capability Reporting Register of Pin-based VM-execution  Controls (R/O) See Appendix A.3, VM-Execution Controls (If CPUID.01H:ECX.[bit 9])\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1266},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":84334,"byte_end":84357,"line_start":1650,"line_end":1650,"column_start":11,"column_end":34},"name":"IA32_VMX_PROCBASED_CTLS","qualname":"::registers::msr::IA32_VMX_PROCBASED_CTLS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Capability Reporting Register of Primary Processor-based  VM-execution Controls (R/O) See Appendix A.3, VM-Execution Controls (If CPUID.01H:ECX.[bit 9])\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1268},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":84505,"byte_end":84523,"line_start":1653,"line_end":1653,"column_start":11,"column_end":29},"name":"IA32_VMX_EXIT_CTLS","qualname":"::registers::msr::IA32_VMX_EXIT_CTLS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Capability Reporting Register of VM-exit Controls (R/O) See Appendix A.4, VM-Exit Controls (If CPUID.01H:ECX.[bit 9])\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1270},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":84673,"byte_end":84692,"line_start":1656,"line_end":1656,"column_start":11,"column_end":30},"name":"IA32_VMX_ENTRY_CTLS","qualname":"::registers::msr::IA32_VMX_ENTRY_CTLS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Capability Reporting Register of VM-entry Controls (R/O) See Appendix A.5, VM-Entry Controls (If CPUID.01H:ECX.[bit 9])\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1272},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":84845,"byte_end":84858,"line_start":1659,"line_end":1659,"column_start":11,"column_end":24},"name":"IA32_VMX_MISC","qualname":"::registers::msr::IA32_VMX_MISC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Reporting Register of Miscellaneous VMX Capabilities (R/O) See Appendix A.6, Miscellaneous Data (If CPUID.01H:ECX.[bit 9])\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1274},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":85014,"byte_end":85033,"line_start":1662,"line_end":1662,"column_start":11,"column_end":30},"name":"IA32_VMX_CR0_FIXED0","qualname":"::registers::msr::IA32_VMX_CR0_FIXED0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Capability Reporting Register of CR0 Bits Fixed to 0 (R/O) See Appendix A.7, VMX-Fixed Bits in CR0 (If CPUID.01H:ECX.[bit 9])\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1276},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":85092,"byte_end":85111,"line_start":1665,"line_end":1665,"column_start":11,"column_end":30},"name":"IA32_VMX_CRO_FIXED0","qualname":"::registers::msr::IA32_VMX_CRO_FIXED0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" If CPUID.01H:ECX.[bit 5] = 1\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1278},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":85267,"byte_end":85286,"line_start":1668,"line_end":1668,"column_start":11,"column_end":30},"name":"IA32_VMX_CR0_FIXED1","qualname":"::registers::msr::IA32_VMX_CR0_FIXED1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Capability Reporting Register of CR0 Bits Fixed to 1 (R/O) See Appendix A.7, VMX-Fixed Bits in CR0 (If CPUID.01H:ECX.[bit 9])\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1280},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":85345,"byte_end":85364,"line_start":1671,"line_end":1671,"column_start":11,"column_end":30},"name":"IA32_VMX_CRO_FIXED1","qualname":"::registers::msr::IA32_VMX_CRO_FIXED1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" If CPUID.01H:ECX.[bit 5] = 1\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1282},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":85520,"byte_end":85539,"line_start":1674,"line_end":1674,"column_start":11,"column_end":30},"name":"IA32_VMX_CR4_FIXED0","qualname":"::registers::msr::IA32_VMX_CR4_FIXED0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Capability Reporting Register of CR4 Bits Fixed to 0 (R/O) See Appendix A.8, VMX-Fixed Bits in CR4 (If CPUID.01H:ECX.[bit 9])\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1284},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":85695,"byte_end":85714,"line_start":1677,"line_end":1677,"column_start":11,"column_end":30},"name":"IA32_VMX_CR4_FIXED1","qualname":"::registers::msr::IA32_VMX_CR4_FIXED1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Capability Reporting Register of CR4 Bits Fixed to 1 (R/O) See Appendix A.8, VMX-Fixed Bits in CR4 (If CPUID.01H:ECX.[bit 9])\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1286},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":85868,"byte_end":85886,"line_start":1680,"line_end":1680,"column_start":11,"column_end":29},"name":"IA32_VMX_VMCS_ENUM","qualname":"::registers::msr::IA32_VMX_VMCS_ENUM","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Capability Reporting Register of VMCS Field Enumeration (R/O) See Appendix A.9, VMCS Enumeration (If CPUID.01H:ECX.[bit 9])\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1288},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":86108,"byte_end":86132,"line_start":1683,"line_end":1683,"column_start":11,"column_end":35},"name":"IA32_VMX_PROCBASED_CTLS2","qualname":"::registers::msr::IA32_VMX_PROCBASED_CTLS2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Capability Reporting Register of Secondary Processor-based  VM-execution Controls (R/O) See Appendix A.3, VM-Execution Controls (If CPUID.01H:ECX.[bit 9] and  IA32_VMX_PROCBASED_CTLS[bit 63])\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1290},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":86230,"byte_end":86252,"line_start":1686,"line_end":1686,"column_start":11,"column_end":33},"name":"IA32_VMX_EPT_VPID_ENUM","qualname":"::registers::msr::IA32_VMX_EPT_VPID_ENUM","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Capability Reporting Register of EPT and VPID (R/O)  See Table 35-2\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1292},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":86430,"byte_end":86451,"line_start":1689,"line_end":1689,"column_start":11,"column_end":32},"name":"IA32_VMX_EPT_VPID_CAP","qualname":"::registers::msr::IA32_VMX_EPT_VPID_CAP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" If ( CPUID.01H:ECX.[bit 5],  IA32_VMX_PROCBASED_C TLS[bit 63], and either  IA32_VMX_PROCBASED_C TLS2[bit 33] or  IA32_VMX_PROCBASED_C TLS2[bit 37])\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1294},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":86573,"byte_end":86600,"line_start":1692,"line_end":1692,"column_start":11,"column_end":38},"name":"IA32_VMX_TRUE_PINBASED_CTLS","qualname":"::registers::msr::IA32_VMX_TRUE_PINBASED_CTLS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Capability Reporting Register of Pin-based VM-execution Flex  Controls (R/O) See Table 35-2\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1296},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":86736,"byte_end":86764,"line_start":1695,"line_end":1695,"column_start":11,"column_end":39},"name":"IA32_VMX_TRUE_PROCBASED_CTLS","qualname":"::registers::msr::IA32_VMX_TRUE_PROCBASED_CTLS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Capability Reporting Register of Primary Processor-based  VM-execution Flex Controls (R/O) See Table 35-2\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1298},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":86870,"byte_end":86893,"line_start":1698,"line_end":1698,"column_start":11,"column_end":34},"name":"IA32_VMX_TRUE_EXIT_CTLS","qualname":"::registers::msr::IA32_VMX_TRUE_EXIT_CTLS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Capability Reporting Register of VM-exit Flex Controls (R/O) See Table 35-2\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1300},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":87000,"byte_end":87024,"line_start":1701,"line_end":1701,"column_start":11,"column_end":35},"name":"IA32_VMX_TRUE_ENTRY_CTLS","qualname":"::registers::msr::IA32_VMX_TRUE_ENTRY_CTLS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Capability Reporting Register of VM-entry Flex Controls (R/O) See Table 35-2\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1302},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":87129,"byte_end":87144,"line_start":1704,"line_end":1704,"column_start":11,"column_end":26},"name":"IA32_VMX_FMFUNC","qualname":"::registers::msr::IA32_VMX_FMFUNC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Capability Reporting Register of VM-function Controls (R/O) See Table 35-2\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1304},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":87234,"byte_end":87249,"line_start":1707,"line_end":1707,"column_start":11,"column_end":26},"name":"IA32_VMX_VMFUNC","qualname":"::registers::msr::IA32_VMX_VMFUNC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" If( CPUID.01H:ECX.[bit 5] =  1 and IA32_VMX_BASIC[bit 55] )\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1306},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":87344,"byte_end":87355,"line_start":1710,"line_end":1710,"column_start":11,"column_end":22},"name":"IA32_A_PMC0","qualname":"::registers::msr::IA32_A_PMC0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" (If CPUID.0AH: EAX[15:8] >  0) & IA32_PERF_CAPABILITIES[ 13] = 1\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1308},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":87450,"byte_end":87461,"line_start":1713,"line_end":1713,"column_start":11,"column_end":22},"name":"IA32_A_PMC1","qualname":"::registers::msr::IA32_A_PMC1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" (If CPUID.0AH: EAX[15:8] >  1) & IA32_PERF_CAPABILITIES[ 13] = 1\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1310},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":87556,"byte_end":87567,"line_start":1716,"line_end":1716,"column_start":11,"column_end":22},"name":"IA32_A_PMC2","qualname":"::registers::msr::IA32_A_PMC2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" (If CPUID.0AH: EAX[15:8] >  2) & IA32_PERF_CAPABILITIES[ 13] = 1\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1312},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":87662,"byte_end":87673,"line_start":1719,"line_end":1719,"column_start":11,"column_end":22},"name":"IA32_A_PMC3","qualname":"::registers::msr::IA32_A_PMC3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" (If CPUID.0AH: EAX[15:8] >  3) & IA32_PERF_CAPABILITIES[ 13] = 1\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1314},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":87768,"byte_end":87779,"line_start":1722,"line_end":1722,"column_start":11,"column_end":22},"name":"IA32_A_PMC4","qualname":"::registers::msr::IA32_A_PMC4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" (If CPUID.0AH: EAX[15:8] >  4) & IA32_PERF_CAPABILITIES[ 13] = 1\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1316},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":87874,"byte_end":87885,"line_start":1725,"line_end":1725,"column_start":11,"column_end":22},"name":"IA32_A_PMC5","qualname":"::registers::msr::IA32_A_PMC5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" (If CPUID.0AH: EAX[15:8] >  5) & IA32_PERF_CAPABILITIES[ 13] = 1\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1318},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":87980,"byte_end":87991,"line_start":1728,"line_end":1728,"column_start":11,"column_end":22},"name":"IA32_A_PMC6","qualname":"::registers::msr::IA32_A_PMC6","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" (If CPUID.0AH: EAX[15:8] >  6) & IA32_PERF_CAPABILITIES[ 13] = 1\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1320},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":88086,"byte_end":88097,"line_start":1731,"line_end":1731,"column_start":11,"column_end":22},"name":"IA32_A_PMC7","qualname":"::registers::msr::IA32_A_PMC7","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" (If CPUID.0AH: EAX[15:8] >  7) & IA32_PERF_CAPABILITIES[ 13] = 1\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1322},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":88232,"byte_end":88255,"line_start":1734,"line_end":1734,"column_start":11,"column_end":34},"name":"MSR_SMM_FEATURE_CONTROL","qualname":"::registers::msr::MSR_SMM_FEATURE_CONTROL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Enhanced SMM Feature Control (SMM-RW) Reports SMM capability Enhancement. Accessible only while in  SMM.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1324},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":88459,"byte_end":88474,"line_start":1737,"line_end":1737,"column_start":11,"column_end":26},"name":"MSR_SMM_DELAYED","qualname":"::registers::msr::MSR_SMM_DELAYED","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" SMM Delayed (SMM-RO) Reports the interruptible state of all logical processors in the  package . Available only while in SMM and  MSR_SMM_MCA_CAP[LONG_FLOW_INDICATION] == 1.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1326},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":88624,"byte_end":88639,"line_start":1740,"line_end":1740,"column_start":11,"column_end":26},"name":"MSR_SMM_BLOCKED","qualname":"::registers::msr::MSR_SMM_BLOCKED","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" SMM Blocked (SMM-RO) Reports the blocked state of all logical processors in the package .  Available only while in SMM.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1328},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":88846,"byte_end":88858,"line_start":1743,"line_end":1743,"column_start":11,"column_end":23},"name":"IA32_DS_AREA","qualname":"::registers::msr::IA32_DS_AREA","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" DS Save Area (R/W) See Table 35-2. Points to the DS buffer management area, which is used to manage the  BTS and PEBS buffers. See Section 18.12.4, Debug Store (DS)  Mechanism.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1330},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":88973,"byte_end":88992,"line_start":1746,"line_end":1746,"column_start":11,"column_end":30},"name":"MSR_RAPL_POWER_UNIT","qualname":"::registers::msr::MSR_RAPL_POWER_UNIT","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Unit Multipliers used in RAPL Interfaces (R/O)  See Section 14.7.1, RAPL Interfaces.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1332},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":89197,"byte_end":89211,"line_start":1749,"line_end":1749,"column_start":11,"column_end":25},"name":"MSR_PKGC3_IRTL","qualname":"::registers::msr::MSR_PKGC3_IRTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Package C3 Interrupt Response Limit (R/W)  Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1334},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":89667,"byte_end":89681,"line_start":1752,"line_end":1752,"column_start":11,"column_end":25},"name":"MSR_PKGC6_IRTL","qualname":"::registers::msr::MSR_PKGC6_IRTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Package C6 Interrupt Response Limit (R/W)  This MSR defines the budget allocated for the package to exit from  C6 to a C0 state, where interrupt request can be delivered to the  core and serviced. Additional core-exit latency amy be applicable  depending on the actual C-state the core is in.  Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1336},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":90136,"byte_end":90150,"line_start":1755,"line_end":1755,"column_start":11,"column_end":25},"name":"MSR_PKGC7_IRTL","qualname":"::registers::msr::MSR_PKGC7_IRTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Package C7 Interrupt Response Limit (R/W)  This MSR defines the budget allocated for the package to exit from  C7 to a C0 state, where interrupt request can be delivered to the  core and serviced. Additional core-exit latency amy be applicable  depending on the actual C-state the core is in.  Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C-States.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1338},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":90257,"byte_end":90276,"line_start":1758,"line_end":1758,"column_start":11,"column_end":30},"name":"MSR_PKG_POWER_LIMIT","qualname":"::registers::msr::MSR_PKG_POWER_LIMIT","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" PKG RAPL Power Limit Control (R/W)  See Section 14.7.3, Package RAPL Domain.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1340},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":90372,"byte_end":90393,"line_start":1761,"line_end":1761,"column_start":11,"column_end":32},"name":"MSR_PKG_ENERGY_STATUS","qualname":"::registers::msr::MSR_PKG_ENERGY_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" PKG Energy Status (R/O)  See Section 14.7.3, Package RAPL Domain.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1342},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":90454,"byte_end":90473,"line_start":1764,"line_end":1764,"column_start":11,"column_end":30},"name":"MSR_PKG_PERF_STATUS","qualname":"::registers::msr::MSR_PKG_PERF_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Package RAPL Perf Status (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1344},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":90572,"byte_end":90590,"line_start":1767,"line_end":1767,"column_start":11,"column_end":29},"name":"MSR_PKG_POWER_INFO","qualname":"::registers::msr::MSR_PKG_POWER_INFO","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" PKG RAPL Parameters (R/W) See Section 14.7.3,  Package RAPL  Domain.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1346},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":90695,"byte_end":90715,"line_start":1770,"line_end":1770,"column_start":11,"column_end":31},"name":"MSR_DRAM_POWER_LIMIT","qualname":"::registers::msr::MSR_DRAM_POWER_LIMIT","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" DRAM RAPL Power Limit Control (R/W)  See Section 14.7.5, DRAM RAPL Domain.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1348},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":90809,"byte_end":90831,"line_start":1773,"line_end":1773,"column_start":11,"column_end":33},"name":"MSR_DRAM_ENERGY_STATUS","qualname":"::registers::msr::MSR_DRAM_ENERGY_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" DRAM Energy Status (R/O)  See Section 14.7.5, DRAM RAPL Domain.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1350},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":90941,"byte_end":90961,"line_start":1776,"line_end":1776,"column_start":11,"column_end":31},"name":"MSR_DRAM_PERF_STATUS","qualname":"::registers::msr::MSR_DRAM_PERF_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" DRAM Performance Throttling Status (R/O) See Section 14.7.5,  DRAM RAPL Domain.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1352},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":91056,"byte_end":91075,"line_start":1779,"line_end":1779,"column_start":11,"column_end":30},"name":"MSR_DRAM_POWER_INFO","qualname":"::registers::msr::MSR_DRAM_POWER_INFO","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" DRAM RAPL Parameters (R/W) See Section 14.7.5, DRAM RAPL Domain.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1354},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":91235,"byte_end":91255,"line_start":1782,"line_end":1782,"column_start":11,"column_end":31},"name":"MSR_PKG_C9_RESIDENCY","qualname":"::registers::msr::MSR_PKG_C9_RESIDENCY","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1356},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":91416,"byte_end":91437,"line_start":1785,"line_end":1785,"column_start":11,"column_end":32},"name":"MSR_PKG_C10_RESIDENCY","qualname":"::registers::msr::MSR_PKG_C10_RESIDENCY","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C-States.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1358},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":91545,"byte_end":91564,"line_start":1788,"line_end":1788,"column_start":11,"column_end":30},"name":"MSR_PP0_POWER_LIMIT","qualname":"::registers::msr::MSR_PP0_POWER_LIMIT","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" PP0 RAPL Power Limit Control (R/W)  See Section 14.7.4, PP0/PP1 RAPL Domains.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1360},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":91661,"byte_end":91682,"line_start":1791,"line_end":1791,"column_start":11,"column_end":32},"name":"MSR_PP0_ENERGY_STATUS","qualname":"::registers::msr::MSR_PP0_ENERGY_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" PP0 Energy Status (R/O)  See Section 14.7.4, PP0/PP1 RAPL Domains.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1362},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":91780,"byte_end":91794,"line_start":1794,"line_end":1794,"column_start":11,"column_end":25},"name":"MSR_PP0_POLICY","qualname":"::registers::msr::MSR_PP0_POLICY","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" PP0 Balance Policy (R/W)  See Section 14.7.4, PP0/PP1 RAPL Domains.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1364},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":91907,"byte_end":91926,"line_start":1797,"line_end":1797,"column_start":11,"column_end":30},"name":"MSR_PP0_PERF_STATUS","qualname":"::registers::msr::MSR_PP0_PERF_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" PP0 Performance Throttling Status (R/O) See Section 14.7.4,  PP0/PP1 RAPL Domains.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1366},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":92034,"byte_end":92053,"line_start":1800,"line_end":1800,"column_start":11,"column_end":30},"name":"MSR_PP1_POWER_LIMIT","qualname":"::registers::msr::MSR_PP1_POWER_LIMIT","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" PP1 RAPL Power Limit Control (R/W)  See Section 14.7.4, PP0/PP1 RAPL Domains.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1368},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":92150,"byte_end":92171,"line_start":1803,"line_end":1803,"column_start":11,"column_end":32},"name":"MSR_PP1_ENERGY_STATUS","qualname":"::registers::msr::MSR_PP1_ENERGY_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" PP1 Energy Status (R/O)  See Section 14.7.4, PP0/PP1 RAPL Domains.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1370},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":92269,"byte_end":92283,"line_start":1806,"line_end":1806,"column_start":11,"column_end":25},"name":"MSR_PP1_POLICY","qualname":"::registers::msr::MSR_PP1_POLICY","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" PP1 Balance Policy (R/W)  See Section 14.7.4, PP0/PP1 RAPL Domains.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1372},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":92337,"byte_end":92359,"line_start":1809,"line_end":1809,"column_start":11,"column_end":33},"name":"MSR_CONFIG_TDP_NOMINAL","qualname":"::registers::msr::MSR_CONFIG_TDP_NOMINAL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Nominal TDP Ratio (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1374},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":92435,"byte_end":92456,"line_start":1812,"line_end":1812,"column_start":11,"column_end":32},"name":"MSR_CONFIG_TDP_LEVEL1","qualname":"::registers::msr::MSR_CONFIG_TDP_LEVEL1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" ConfigTDP Level 1 ratio and power level (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1376},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":92532,"byte_end":92553,"line_start":1815,"line_end":1815,"column_start":11,"column_end":32},"name":"MSR_CONFIG_TDP_LEVEL2","qualname":"::registers::msr::MSR_CONFIG_TDP_LEVEL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" ConfigTDP Level 2 ratio and power level (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1378},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":92607,"byte_end":92629,"line_start":1818,"line_end":1818,"column_start":11,"column_end":33},"name":"MSR_CONFIG_TDP_CONTROL","qualname":"::registers::msr::MSR_CONFIG_TDP_CONTROL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" ConfigTDP Control (R/W)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1380},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":92683,"byte_end":92709,"line_start":1821,"line_end":1821,"column_start":11,"column_end":37},"name":"MSR_TURBO_ACTIVATION_RATIO","qualname":"::registers::msr::MSR_TURBO_ACTIVATION_RATIO","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" ConfigTDP Control (R/W)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1382},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":92871,"byte_end":92892,"line_start":1824,"line_end":1824,"column_start":11,"column_end":32},"name":"MSR_CORE_C1_RESIDENCY","qualname":"::registers::msr::MSR_CORE_C1_RESIDENCY","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Note: C-state values are processor specific C-state code names,  unrelated to MWAIT extension C-state parameters or ACPI C- States.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1384},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":93002,"byte_end":93026,"line_start":1827,"line_end":1827,"column_start":11,"column_end":35},"name":"MSR_LASTBRANCH_8_FROM_IP","qualname":"::registers::msr::MSR_LASTBRANCH_8_FROM_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 8 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1386},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":93136,"byte_end":93160,"line_start":1830,"line_end":1830,"column_start":11,"column_end":35},"name":"MSR_LASTBRANCH_9_FROM_IP","qualname":"::registers::msr::MSR_LASTBRANCH_9_FROM_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 9 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1388},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":93271,"byte_end":93296,"line_start":1833,"line_end":1833,"column_start":11,"column_end":36},"name":"MSR_LASTBRANCH_10_FROM_IP","qualname":"::registers::msr::MSR_LASTBRANCH_10_FROM_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 10 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1390},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":93407,"byte_end":93432,"line_start":1836,"line_end":1836,"column_start":11,"column_end":36},"name":"MSR_LASTBRANCH_11_FROM_IP","qualname":"::registers::msr::MSR_LASTBRANCH_11_FROM_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 11 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1392},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":93543,"byte_end":93568,"line_start":1839,"line_end":1839,"column_start":11,"column_end":36},"name":"MSR_LASTBRANCH_12_FROM_IP","qualname":"::registers::msr::MSR_LASTBRANCH_12_FROM_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 12 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1394},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":93679,"byte_end":93704,"line_start":1842,"line_end":1842,"column_start":11,"column_end":36},"name":"MSR_LASTBRANCH_13_FROM_IP","qualname":"::registers::msr::MSR_LASTBRANCH_13_FROM_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 13 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1396},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":93815,"byte_end":93840,"line_start":1845,"line_end":1845,"column_start":11,"column_end":36},"name":"MSR_LASTBRANCH_14_FROM_IP","qualname":"::registers::msr::MSR_LASTBRANCH_14_FROM_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 14 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1398},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":93951,"byte_end":93976,"line_start":1848,"line_end":1848,"column_start":11,"column_end":36},"name":"MSR_LASTBRANCH_15_FROM_IP","qualname":"::registers::msr::MSR_LASTBRANCH_15_FROM_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 15 From IP (R/W) See description of MSR_LASTBRANCH_0_FROM_IP.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1400},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":94082,"byte_end":94104,"line_start":1851,"line_end":1851,"column_start":11,"column_end":33},"name":"MSR_LASTBRANCH_8_TO_IP","qualname":"::registers::msr::MSR_LASTBRANCH_8_TO_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 8 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1402},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":94210,"byte_end":94232,"line_start":1854,"line_end":1854,"column_start":11,"column_end":33},"name":"MSR_LASTBRANCH_9_TO_IP","qualname":"::registers::msr::MSR_LASTBRANCH_9_TO_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 9 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1404},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":94339,"byte_end":94362,"line_start":1857,"line_end":1857,"column_start":11,"column_end":34},"name":"MSR_LASTBRANCH_10_TO_IP","qualname":"::registers::msr::MSR_LASTBRANCH_10_TO_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 10 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1406},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":94469,"byte_end":94492,"line_start":1860,"line_end":1860,"column_start":11,"column_end":34},"name":"MSR_LASTBRANCH_11_TO_IP","qualname":"::registers::msr::MSR_LASTBRANCH_11_TO_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 11 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1408},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":94599,"byte_end":94622,"line_start":1863,"line_end":1863,"column_start":11,"column_end":34},"name":"MSR_LASTBRANCH_12_TO_IP","qualname":"::registers::msr::MSR_LASTBRANCH_12_TO_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 12 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1410},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":94729,"byte_end":94752,"line_start":1866,"line_end":1866,"column_start":11,"column_end":34},"name":"MSR_LASTBRANCH_13_TO_IP","qualname":"::registers::msr::MSR_LASTBRANCH_13_TO_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 13 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1412},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":94859,"byte_end":94882,"line_start":1869,"line_end":1869,"column_start":11,"column_end":34},"name":"MSR_LASTBRANCH_14_TO_IP","qualname":"::registers::msr::MSR_LASTBRANCH_14_TO_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 14 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1414},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":94989,"byte_end":95012,"line_start":1872,"line_end":1872,"column_start":11,"column_end":34},"name":"MSR_LASTBRANCH_15_TO_IP","qualname":"::registers::msr::MSR_LASTBRANCH_15_TO_IP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Last Branch Record 15 To IP (R/W) See description of MSR_LASTBRANCH_0_TO_IP.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1416},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":95109,"byte_end":95126,"line_start":1875,"line_end":1875,"column_start":11,"column_end":28},"name":"IA32_TSC_DEADLINE","qualname":"::registers::msr::IA32_TSC_DEADLINE","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" TSC Target of Local APIC s TSC Deadline Mode (R/W)  See Table 35-2\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1418},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":95199,"byte_end":95224,"line_start":1878,"line_end":1878,"column_start":11,"column_end":36},"name":"MSR_UNC_CBO_0_PERFEVTSEL0","qualname":"::registers::msr::MSR_UNC_CBO_0_PERFEVTSEL0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-Box 0, counter 0 event select MSR\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1420},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":95297,"byte_end":95322,"line_start":1881,"line_end":1881,"column_start":11,"column_end":36},"name":"MSR_UNC_CBO_0_PERFEVTSEL1","qualname":"::registers::msr::MSR_UNC_CBO_0_PERFEVTSEL1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-Box 0, counter 1 event select MSR\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1422},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":95390,"byte_end":95412,"line_start":1884,"line_end":1884,"column_start":11,"column_end":33},"name":"MSR_UNC_CBO_0_PER_CTR0","qualname":"::registers::msr::MSR_UNC_CBO_0_PER_CTR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-Box 0, performance counter 0\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1424},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":95480,"byte_end":95502,"line_start":1887,"line_end":1887,"column_start":11,"column_end":33},"name":"MSR_UNC_CBO_0_PER_CTR1","qualname":"::registers::msr::MSR_UNC_CBO_0_PER_CTR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-Box 0, performance counter 1\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1426},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":95575,"byte_end":95600,"line_start":1890,"line_end":1890,"column_start":11,"column_end":36},"name":"MSR_UNC_CBO_1_PERFEVTSEL0","qualname":"::registers::msr::MSR_UNC_CBO_1_PERFEVTSEL0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-Box 1, counter 0 event select MSR\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1428},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":95673,"byte_end":95698,"line_start":1893,"line_end":1893,"column_start":11,"column_end":36},"name":"MSR_UNC_CBO_1_PERFEVTSEL1","qualname":"::registers::msr::MSR_UNC_CBO_1_PERFEVTSEL1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-Box 1, counter 1 event select MSR\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1430},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":95766,"byte_end":95788,"line_start":1896,"line_end":1896,"column_start":11,"column_end":33},"name":"MSR_UNC_CBO_1_PER_CTR0","qualname":"::registers::msr::MSR_UNC_CBO_1_PER_CTR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-Box 1, performance counter 0\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1432},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":95856,"byte_end":95878,"line_start":1899,"line_end":1899,"column_start":11,"column_end":33},"name":"MSR_UNC_CBO_1_PER_CTR1","qualname":"::registers::msr::MSR_UNC_CBO_1_PER_CTR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-Box 1, performance counter 1\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1434},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":95951,"byte_end":95976,"line_start":1902,"line_end":1902,"column_start":11,"column_end":36},"name":"MSR_UNC_CBO_2_PERFEVTSEL0","qualname":"::registers::msr::MSR_UNC_CBO_2_PERFEVTSEL0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-Box 2, counter 0 event select MSR\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1436},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":96049,"byte_end":96074,"line_start":1905,"line_end":1905,"column_start":11,"column_end":36},"name":"MSR_UNC_CBO_2_PERFEVTSEL1","qualname":"::registers::msr::MSR_UNC_CBO_2_PERFEVTSEL1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-Box 2, counter 1 event select MSR\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1438},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":96142,"byte_end":96164,"line_start":1908,"line_end":1908,"column_start":11,"column_end":33},"name":"MSR_UNC_CBO_2_PER_CTR0","qualname":"::registers::msr::MSR_UNC_CBO_2_PER_CTR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-Box 2, performance counter 0\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1440},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":96232,"byte_end":96254,"line_start":1911,"line_end":1911,"column_start":11,"column_end":33},"name":"MSR_UNC_CBO_2_PER_CTR1","qualname":"::registers::msr::MSR_UNC_CBO_2_PER_CTR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-Box 2, performance counter 1\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1442},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":96327,"byte_end":96352,"line_start":1914,"line_end":1914,"column_start":11,"column_end":36},"name":"MSR_UNC_CBO_3_PERFEVTSEL0","qualname":"::registers::msr::MSR_UNC_CBO_3_PERFEVTSEL0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-Box 3, counter 0 event select MSR\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1444},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":96426,"byte_end":96451,"line_start":1917,"line_end":1917,"column_start":11,"column_end":36},"name":"MSR_UNC_CBO_3_PERFEVTSEL1","qualname":"::registers::msr::MSR_UNC_CBO_3_PERFEVTSEL1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-Box 3, counter 1 event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1446},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":96520,"byte_end":96542,"line_start":1920,"line_end":1920,"column_start":11,"column_end":33},"name":"MSR_UNC_CBO_3_PER_CTR0","qualname":"::registers::msr::MSR_UNC_CBO_3_PER_CTR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-Box 3, performance counter 0.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1448},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":96611,"byte_end":96633,"line_start":1923,"line_end":1923,"column_start":11,"column_end":33},"name":"MSR_UNC_CBO_3_PER_CTR1","qualname":"::registers::msr::MSR_UNC_CBO_3_PER_CTR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-Box 3, performance counter 1.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1450},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":96714,"byte_end":96732,"line_start":1926,"line_end":1926,"column_start":11,"column_end":29},"name":"IA32_X2APIC_APICID","qualname":"::registers::msr::IA32_X2APIC_APICID","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC ID register (R/O) See x2APIC Specification.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1452},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":96797,"byte_end":96816,"line_start":1929,"line_end":1929,"column_start":11,"column_end":30},"name":"IA32_X2APIC_VERSION","qualname":"::registers::msr::IA32_X2APIC_VERSION","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" If ( CPUID.01H:ECX.[bit 21]  = 1 )\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1454},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":96882,"byte_end":96897,"line_start":1932,"line_end":1932,"column_start":11,"column_end":26},"name":"IA32_X2APIC_TPR","qualname":"::registers::msr::IA32_X2APIC_TPR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC Task Priority register (R/W)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1456},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":96968,"byte_end":96983,"line_start":1935,"line_end":1935,"column_start":11,"column_end":26},"name":"IA32_X2APIC_PPR","qualname":"::registers::msr::IA32_X2APIC_PPR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC Processor Priority register (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1458},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":97048,"byte_end":97063,"line_start":1938,"line_end":1938,"column_start":11,"column_end":26},"name":"IA32_X2APIC_EOI","qualname":"::registers::msr::IA32_X2APIC_EOI","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" If ( CPUID.01H:ECX.[bit 21]  = 1 )\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1460},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":97135,"byte_end":97150,"line_start":1941,"line_end":1941,"column_start":11,"column_end":26},"name":"IA32_X2APIC_LDR","qualname":"::registers::msr::IA32_X2APIC_LDR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC Logical Destination register (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1462},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":97228,"byte_end":97244,"line_start":1944,"line_end":1944,"column_start":11,"column_end":27},"name":"IA32_X2APIC_SIVR","qualname":"::registers::msr::IA32_X2APIC_SIVR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC Spurious Interrupt Vector register (R/W)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1464},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":97319,"byte_end":97335,"line_start":1947,"line_end":1947,"column_start":11,"column_end":27},"name":"IA32_X2APIC_ISR0","qualname":"::registers::msr::IA32_X2APIC_ISR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC In-Service register bits [31:0] (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1466},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":97411,"byte_end":97427,"line_start":1950,"line_end":1950,"column_start":11,"column_end":27},"name":"IA32_X2APIC_ISR1","qualname":"::registers::msr::IA32_X2APIC_ISR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC In-Service register bits [63:32] (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1468},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":97503,"byte_end":97519,"line_start":1953,"line_end":1953,"column_start":11,"column_end":27},"name":"IA32_X2APIC_ISR2","qualname":"::registers::msr::IA32_X2APIC_ISR2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC In-Service register bits [95:64] (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1470},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":97596,"byte_end":97612,"line_start":1956,"line_end":1956,"column_start":11,"column_end":27},"name":"IA32_X2APIC_ISR3","qualname":"::registers::msr::IA32_X2APIC_ISR3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC In-Service register bits [127:96] (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1472},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":97690,"byte_end":97706,"line_start":1959,"line_end":1959,"column_start":11,"column_end":27},"name":"IA32_X2APIC_ISR4","qualname":"::registers::msr::IA32_X2APIC_ISR4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC In-Service register bits [159:128] (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1474},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":97784,"byte_end":97800,"line_start":1962,"line_end":1962,"column_start":11,"column_end":27},"name":"IA32_X2APIC_ISR5","qualname":"::registers::msr::IA32_X2APIC_ISR5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC In-Service register bits [191:160] (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1476},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":97878,"byte_end":97894,"line_start":1965,"line_end":1965,"column_start":11,"column_end":27},"name":"IA32_X2APIC_ISR6","qualname":"::registers::msr::IA32_X2APIC_ISR6","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC In-Service register bits [223:192] (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1478},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":97972,"byte_end":97988,"line_start":1968,"line_end":1968,"column_start":11,"column_end":27},"name":"IA32_X2APIC_ISR7","qualname":"::registers::msr::IA32_X2APIC_ISR7","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC In-Service register bits [255:224] (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1480},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":98065,"byte_end":98081,"line_start":1971,"line_end":1971,"column_start":11,"column_end":27},"name":"IA32_X2APIC_TMR0","qualname":"::registers::msr::IA32_X2APIC_TMR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC Trigger Mode register bits [31:0] (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1482},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":98159,"byte_end":98175,"line_start":1974,"line_end":1974,"column_start":11,"column_end":27},"name":"IA32_X2APIC_TMR1","qualname":"::registers::msr::IA32_X2APIC_TMR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC Trigger Mode register bits [63:32] (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1484},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":98253,"byte_end":98269,"line_start":1977,"line_end":1977,"column_start":11,"column_end":27},"name":"IA32_X2APIC_TMR2","qualname":"::registers::msr::IA32_X2APIC_TMR2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC Trigger Mode register bits [95:64] (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1486},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":98348,"byte_end":98364,"line_start":1980,"line_end":1980,"column_start":11,"column_end":27},"name":"IA32_X2APIC_TMR3","qualname":"::registers::msr::IA32_X2APIC_TMR3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC Trigger Mode register bits [127:96] (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1488},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":98444,"byte_end":98460,"line_start":1983,"line_end":1983,"column_start":11,"column_end":27},"name":"IA32_X2APIC_TMR4","qualname":"::registers::msr::IA32_X2APIC_TMR4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC Trigger Mode register bits [159:128] (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1490},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":98540,"byte_end":98556,"line_start":1986,"line_end":1986,"column_start":11,"column_end":27},"name":"IA32_X2APIC_TMR5","qualname":"::registers::msr::IA32_X2APIC_TMR5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC Trigger Mode register bits [191:160] (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1492},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":98636,"byte_end":98652,"line_start":1989,"line_end":1989,"column_start":11,"column_end":27},"name":"IA32_X2APIC_TMR6","qualname":"::registers::msr::IA32_X2APIC_TMR6","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC Trigger Mode register bits [223:192] (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1494},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":98732,"byte_end":98748,"line_start":1992,"line_end":1992,"column_start":11,"column_end":27},"name":"IA32_X2APIC_TMR7","qualname":"::registers::msr::IA32_X2APIC_TMR7","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC Trigger Mode register bits [255:224] (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1496},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":98830,"byte_end":98846,"line_start":1995,"line_end":1995,"column_start":11,"column_end":27},"name":"IA32_X2APIC_IRR0","qualname":"::registers::msr::IA32_X2APIC_IRR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC Interrupt Request register bits [31:0] (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1498},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":98929,"byte_end":98945,"line_start":1998,"line_end":1998,"column_start":11,"column_end":27},"name":"IA32_X2APIC_IRR1","qualname":"::registers::msr::IA32_X2APIC_IRR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC Interrupt Request register bits [63:32] (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1500},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":99028,"byte_end":99044,"line_start":2001,"line_end":2001,"column_start":11,"column_end":27},"name":"IA32_X2APIC_IRR2","qualname":"::registers::msr::IA32_X2APIC_IRR2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC Interrupt Request register bits [95:64] (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1502},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":99128,"byte_end":99144,"line_start":2004,"line_end":2004,"column_start":11,"column_end":27},"name":"IA32_X2APIC_IRR3","qualname":"::registers::msr::IA32_X2APIC_IRR3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC Interrupt Request register bits [127:96] (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1504},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":99229,"byte_end":99245,"line_start":2007,"line_end":2007,"column_start":11,"column_end":27},"name":"IA32_X2APIC_IRR4","qualname":"::registers::msr::IA32_X2APIC_IRR4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC Interrupt Request register bits [159:128] (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1506},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":99330,"byte_end":99346,"line_start":2010,"line_end":2010,"column_start":11,"column_end":27},"name":"IA32_X2APIC_IRR5","qualname":"::registers::msr::IA32_X2APIC_IRR5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC Interrupt Request register bits [191:160] (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1508},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":99431,"byte_end":99447,"line_start":2013,"line_end":2013,"column_start":11,"column_end":27},"name":"IA32_X2APIC_IRR6","qualname":"::registers::msr::IA32_X2APIC_IRR6","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC Interrupt Request register bits [223:192] (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1510},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":99532,"byte_end":99548,"line_start":2016,"line_end":2016,"column_start":11,"column_end":27},"name":"IA32_X2APIC_IRR7","qualname":"::registers::msr::IA32_X2APIC_IRR7","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC Interrupt Request register bits [255:224] (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1512},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":99613,"byte_end":99628,"line_start":2019,"line_end":2019,"column_start":11,"column_end":26},"name":"IA32_X2APIC_ESR","qualname":"::registers::msr::IA32_X2APIC_ESR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" If ( CPUID.01H:ECX.[bit 21]  = 1 )\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1514},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":99718,"byte_end":99738,"line_start":2022,"line_end":2022,"column_start":11,"column_end":31},"name":"IA32_X2APIC_LVT_CMCI","qualname":"::registers::msr::IA32_X2APIC_LVT_CMCI","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC LVT Corrected Machine Check Interrupt register (R/W)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1516},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":99808,"byte_end":99823,"line_start":2025,"line_end":2025,"column_start":11,"column_end":26},"name":"IA32_X2APIC_ICR","qualname":"::registers::msr::IA32_X2APIC_ICR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC Interrupt Command register (R/W)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1518},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":99895,"byte_end":99916,"line_start":2028,"line_end":2028,"column_start":11,"column_end":32},"name":"IA32_X2APIC_LVT_TIMER","qualname":"::registers::msr::IA32_X2APIC_LVT_TIMER","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC LVT Timer Interrupt register (R/W)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1520},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":99997,"byte_end":100020,"line_start":2031,"line_end":2031,"column_start":11,"column_end":34},"name":"IA32_X2APIC_LVT_THERMAL","qualname":"::registers::msr::IA32_X2APIC_LVT_THERMAL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC LVT Thermal Sensor Interrupt register (R/W)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1522},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":100096,"byte_end":100115,"line_start":2034,"line_end":2034,"column_start":11,"column_end":30},"name":"IA32_X2APIC_LVT_PMI","qualname":"::registers::msr::IA32_X2APIC_LVT_PMI","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC LVT Performance Monitor register (R/W)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1524},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":100180,"byte_end":100201,"line_start":2037,"line_end":2037,"column_start":11,"column_end":32},"name":"IA32_X2APIC_LVT_LINT0","qualname":"::registers::msr::IA32_X2APIC_LVT_LINT0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" If ( CPUID.01H:ECX.[bit 21]  = 1 )\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1526},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":100266,"byte_end":100287,"line_start":2040,"line_end":2040,"column_start":11,"column_end":32},"name":"IA32_X2APIC_LVT_LINT1","qualname":"::registers::msr::IA32_X2APIC_LVT_LINT1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" If ( CPUID.01H:ECX.[bit 21]  = 1 )\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1528},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":100352,"byte_end":100373,"line_start":2043,"line_end":2043,"column_start":11,"column_end":32},"name":"IA32_X2APIC_LVT_ERROR","qualname":"::registers::msr::IA32_X2APIC_LVT_ERROR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" If ( CPUID.01H:ECX.[bit 21]  = 1 )\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1530},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":100439,"byte_end":100461,"line_start":2046,"line_end":2046,"column_start":11,"column_end":33},"name":"IA32_X2APIC_INIT_COUNT","qualname":"::registers::msr::IA32_X2APIC_INIT_COUNT","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC Initial Count register (R/W)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1532},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":100527,"byte_end":100548,"line_start":2049,"line_end":2049,"column_start":11,"column_end":32},"name":"IA32_X2APIC_CUR_COUNT","qualname":"::registers::msr::IA32_X2APIC_CUR_COUNT","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC Current Count register (R/O)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1534},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":100621,"byte_end":100641,"line_start":2052,"line_end":2052,"column_start":11,"column_end":31},"name":"IA32_X2APIC_DIV_CONF","qualname":"::registers::msr::IA32_X2APIC_DIV_CONF","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" x2APIC Divide Configuration register (R/W)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1536},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":100706,"byte_end":100726,"line_start":2055,"line_end":2055,"column_start":11,"column_end":31},"name":"IA32_X2APIC_SELF_IPI","qualname":"::registers::msr::IA32_X2APIC_SELF_IPI","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" If ( CPUID.01H:ECX.[bit 21]  = 1 )\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1538},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":100797,"byte_end":100819,"line_start":2058,"line_end":2058,"column_start":11,"column_end":33},"name":"MSR_U_PMON_GLOBAL_CTRL","qualname":"::registers::msr::MSR_U_PMON_GLOBAL_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore U-box perfmon global control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1540},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":100889,"byte_end":100913,"line_start":2061,"line_end":2061,"column_start":11,"column_end":35},"name":"MSR_U_PMON_GLOBAL_STATUS","qualname":"::registers::msr::MSR_U_PMON_GLOBAL_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore U-box perfmon global status MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1542},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":100993,"byte_end":101019,"line_start":2064,"line_end":2064,"column_start":11,"column_end":37},"name":"MSR_U_PMON_GLOBAL_OVF_CTRL","qualname":"::registers::msr::MSR_U_PMON_GLOBAL_OVF_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore U-box perfmon global overflow control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1544},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":101088,"byte_end":101107,"line_start":2067,"line_end":2067,"column_start":11,"column_end":30},"name":"MSR_U_PMON_EVNT_SEL","qualname":"::registers::msr::MSR_U_PMON_EVNT_SEL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore U-box perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1546},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":101171,"byte_end":101185,"line_start":2070,"line_end":2070,"column_start":11,"column_end":25},"name":"MSR_U_PMON_CTR","qualname":"::registers::msr::MSR_U_PMON_CTR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore U-box perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1548},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":101261,"byte_end":101281,"line_start":2073,"line_end":2073,"column_start":11,"column_end":31},"name":"MSR_B0_PMON_BOX_CTRL","qualname":"::registers::msr::MSR_B0_PMON_BOX_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore B-box 0 perfmon local box control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1550},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":101356,"byte_end":101378,"line_start":2076,"line_end":2076,"column_start":11,"column_end":33},"name":"MSR_B0_PMON_BOX_STATUS","qualname":"::registers::msr::MSR_B0_PMON_BOX_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore B-box 0 perfmon local box status MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1552},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":101463,"byte_end":101487,"line_start":2079,"line_end":2079,"column_start":11,"column_end":35},"name":"MSR_B0_PMON_BOX_OVF_CTRL","qualname":"::registers::msr::MSR_B0_PMON_BOX_OVF_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore B-box 0 perfmon local box overflow control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1554},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":101558,"byte_end":101579,"line_start":2082,"line_end":2082,"column_start":11,"column_end":32},"name":"MSR_B0_PMON_EVNT_SEL0","qualname":"::registers::msr::MSR_B0_PMON_EVNT_SEL0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore B-box 0 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1556},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":101645,"byte_end":101661,"line_start":2085,"line_end":2085,"column_start":11,"column_end":27},"name":"MSR_B0_PMON_CTR0","qualname":"::registers::msr::MSR_B0_PMON_CTR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore B-box 0 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1558},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":101732,"byte_end":101753,"line_start":2088,"line_end":2088,"column_start":11,"column_end":32},"name":"MSR_B0_PMON_EVNT_SEL1","qualname":"::registers::msr::MSR_B0_PMON_EVNT_SEL1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore B-box 0 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1560},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":101819,"byte_end":101835,"line_start":2091,"line_end":2091,"column_start":11,"column_end":27},"name":"MSR_B0_PMON_CTR1","qualname":"::registers::msr::MSR_B0_PMON_CTR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore B-box 0 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1562},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":101906,"byte_end":101927,"line_start":2094,"line_end":2094,"column_start":11,"column_end":32},"name":"MSR_B0_PMON_EVNT_SEL2","qualname":"::registers::msr::MSR_B0_PMON_EVNT_SEL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore B-box 0 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1564},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":101993,"byte_end":102009,"line_start":2097,"line_end":2097,"column_start":11,"column_end":27},"name":"MSR_B0_PMON_CTR2","qualname":"::registers::msr::MSR_B0_PMON_CTR2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore B-box 0 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1566},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":102080,"byte_end":102101,"line_start":2100,"line_end":2100,"column_start":11,"column_end":32},"name":"MSR_B0_PMON_EVNT_SEL3","qualname":"::registers::msr::MSR_B0_PMON_EVNT_SEL3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore B-box 0 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1568},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":102167,"byte_end":102183,"line_start":2103,"line_end":2103,"column_start":11,"column_end":27},"name":"MSR_B0_PMON_CTR3","qualname":"::registers::msr::MSR_B0_PMON_CTR3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore B-box 0 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1570},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":102259,"byte_end":102279,"line_start":2106,"line_end":2106,"column_start":11,"column_end":31},"name":"MSR_S0_PMON_BOX_CTRL","qualname":"::registers::msr::MSR_S0_PMON_BOX_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore S-box 0 perfmon local box control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1572},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":102354,"byte_end":102376,"line_start":2109,"line_end":2109,"column_start":11,"column_end":33},"name":"MSR_S0_PMON_BOX_STATUS","qualname":"::registers::msr::MSR_S0_PMON_BOX_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore S-box 0 perfmon local box status MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1574},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":102461,"byte_end":102485,"line_start":2112,"line_end":2112,"column_start":11,"column_end":35},"name":"MSR_S0_PMON_BOX_OVF_CTRL","qualname":"::registers::msr::MSR_S0_PMON_BOX_OVF_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore S-box 0 perfmon local box overflow control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1576},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":102556,"byte_end":102577,"line_start":2115,"line_end":2115,"column_start":11,"column_end":32},"name":"MSR_S0_PMON_EVNT_SEL0","qualname":"::registers::msr::MSR_S0_PMON_EVNT_SEL0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore S-box 0 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1578},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":102643,"byte_end":102659,"line_start":2118,"line_end":2118,"column_start":11,"column_end":27},"name":"MSR_S0_PMON_CTR0","qualname":"::registers::msr::MSR_S0_PMON_CTR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore S-box 0 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1580},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":102730,"byte_end":102751,"line_start":2121,"line_end":2121,"column_start":11,"column_end":32},"name":"MSR_S0_PMON_EVNT_SEL1","qualname":"::registers::msr::MSR_S0_PMON_EVNT_SEL1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore S-box 0 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1582},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":102817,"byte_end":102833,"line_start":2124,"line_end":2124,"column_start":11,"column_end":27},"name":"MSR_S0_PMON_CTR1","qualname":"::registers::msr::MSR_S0_PMON_CTR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore S-box 0 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1584},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":102904,"byte_end":102925,"line_start":2127,"line_end":2127,"column_start":11,"column_end":32},"name":"MSR_S0_PMON_EVNT_SEL2","qualname":"::registers::msr::MSR_S0_PMON_EVNT_SEL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore S-box 0 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1586},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":102991,"byte_end":103007,"line_start":2130,"line_end":2130,"column_start":11,"column_end":27},"name":"MSR_S0_PMON_CTR2","qualname":"::registers::msr::MSR_S0_PMON_CTR2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore S-box 0 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1588},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":103078,"byte_end":103099,"line_start":2133,"line_end":2133,"column_start":11,"column_end":32},"name":"MSR_S0_PMON_EVNT_SEL3","qualname":"::registers::msr::MSR_S0_PMON_EVNT_SEL3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore S-box 0 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1590},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":103165,"byte_end":103181,"line_start":2136,"line_end":2136,"column_start":11,"column_end":27},"name":"MSR_S0_PMON_CTR3","qualname":"::registers::msr::MSR_S0_PMON_CTR3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore S-box 0 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1592},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":103257,"byte_end":103277,"line_start":2139,"line_end":2139,"column_start":11,"column_end":31},"name":"MSR_B1_PMON_BOX_CTRL","qualname":"::registers::msr::MSR_B1_PMON_BOX_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore B-box 1 perfmon local box control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1594},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":103352,"byte_end":103374,"line_start":2142,"line_end":2142,"column_start":11,"column_end":33},"name":"MSR_B1_PMON_BOX_STATUS","qualname":"::registers::msr::MSR_B1_PMON_BOX_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore B-box 1 perfmon local box status MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1596},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":103459,"byte_end":103483,"line_start":2145,"line_end":2145,"column_start":11,"column_end":35},"name":"MSR_B1_PMON_BOX_OVF_CTRL","qualname":"::registers::msr::MSR_B1_PMON_BOX_OVF_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore B-box 1 perfmon local box overflow control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1598},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":103554,"byte_end":103575,"line_start":2148,"line_end":2148,"column_start":11,"column_end":32},"name":"MSR_B1_PMON_EVNT_SEL0","qualname":"::registers::msr::MSR_B1_PMON_EVNT_SEL0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore B-box 1 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1600},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":103641,"byte_end":103657,"line_start":2151,"line_end":2151,"column_start":11,"column_end":27},"name":"MSR_B1_PMON_CTR0","qualname":"::registers::msr::MSR_B1_PMON_CTR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore B-box 1 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1602},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":103728,"byte_end":103749,"line_start":2154,"line_end":2154,"column_start":11,"column_end":32},"name":"MSR_B1_PMON_EVNT_SEL1","qualname":"::registers::msr::MSR_B1_PMON_EVNT_SEL1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore B-box 1 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1604},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":103815,"byte_end":103831,"line_start":2157,"line_end":2157,"column_start":11,"column_end":27},"name":"MSR_B1_PMON_CTR1","qualname":"::registers::msr::MSR_B1_PMON_CTR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore B-box 1 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1606},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":103902,"byte_end":103923,"line_start":2160,"line_end":2160,"column_start":11,"column_end":32},"name":"MSR_B1_PMON_EVNT_SEL2","qualname":"::registers::msr::MSR_B1_PMON_EVNT_SEL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore B-box 1 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1608},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":103989,"byte_end":104005,"line_start":2163,"line_end":2163,"column_start":11,"column_end":27},"name":"MSR_B1_PMON_CTR2","qualname":"::registers::msr::MSR_B1_PMON_CTR2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore B-box 1 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1610},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":104076,"byte_end":104097,"line_start":2166,"line_end":2166,"column_start":11,"column_end":32},"name":"MSR_B1_PMON_EVNT_SEL3","qualname":"::registers::msr::MSR_B1_PMON_EVNT_SEL3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore B-box 1vperfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1612},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":104163,"byte_end":104179,"line_start":2169,"line_end":2169,"column_start":11,"column_end":27},"name":"MSR_B1_PMON_CTR3","qualname":"::registers::msr::MSR_B1_PMON_CTR3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore B-box 1 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1614},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":104253,"byte_end":104272,"line_start":2172,"line_end":2172,"column_start":11,"column_end":30},"name":"MSR_W_PMON_BOX_CTRL","qualname":"::registers::msr::MSR_W_PMON_BOX_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore W-box perfmon local box control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1616},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":104345,"byte_end":104366,"line_start":2175,"line_end":2175,"column_start":11,"column_end":32},"name":"MSR_W_PMON_BOX_STATUS","qualname":"::registers::msr::MSR_W_PMON_BOX_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore W-box perfmon local box status MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1618},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":104449,"byte_end":104472,"line_start":2178,"line_end":2178,"column_start":11,"column_end":34},"name":"MSR_W_PMON_BOX_OVF_CTRL","qualname":"::registers::msr::MSR_W_PMON_BOX_OVF_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore W-box perfmon local box overflow control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1620},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":104550,"byte_end":104564,"line_start":2181,"line_end":2181,"column_start":11,"column_end":25},"name":"IA32_QM_EVTSEL","qualname":"::registers::msr::IA32_QM_EVTSEL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" If ( CPUID.(EAX=07H,  ECX=0):EBX.[bit 12] = 1 )\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1622},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":104642,"byte_end":104653,"line_start":2184,"line_end":2184,"column_start":11,"column_end":22},"name":"IA32_QM_CTR","qualname":"::registers::msr::IA32_QM_CTR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" If ( CPUID.(EAX=07H,  ECX=0):EBX.[bit 12] = 1 )\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1624},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":104731,"byte_end":104745,"line_start":2187,"line_end":2187,"column_start":11,"column_end":25},"name":"IA32_PQR_ASSOC","qualname":"::registers::msr::IA32_PQR_ASSOC","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" If ( CPUID.(EAX=07H,  ECX=0):EBX.[bit 12] = 1 )\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1626},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":104814,"byte_end":104834,"line_start":2190,"line_end":2190,"column_start":11,"column_end":31},"name":"MSR_W_PMON_EVNT_SEL0","qualname":"::registers::msr::MSR_W_PMON_EVNT_SEL0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore W-box perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1628},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":104898,"byte_end":104913,"line_start":2193,"line_end":2193,"column_start":11,"column_end":26},"name":"MSR_W_PMON_CTR0","qualname":"::registers::msr::MSR_W_PMON_CTR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore W-box perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1630},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":104982,"byte_end":105002,"line_start":2196,"line_end":2196,"column_start":11,"column_end":31},"name":"MSR_W_PMON_EVNT_SEL1","qualname":"::registers::msr::MSR_W_PMON_EVNT_SEL1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore W-box perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1632},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":105066,"byte_end":105081,"line_start":2199,"line_end":2199,"column_start":11,"column_end":26},"name":"MSR_W_PMON_CTR1","qualname":"::registers::msr::MSR_W_PMON_CTR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore W-box perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1634},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":105150,"byte_end":105170,"line_start":2202,"line_end":2202,"column_start":11,"column_end":31},"name":"MSR_W_PMON_EVNT_SEL2","qualname":"::registers::msr::MSR_W_PMON_EVNT_SEL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore W-box perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1636},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":105234,"byte_end":105249,"line_start":2205,"line_end":2205,"column_start":11,"column_end":26},"name":"MSR_W_PMON_CTR2","qualname":"::registers::msr::MSR_W_PMON_CTR2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore W-box perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1638},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":105318,"byte_end":105338,"line_start":2208,"line_end":2208,"column_start":11,"column_end":31},"name":"MSR_W_PMON_EVNT_SEL3","qualname":"::registers::msr::MSR_W_PMON_EVNT_SEL3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore W-box perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1640},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":105402,"byte_end":105417,"line_start":2211,"line_end":2211,"column_start":11,"column_end":26},"name":"MSR_W_PMON_CTR3","qualname":"::registers::msr::MSR_W_PMON_CTR3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore W-box perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1642},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":105493,"byte_end":105513,"line_start":2214,"line_end":2214,"column_start":11,"column_end":31},"name":"MSR_M0_PMON_BOX_CTRL","qualname":"::registers::msr::MSR_M0_PMON_BOX_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 0 perfmon local box control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1644},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":105588,"byte_end":105610,"line_start":2217,"line_end":2217,"column_start":11,"column_end":33},"name":"MSR_M0_PMON_BOX_STATUS","qualname":"::registers::msr::MSR_M0_PMON_BOX_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 0 perfmon local box status MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1646},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":105695,"byte_end":105719,"line_start":2220,"line_end":2220,"column_start":11,"column_end":35},"name":"MSR_M0_PMON_BOX_OVF_CTRL","qualname":"::registers::msr::MSR_M0_PMON_BOX_OVF_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 0 perfmon local box overflow control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1648},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":105800,"byte_end":105821,"line_start":2223,"line_end":2223,"column_start":11,"column_end":32},"name":"MSR_M0_PMON_TIMESTAMP","qualname":"::registers::msr::MSR_M0_PMON_TIMESTAMP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 0 perfmon time stamp unit select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1650},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":105895,"byte_end":105910,"line_start":2226,"line_end":2226,"column_start":11,"column_end":26},"name":"MSR_M0_PMON_DSP","qualname":"::registers::msr::MSR_M0_PMON_DSP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 0 perfmon DSP unit select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1652},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":105984,"byte_end":105999,"line_start":2229,"line_end":2229,"column_start":11,"column_end":26},"name":"MSR_M0_PMON_ISS","qualname":"::registers::msr::MSR_M0_PMON_ISS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 0 perfmon ISS unit select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1654},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":106073,"byte_end":106088,"line_start":2232,"line_end":2232,"column_start":11,"column_end":26},"name":"MSR_M0_PMON_MAP","qualname":"::registers::msr::MSR_M0_PMON_MAP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 0 perfmon MAP unit select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1656},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":106161,"byte_end":106180,"line_start":2235,"line_end":2235,"column_start":11,"column_end":30},"name":"MSR_M0_PMON_MSC_THR","qualname":"::registers::msr::MSR_M0_PMON_MSC_THR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 0 perfmon MIC THR select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1658},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":106254,"byte_end":106269,"line_start":2238,"line_end":2238,"column_start":11,"column_end":26},"name":"MSR_M0_PMON_PGT","qualname":"::registers::msr::MSR_M0_PMON_PGT","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 0 perfmon PGT unit select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1660},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":106343,"byte_end":106358,"line_start":2241,"line_end":2241,"column_start":11,"column_end":26},"name":"MSR_M0_PMON_PLD","qualname":"::registers::msr::MSR_M0_PMON_PLD","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 0 perfmon PLD unit select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1662},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":106432,"byte_end":106447,"line_start":2244,"line_end":2244,"column_start":11,"column_end":26},"name":"MSR_M0_PMON_ZDP","qualname":"::registers::msr::MSR_M0_PMON_ZDP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 0 perfmon ZDP unit select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1664},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":106518,"byte_end":106539,"line_start":2247,"line_end":2247,"column_start":11,"column_end":32},"name":"MSR_M0_PMON_EVNT_SEL0","qualname":"::registers::msr::MSR_M0_PMON_EVNT_SEL0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 0 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1666},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":106605,"byte_end":106621,"line_start":2250,"line_end":2250,"column_start":11,"column_end":27},"name":"MSR_M0_PMON_CTR0","qualname":"::registers::msr::MSR_M0_PMON_CTR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 0 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1668},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":106692,"byte_end":106713,"line_start":2253,"line_end":2253,"column_start":11,"column_end":32},"name":"MSR_M0_PMON_EVNT_SEL1","qualname":"::registers::msr::MSR_M0_PMON_EVNT_SEL1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 0 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1670},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":106779,"byte_end":106795,"line_start":2256,"line_end":2256,"column_start":11,"column_end":27},"name":"MSR_M0_PMON_CTR1","qualname":"::registers::msr::MSR_M0_PMON_CTR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 0 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1672},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":106866,"byte_end":106887,"line_start":2259,"line_end":2259,"column_start":11,"column_end":32},"name":"MSR_M0_PMON_EVNT_SEL2","qualname":"::registers::msr::MSR_M0_PMON_EVNT_SEL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 0 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1674},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":106953,"byte_end":106969,"line_start":2262,"line_end":2262,"column_start":11,"column_end":27},"name":"MSR_M0_PMON_CTR2","qualname":"::registers::msr::MSR_M0_PMON_CTR2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 0 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1676},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":107040,"byte_end":107061,"line_start":2265,"line_end":2265,"column_start":11,"column_end":32},"name":"MSR_M0_PMON_EVNT_SEL3","qualname":"::registers::msr::MSR_M0_PMON_EVNT_SEL3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 0 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1678},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":107127,"byte_end":107143,"line_start":2268,"line_end":2268,"column_start":11,"column_end":27},"name":"MSR_M0_PMON_CTR3","qualname":"::registers::msr::MSR_M0_PMON_CTR3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 0 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1680},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":107214,"byte_end":107235,"line_start":2271,"line_end":2271,"column_start":11,"column_end":32},"name":"MSR_M0_PMON_EVNT_SEL4","qualname":"::registers::msr::MSR_M0_PMON_EVNT_SEL4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 0 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1682},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":107301,"byte_end":107317,"line_start":2274,"line_end":2274,"column_start":11,"column_end":27},"name":"MSR_M0_PMON_CTR4","qualname":"::registers::msr::MSR_M0_PMON_CTR4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 0 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1684},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":107388,"byte_end":107409,"line_start":2277,"line_end":2277,"column_start":11,"column_end":32},"name":"MSR_M0_PMON_EVNT_SEL5","qualname":"::registers::msr::MSR_M0_PMON_EVNT_SEL5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 0 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1686},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":107475,"byte_end":107491,"line_start":2280,"line_end":2280,"column_start":11,"column_end":27},"name":"MSR_M0_PMON_CTR5","qualname":"::registers::msr::MSR_M0_PMON_CTR5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 0 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1688},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":107567,"byte_end":107587,"line_start":2283,"line_end":2283,"column_start":11,"column_end":31},"name":"MSR_S1_PMON_BOX_CTRL","qualname":"::registers::msr::MSR_S1_PMON_BOX_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore S-box 1 perfmon local box control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1690},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":107662,"byte_end":107684,"line_start":2286,"line_end":2286,"column_start":11,"column_end":33},"name":"MSR_S1_PMON_BOX_STATUS","qualname":"::registers::msr::MSR_S1_PMON_BOX_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore S-box 1 perfmon local box status MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1692},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":107769,"byte_end":107793,"line_start":2289,"line_end":2289,"column_start":11,"column_end":35},"name":"MSR_S1_PMON_BOX_OVF_CTRL","qualname":"::registers::msr::MSR_S1_PMON_BOX_OVF_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore S-box 1 perfmon local box overflow control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1694},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":107864,"byte_end":107885,"line_start":2292,"line_end":2292,"column_start":11,"column_end":32},"name":"MSR_S1_PMON_EVNT_SEL0","qualname":"::registers::msr::MSR_S1_PMON_EVNT_SEL0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore S-box 1 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1696},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":107951,"byte_end":107967,"line_start":2295,"line_end":2295,"column_start":11,"column_end":27},"name":"MSR_S1_PMON_CTR0","qualname":"::registers::msr::MSR_S1_PMON_CTR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore S-box 1 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1698},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":108038,"byte_end":108059,"line_start":2298,"line_end":2298,"column_start":11,"column_end":32},"name":"MSR_S1_PMON_EVNT_SEL1","qualname":"::registers::msr::MSR_S1_PMON_EVNT_SEL1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore S-box 1 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1700},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":108125,"byte_end":108141,"line_start":2301,"line_end":2301,"column_start":11,"column_end":27},"name":"MSR_S1_PMON_CTR1","qualname":"::registers::msr::MSR_S1_PMON_CTR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore S-box 1 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1702},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":108212,"byte_end":108233,"line_start":2304,"line_end":2304,"column_start":11,"column_end":32},"name":"MSR_S1_PMON_EVNT_SEL2","qualname":"::registers::msr::MSR_S1_PMON_EVNT_SEL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore S-box 1 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1704},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":108299,"byte_end":108315,"line_start":2307,"line_end":2307,"column_start":11,"column_end":27},"name":"MSR_S1_PMON_CTR2","qualname":"::registers::msr::MSR_S1_PMON_CTR2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore S-box 1 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1706},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":108386,"byte_end":108407,"line_start":2310,"line_end":2310,"column_start":11,"column_end":32},"name":"MSR_S1_PMON_EVNT_SEL3","qualname":"::registers::msr::MSR_S1_PMON_EVNT_SEL3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore S-box 1 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1708},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":108473,"byte_end":108489,"line_start":2313,"line_end":2313,"column_start":11,"column_end":27},"name":"MSR_S1_PMON_CTR3","qualname":"::registers::msr::MSR_S1_PMON_CTR3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore S-box 1 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1710},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":108565,"byte_end":108585,"line_start":2316,"line_end":2316,"column_start":11,"column_end":31},"name":"MSR_M1_PMON_BOX_CTRL","qualname":"::registers::msr::MSR_M1_PMON_BOX_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 1 perfmon local box control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1712},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":108660,"byte_end":108682,"line_start":2319,"line_end":2319,"column_start":11,"column_end":33},"name":"MSR_M1_PMON_BOX_STATUS","qualname":"::registers::msr::MSR_M1_PMON_BOX_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 1 perfmon local box status MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1714},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":108767,"byte_end":108791,"line_start":2322,"line_end":2322,"column_start":11,"column_end":35},"name":"MSR_M1_PMON_BOX_OVF_CTRL","qualname":"::registers::msr::MSR_M1_PMON_BOX_OVF_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 1 perfmon local box overflow control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1716},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":108872,"byte_end":108893,"line_start":2325,"line_end":2325,"column_start":11,"column_end":32},"name":"MSR_M1_PMON_TIMESTAMP","qualname":"::registers::msr::MSR_M1_PMON_TIMESTAMP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 1 perfmon time stamp unit select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1718},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":108967,"byte_end":108982,"line_start":2328,"line_end":2328,"column_start":11,"column_end":26},"name":"MSR_M1_PMON_DSP","qualname":"::registers::msr::MSR_M1_PMON_DSP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 1 perfmon DSP unit select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1720},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":109056,"byte_end":109071,"line_start":2331,"line_end":2331,"column_start":11,"column_end":26},"name":"MSR_M1_PMON_ISS","qualname":"::registers::msr::MSR_M1_PMON_ISS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 1 perfmon ISS unit select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1722},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":109145,"byte_end":109160,"line_start":2334,"line_end":2334,"column_start":11,"column_end":26},"name":"MSR_M1_PMON_MAP","qualname":"::registers::msr::MSR_M1_PMON_MAP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 1 perfmon MAP unit select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1724},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":109233,"byte_end":109252,"line_start":2337,"line_end":2337,"column_start":11,"column_end":30},"name":"MSR_M1_PMON_MSC_THR","qualname":"::registers::msr::MSR_M1_PMON_MSC_THR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 1 perfmon MIC THR select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1726},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":109326,"byte_end":109341,"line_start":2340,"line_end":2340,"column_start":11,"column_end":26},"name":"MSR_M1_PMON_PGT","qualname":"::registers::msr::MSR_M1_PMON_PGT","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 1 perfmon PGT unit select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1728},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":109415,"byte_end":109430,"line_start":2343,"line_end":2343,"column_start":11,"column_end":26},"name":"MSR_M1_PMON_PLD","qualname":"::registers::msr::MSR_M1_PMON_PLD","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 1 perfmon PLD unit select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1730},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":109504,"byte_end":109519,"line_start":2346,"line_end":2346,"column_start":11,"column_end":26},"name":"MSR_M1_PMON_ZDP","qualname":"::registers::msr::MSR_M1_PMON_ZDP","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 1 perfmon ZDP unit select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1732},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":109590,"byte_end":109611,"line_start":2349,"line_end":2349,"column_start":11,"column_end":32},"name":"MSR_M1_PMON_EVNT_SEL0","qualname":"::registers::msr::MSR_M1_PMON_EVNT_SEL0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 1 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1734},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":109677,"byte_end":109693,"line_start":2352,"line_end":2352,"column_start":11,"column_end":27},"name":"MSR_M1_PMON_CTR0","qualname":"::registers::msr::MSR_M1_PMON_CTR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 1 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1736},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":109764,"byte_end":109785,"line_start":2355,"line_end":2355,"column_start":11,"column_end":32},"name":"MSR_M1_PMON_EVNT_SEL1","qualname":"::registers::msr::MSR_M1_PMON_EVNT_SEL1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 1 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1738},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":109851,"byte_end":109867,"line_start":2358,"line_end":2358,"column_start":11,"column_end":27},"name":"MSR_M1_PMON_CTR1","qualname":"::registers::msr::MSR_M1_PMON_CTR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 1 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1740},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":109938,"byte_end":109959,"line_start":2361,"line_end":2361,"column_start":11,"column_end":32},"name":"MSR_M1_PMON_EVNT_SEL2","qualname":"::registers::msr::MSR_M1_PMON_EVNT_SEL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 1 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1742},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":110025,"byte_end":110041,"line_start":2364,"line_end":2364,"column_start":11,"column_end":27},"name":"MSR_M1_PMON_CTR2","qualname":"::registers::msr::MSR_M1_PMON_CTR2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 1 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1744},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":110112,"byte_end":110133,"line_start":2367,"line_end":2367,"column_start":11,"column_end":32},"name":"MSR_M1_PMON_EVNT_SEL3","qualname":"::registers::msr::MSR_M1_PMON_EVNT_SEL3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 1 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1746},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":110199,"byte_end":110215,"line_start":2370,"line_end":2370,"column_start":11,"column_end":27},"name":"MSR_M1_PMON_CTR3","qualname":"::registers::msr::MSR_M1_PMON_CTR3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 1 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1748},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":110286,"byte_end":110307,"line_start":2373,"line_end":2373,"column_start":11,"column_end":32},"name":"MSR_M1_PMON_EVNT_SEL4","qualname":"::registers::msr::MSR_M1_PMON_EVNT_SEL4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 1 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1750},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":110373,"byte_end":110389,"line_start":2376,"line_end":2376,"column_start":11,"column_end":27},"name":"MSR_M1_PMON_CTR4","qualname":"::registers::msr::MSR_M1_PMON_CTR4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 1 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1752},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":110460,"byte_end":110481,"line_start":2379,"line_end":2379,"column_start":11,"column_end":32},"name":"MSR_M1_PMON_EVNT_SEL5","qualname":"::registers::msr::MSR_M1_PMON_EVNT_SEL5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 1 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1754},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":110547,"byte_end":110563,"line_start":2382,"line_end":2382,"column_start":11,"column_end":27},"name":"MSR_M1_PMON_CTR5","qualname":"::registers::msr::MSR_M1_PMON_CTR5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 1 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1756},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":110639,"byte_end":110659,"line_start":2385,"line_end":2385,"column_start":11,"column_end":31},"name":"MSR_C0_PMON_BOX_CTRL","qualname":"::registers::msr::MSR_C0_PMON_BOX_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 0 perfmon local box control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1758},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":110734,"byte_end":110756,"line_start":2388,"line_end":2388,"column_start":11,"column_end":33},"name":"MSR_C0_PMON_BOX_STATUS","qualname":"::registers::msr::MSR_C0_PMON_BOX_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 0 perfmon local box status MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1760},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":110841,"byte_end":110865,"line_start":2391,"line_end":2391,"column_start":11,"column_end":35},"name":"MSR_C0_PMON_BOX_OVF_CTRL","qualname":"::registers::msr::MSR_C0_PMON_BOX_OVF_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 0 perfmon local box overflow control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1762},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":110936,"byte_end":110957,"line_start":2394,"line_end":2394,"column_start":11,"column_end":32},"name":"MSR_C0_PMON_EVNT_SEL0","qualname":"::registers::msr::MSR_C0_PMON_EVNT_SEL0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 0 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1764},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":111023,"byte_end":111039,"line_start":2397,"line_end":2397,"column_start":11,"column_end":27},"name":"MSR_C0_PMON_CTR0","qualname":"::registers::msr::MSR_C0_PMON_CTR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 0 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1766},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":111110,"byte_end":111131,"line_start":2400,"line_end":2400,"column_start":11,"column_end":32},"name":"MSR_C0_PMON_EVNT_SEL1","qualname":"::registers::msr::MSR_C0_PMON_EVNT_SEL1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 0 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1768},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":111197,"byte_end":111213,"line_start":2403,"line_end":2403,"column_start":11,"column_end":27},"name":"MSR_C0_PMON_CTR1","qualname":"::registers::msr::MSR_C0_PMON_CTR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 0 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1770},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":111284,"byte_end":111305,"line_start":2406,"line_end":2406,"column_start":11,"column_end":32},"name":"MSR_C0_PMON_EVNT_SEL2","qualname":"::registers::msr::MSR_C0_PMON_EVNT_SEL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 0 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1772},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":111371,"byte_end":111387,"line_start":2409,"line_end":2409,"column_start":11,"column_end":27},"name":"MSR_C0_PMON_CTR2","qualname":"::registers::msr::MSR_C0_PMON_CTR2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 0 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1774},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":111458,"byte_end":111479,"line_start":2412,"line_end":2412,"column_start":11,"column_end":32},"name":"MSR_C0_PMON_EVNT_SEL3","qualname":"::registers::msr::MSR_C0_PMON_EVNT_SEL3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 0 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1776},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":111545,"byte_end":111561,"line_start":2415,"line_end":2415,"column_start":11,"column_end":27},"name":"MSR_C0_PMON_CTR3","qualname":"::registers::msr::MSR_C0_PMON_CTR3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 0 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1778},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":111632,"byte_end":111653,"line_start":2418,"line_end":2418,"column_start":11,"column_end":32},"name":"MSR_C0_PMON_EVNT_SEL4","qualname":"::registers::msr::MSR_C0_PMON_EVNT_SEL4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 0 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1780},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":111719,"byte_end":111735,"line_start":2421,"line_end":2421,"column_start":11,"column_end":27},"name":"MSR_C0_PMON_CTR4","qualname":"::registers::msr::MSR_C0_PMON_CTR4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 0 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1782},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":111806,"byte_end":111827,"line_start":2424,"line_end":2424,"column_start":11,"column_end":32},"name":"MSR_C0_PMON_EVNT_SEL5","qualname":"::registers::msr::MSR_C0_PMON_EVNT_SEL5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 0 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1784},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":111893,"byte_end":111909,"line_start":2427,"line_end":2427,"column_start":11,"column_end":27},"name":"MSR_C0_PMON_CTR5","qualname":"::registers::msr::MSR_C0_PMON_CTR5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 0 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1786},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":111985,"byte_end":112005,"line_start":2430,"line_end":2430,"column_start":11,"column_end":31},"name":"MSR_C4_PMON_BOX_CTRL","qualname":"::registers::msr::MSR_C4_PMON_BOX_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 4 perfmon local box control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1788},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":112080,"byte_end":112102,"line_start":2433,"line_end":2433,"column_start":11,"column_end":33},"name":"MSR_C4_PMON_BOX_STATUS","qualname":"::registers::msr::MSR_C4_PMON_BOX_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 4 perfmon local box status MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1790},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":112187,"byte_end":112211,"line_start":2436,"line_end":2436,"column_start":11,"column_end":35},"name":"MSR_C4_PMON_BOX_OVF_CTRL","qualname":"::registers::msr::MSR_C4_PMON_BOX_OVF_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 4 perfmon local box overflow control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1792},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":112282,"byte_end":112303,"line_start":2439,"line_end":2439,"column_start":11,"column_end":32},"name":"MSR_C4_PMON_EVNT_SEL0","qualname":"::registers::msr::MSR_C4_PMON_EVNT_SEL0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 4 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1794},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":112369,"byte_end":112385,"line_start":2442,"line_end":2442,"column_start":11,"column_end":27},"name":"MSR_C4_PMON_CTR0","qualname":"::registers::msr::MSR_C4_PMON_CTR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 4 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1796},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":112456,"byte_end":112477,"line_start":2445,"line_end":2445,"column_start":11,"column_end":32},"name":"MSR_C4_PMON_EVNT_SEL1","qualname":"::registers::msr::MSR_C4_PMON_EVNT_SEL1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 4 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1798},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":112543,"byte_end":112559,"line_start":2448,"line_end":2448,"column_start":11,"column_end":27},"name":"MSR_C4_PMON_CTR1","qualname":"::registers::msr::MSR_C4_PMON_CTR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 4 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1800},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":112630,"byte_end":112651,"line_start":2451,"line_end":2451,"column_start":11,"column_end":32},"name":"MSR_C4_PMON_EVNT_SEL2","qualname":"::registers::msr::MSR_C4_PMON_EVNT_SEL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 4 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1802},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":112717,"byte_end":112733,"line_start":2454,"line_end":2454,"column_start":11,"column_end":27},"name":"MSR_C4_PMON_CTR2","qualname":"::registers::msr::MSR_C4_PMON_CTR2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 4 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1804},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":112804,"byte_end":112825,"line_start":2457,"line_end":2457,"column_start":11,"column_end":32},"name":"MSR_C4_PMON_EVNT_SEL3","qualname":"::registers::msr::MSR_C4_PMON_EVNT_SEL3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 4 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1806},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":112891,"byte_end":112907,"line_start":2460,"line_end":2460,"column_start":11,"column_end":27},"name":"MSR_C4_PMON_CTR3","qualname":"::registers::msr::MSR_C4_PMON_CTR3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 4 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1808},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":112978,"byte_end":112999,"line_start":2463,"line_end":2463,"column_start":11,"column_end":32},"name":"MSR_C4_PMON_EVNT_SEL4","qualname":"::registers::msr::MSR_C4_PMON_EVNT_SEL4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 4 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1810},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":113065,"byte_end":113081,"line_start":2466,"line_end":2466,"column_start":11,"column_end":27},"name":"MSR_C4_PMON_CTR4","qualname":"::registers::msr::MSR_C4_PMON_CTR4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 4 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1812},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":113152,"byte_end":113173,"line_start":2469,"line_end":2469,"column_start":11,"column_end":32},"name":"MSR_C4_PMON_EVNT_SEL5","qualname":"::registers::msr::MSR_C4_PMON_EVNT_SEL5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 4 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1814},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":113239,"byte_end":113255,"line_start":2472,"line_end":2472,"column_start":11,"column_end":27},"name":"MSR_C4_PMON_CTR5","qualname":"::registers::msr::MSR_C4_PMON_CTR5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 4 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1816},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":113331,"byte_end":113351,"line_start":2475,"line_end":2475,"column_start":11,"column_end":31},"name":"MSR_C2_PMON_BOX_CTRL","qualname":"::registers::msr::MSR_C2_PMON_BOX_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 2 perfmon local box control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1818},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":113426,"byte_end":113448,"line_start":2478,"line_end":2478,"column_start":11,"column_end":33},"name":"MSR_C2_PMON_BOX_STATUS","qualname":"::registers::msr::MSR_C2_PMON_BOX_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 2 perfmon local box status MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1820},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":113533,"byte_end":113557,"line_start":2481,"line_end":2481,"column_start":11,"column_end":35},"name":"MSR_C2_PMON_BOX_OVF_CTRL","qualname":"::registers::msr::MSR_C2_PMON_BOX_OVF_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 2 perfmon local box overflow control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1822},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":113628,"byte_end":113649,"line_start":2484,"line_end":2484,"column_start":11,"column_end":32},"name":"MSR_C2_PMON_EVNT_SEL0","qualname":"::registers::msr::MSR_C2_PMON_EVNT_SEL0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 2 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1824},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":113715,"byte_end":113731,"line_start":2487,"line_end":2487,"column_start":11,"column_end":27},"name":"MSR_C2_PMON_CTR0","qualname":"::registers::msr::MSR_C2_PMON_CTR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 2 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1826},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":113802,"byte_end":113823,"line_start":2490,"line_end":2490,"column_start":11,"column_end":32},"name":"MSR_C2_PMON_EVNT_SEL1","qualname":"::registers::msr::MSR_C2_PMON_EVNT_SEL1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 2 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1828},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":113889,"byte_end":113905,"line_start":2493,"line_end":2493,"column_start":11,"column_end":27},"name":"MSR_C2_PMON_CTR1","qualname":"::registers::msr::MSR_C2_PMON_CTR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 2 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1830},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":113976,"byte_end":113997,"line_start":2496,"line_end":2496,"column_start":11,"column_end":32},"name":"MSR_C2_PMON_EVNT_SEL2","qualname":"::registers::msr::MSR_C2_PMON_EVNT_SEL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 2 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1832},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":114063,"byte_end":114079,"line_start":2499,"line_end":2499,"column_start":11,"column_end":27},"name":"MSR_C2_PMON_CTR2","qualname":"::registers::msr::MSR_C2_PMON_CTR2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 2 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1834},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":114150,"byte_end":114171,"line_start":2502,"line_end":2502,"column_start":11,"column_end":32},"name":"MSR_C2_PMON_EVNT_SEL3","qualname":"::registers::msr::MSR_C2_PMON_EVNT_SEL3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 2 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1836},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":114237,"byte_end":114253,"line_start":2505,"line_end":2505,"column_start":11,"column_end":27},"name":"MSR_C2_PMON_CTR3","qualname":"::registers::msr::MSR_C2_PMON_CTR3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 2 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1838},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":114324,"byte_end":114345,"line_start":2508,"line_end":2508,"column_start":11,"column_end":32},"name":"MSR_C2_PMON_EVNT_SEL4","qualname":"::registers::msr::MSR_C2_PMON_EVNT_SEL4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 2 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1840},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":114411,"byte_end":114427,"line_start":2511,"line_end":2511,"column_start":11,"column_end":27},"name":"MSR_C2_PMON_CTR4","qualname":"::registers::msr::MSR_C2_PMON_CTR4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 2 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1842},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":114498,"byte_end":114519,"line_start":2514,"line_end":2514,"column_start":11,"column_end":32},"name":"MSR_C2_PMON_EVNT_SEL5","qualname":"::registers::msr::MSR_C2_PMON_EVNT_SEL5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 2 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1844},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":114585,"byte_end":114601,"line_start":2517,"line_end":2517,"column_start":11,"column_end":27},"name":"MSR_C2_PMON_CTR5","qualname":"::registers::msr::MSR_C2_PMON_CTR5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 2 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1846},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":114677,"byte_end":114697,"line_start":2520,"line_end":2520,"column_start":11,"column_end":31},"name":"MSR_C6_PMON_BOX_CTRL","qualname":"::registers::msr::MSR_C6_PMON_BOX_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 6 perfmon local box control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1848},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":114772,"byte_end":114794,"line_start":2523,"line_end":2523,"column_start":11,"column_end":33},"name":"MSR_C6_PMON_BOX_STATUS","qualname":"::registers::msr::MSR_C6_PMON_BOX_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 6 perfmon local box status MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1850},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":114879,"byte_end":114903,"line_start":2526,"line_end":2526,"column_start":11,"column_end":35},"name":"MSR_C6_PMON_BOX_OVF_CTRL","qualname":"::registers::msr::MSR_C6_PMON_BOX_OVF_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 6 perfmon local box overflow control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1852},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":114974,"byte_end":114995,"line_start":2529,"line_end":2529,"column_start":11,"column_end":32},"name":"MSR_C6_PMON_EVNT_SEL0","qualname":"::registers::msr::MSR_C6_PMON_EVNT_SEL0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 6 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1854},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":115061,"byte_end":115077,"line_start":2532,"line_end":2532,"column_start":11,"column_end":27},"name":"MSR_C6_PMON_CTR0","qualname":"::registers::msr::MSR_C6_PMON_CTR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 6 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1856},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":115148,"byte_end":115169,"line_start":2535,"line_end":2535,"column_start":11,"column_end":32},"name":"MSR_C6_PMON_EVNT_SEL1","qualname":"::registers::msr::MSR_C6_PMON_EVNT_SEL1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 6 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1858},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":115235,"byte_end":115251,"line_start":2538,"line_end":2538,"column_start":11,"column_end":27},"name":"MSR_C6_PMON_CTR1","qualname":"::registers::msr::MSR_C6_PMON_CTR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 6 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1860},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":115322,"byte_end":115343,"line_start":2541,"line_end":2541,"column_start":11,"column_end":32},"name":"MSR_C6_PMON_EVNT_SEL2","qualname":"::registers::msr::MSR_C6_PMON_EVNT_SEL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 6 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1862},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":115409,"byte_end":115425,"line_start":2544,"line_end":2544,"column_start":11,"column_end":27},"name":"MSR_C6_PMON_CTR2","qualname":"::registers::msr::MSR_C6_PMON_CTR2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 6 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1864},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":115496,"byte_end":115517,"line_start":2547,"line_end":2547,"column_start":11,"column_end":32},"name":"MSR_C6_PMON_EVNT_SEL3","qualname":"::registers::msr::MSR_C6_PMON_EVNT_SEL3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 6 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1866},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":115583,"byte_end":115599,"line_start":2550,"line_end":2550,"column_start":11,"column_end":27},"name":"MSR_C6_PMON_CTR3","qualname":"::registers::msr::MSR_C6_PMON_CTR3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 6 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1868},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":115670,"byte_end":115691,"line_start":2553,"line_end":2553,"column_start":11,"column_end":32},"name":"MSR_C6_PMON_EVNT_SEL4","qualname":"::registers::msr::MSR_C6_PMON_EVNT_SEL4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 6 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1870},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":115757,"byte_end":115773,"line_start":2556,"line_end":2556,"column_start":11,"column_end":27},"name":"MSR_C6_PMON_CTR4","qualname":"::registers::msr::MSR_C6_PMON_CTR4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 6 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1872},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":115844,"byte_end":115865,"line_start":2559,"line_end":2559,"column_start":11,"column_end":32},"name":"MSR_C6_PMON_EVNT_SEL5","qualname":"::registers::msr::MSR_C6_PMON_EVNT_SEL5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 6 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1874},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":115931,"byte_end":115947,"line_start":2562,"line_end":2562,"column_start":11,"column_end":27},"name":"MSR_C6_PMON_CTR5","qualname":"::registers::msr::MSR_C6_PMON_CTR5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 6 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1876},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":116023,"byte_end":116043,"line_start":2565,"line_end":2565,"column_start":11,"column_end":31},"name":"MSR_C1_PMON_BOX_CTRL","qualname":"::registers::msr::MSR_C1_PMON_BOX_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 1 perfmon local box control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1878},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":116118,"byte_end":116140,"line_start":2568,"line_end":2568,"column_start":11,"column_end":33},"name":"MSR_C1_PMON_BOX_STATUS","qualname":"::registers::msr::MSR_C1_PMON_BOX_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 1 perfmon local box status MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1880},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":116225,"byte_end":116249,"line_start":2571,"line_end":2571,"column_start":11,"column_end":35},"name":"MSR_C1_PMON_BOX_OVF_CTRL","qualname":"::registers::msr::MSR_C1_PMON_BOX_OVF_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 1 perfmon local box overflow control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1882},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":116320,"byte_end":116341,"line_start":2574,"line_end":2574,"column_start":11,"column_end":32},"name":"MSR_C1_PMON_EVNT_SEL0","qualname":"::registers::msr::MSR_C1_PMON_EVNT_SEL0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 1 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1884},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":116407,"byte_end":116423,"line_start":2577,"line_end":2577,"column_start":11,"column_end":27},"name":"MSR_C1_PMON_CTR0","qualname":"::registers::msr::MSR_C1_PMON_CTR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 1 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1886},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":116494,"byte_end":116515,"line_start":2580,"line_end":2580,"column_start":11,"column_end":32},"name":"MSR_C1_PMON_EVNT_SEL1","qualname":"::registers::msr::MSR_C1_PMON_EVNT_SEL1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 1 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1888},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":116581,"byte_end":116597,"line_start":2583,"line_end":2583,"column_start":11,"column_end":27},"name":"MSR_C1_PMON_CTR1","qualname":"::registers::msr::MSR_C1_PMON_CTR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 1 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1890},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":116668,"byte_end":116689,"line_start":2586,"line_end":2586,"column_start":11,"column_end":32},"name":"MSR_C1_PMON_EVNT_SEL2","qualname":"::registers::msr::MSR_C1_PMON_EVNT_SEL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 1 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1892},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":116755,"byte_end":116771,"line_start":2589,"line_end":2589,"column_start":11,"column_end":27},"name":"MSR_C1_PMON_CTR2","qualname":"::registers::msr::MSR_C1_PMON_CTR2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 1 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1894},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":116842,"byte_end":116863,"line_start":2592,"line_end":2592,"column_start":11,"column_end":32},"name":"MSR_C1_PMON_EVNT_SEL3","qualname":"::registers::msr::MSR_C1_PMON_EVNT_SEL3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 1 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1896},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":116929,"byte_end":116945,"line_start":2595,"line_end":2595,"column_start":11,"column_end":27},"name":"MSR_C1_PMON_CTR3","qualname":"::registers::msr::MSR_C1_PMON_CTR3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 1 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1898},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":117016,"byte_end":117037,"line_start":2598,"line_end":2598,"column_start":11,"column_end":32},"name":"MSR_C1_PMON_EVNT_SEL4","qualname":"::registers::msr::MSR_C1_PMON_EVNT_SEL4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 1 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1900},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":117103,"byte_end":117119,"line_start":2601,"line_end":2601,"column_start":11,"column_end":27},"name":"MSR_C1_PMON_CTR4","qualname":"::registers::msr::MSR_C1_PMON_CTR4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 1 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1902},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":117190,"byte_end":117211,"line_start":2604,"line_end":2604,"column_start":11,"column_end":32},"name":"MSR_C1_PMON_EVNT_SEL5","qualname":"::registers::msr::MSR_C1_PMON_EVNT_SEL5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 1 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1904},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":117277,"byte_end":117293,"line_start":2607,"line_end":2607,"column_start":11,"column_end":27},"name":"MSR_C1_PMON_CTR5","qualname":"::registers::msr::MSR_C1_PMON_CTR5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 1 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1906},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":117369,"byte_end":117389,"line_start":2610,"line_end":2610,"column_start":11,"column_end":31},"name":"MSR_C5_PMON_BOX_CTRL","qualname":"::registers::msr::MSR_C5_PMON_BOX_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 5 perfmon local box control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1908},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":117464,"byte_end":117486,"line_start":2613,"line_end":2613,"column_start":11,"column_end":33},"name":"MSR_C5_PMON_BOX_STATUS","qualname":"::registers::msr::MSR_C5_PMON_BOX_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 5 perfmon local box status MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1910},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":117571,"byte_end":117595,"line_start":2616,"line_end":2616,"column_start":11,"column_end":35},"name":"MSR_C5_PMON_BOX_OVF_CTRL","qualname":"::registers::msr::MSR_C5_PMON_BOX_OVF_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 5 perfmon local box overflow control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1912},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":117666,"byte_end":117687,"line_start":2619,"line_end":2619,"column_start":11,"column_end":32},"name":"MSR_C5_PMON_EVNT_SEL0","qualname":"::registers::msr::MSR_C5_PMON_EVNT_SEL0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 5 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1914},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":117753,"byte_end":117769,"line_start":2622,"line_end":2622,"column_start":11,"column_end":27},"name":"MSR_C5_PMON_CTR0","qualname":"::registers::msr::MSR_C5_PMON_CTR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 5 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1916},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":117840,"byte_end":117861,"line_start":2625,"line_end":2625,"column_start":11,"column_end":32},"name":"MSR_C5_PMON_EVNT_SEL1","qualname":"::registers::msr::MSR_C5_PMON_EVNT_SEL1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 5 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1918},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":117927,"byte_end":117943,"line_start":2628,"line_end":2628,"column_start":11,"column_end":27},"name":"MSR_C5_PMON_CTR1","qualname":"::registers::msr::MSR_C5_PMON_CTR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 5 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1920},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":118014,"byte_end":118035,"line_start":2631,"line_end":2631,"column_start":11,"column_end":32},"name":"MSR_C5_PMON_EVNT_SEL2","qualname":"::registers::msr::MSR_C5_PMON_EVNT_SEL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 5 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1922},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":118101,"byte_end":118117,"line_start":2634,"line_end":2634,"column_start":11,"column_end":27},"name":"MSR_C5_PMON_CTR2","qualname":"::registers::msr::MSR_C5_PMON_CTR2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 5 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1924},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":118188,"byte_end":118209,"line_start":2637,"line_end":2637,"column_start":11,"column_end":32},"name":"MSR_C5_PMON_EVNT_SEL3","qualname":"::registers::msr::MSR_C5_PMON_EVNT_SEL3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 5 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1926},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":118275,"byte_end":118291,"line_start":2640,"line_end":2640,"column_start":11,"column_end":27},"name":"MSR_C5_PMON_CTR3","qualname":"::registers::msr::MSR_C5_PMON_CTR3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 5 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1928},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":118362,"byte_end":118383,"line_start":2643,"line_end":2643,"column_start":11,"column_end":32},"name":"MSR_C5_PMON_EVNT_SEL4","qualname":"::registers::msr::MSR_C5_PMON_EVNT_SEL4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 5 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1930},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":118449,"byte_end":118465,"line_start":2646,"line_end":2646,"column_start":11,"column_end":27},"name":"MSR_C5_PMON_CTR4","qualname":"::registers::msr::MSR_C5_PMON_CTR4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 5 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1932},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":118536,"byte_end":118557,"line_start":2649,"line_end":2649,"column_start":11,"column_end":32},"name":"MSR_C5_PMON_EVNT_SEL5","qualname":"::registers::msr::MSR_C5_PMON_EVNT_SEL5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 5 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1934},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":118623,"byte_end":118639,"line_start":2652,"line_end":2652,"column_start":11,"column_end":27},"name":"MSR_C5_PMON_CTR5","qualname":"::registers::msr::MSR_C5_PMON_CTR5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 5 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1936},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":118715,"byte_end":118735,"line_start":2655,"line_end":2655,"column_start":11,"column_end":31},"name":"MSR_C3_PMON_BOX_CTRL","qualname":"::registers::msr::MSR_C3_PMON_BOX_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 3 perfmon local box control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1938},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":118810,"byte_end":118832,"line_start":2658,"line_end":2658,"column_start":11,"column_end":33},"name":"MSR_C3_PMON_BOX_STATUS","qualname":"::registers::msr::MSR_C3_PMON_BOX_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 3 perfmon local box status MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1940},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":118917,"byte_end":118941,"line_start":2661,"line_end":2661,"column_start":11,"column_end":35},"name":"MSR_C3_PMON_BOX_OVF_CTRL","qualname":"::registers::msr::MSR_C3_PMON_BOX_OVF_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 3 perfmon local box overflow control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1942},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":119012,"byte_end":119033,"line_start":2664,"line_end":2664,"column_start":11,"column_end":32},"name":"MSR_C3_PMON_EVNT_SEL0","qualname":"::registers::msr::MSR_C3_PMON_EVNT_SEL0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 3 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1944},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":119099,"byte_end":119115,"line_start":2667,"line_end":2667,"column_start":11,"column_end":27},"name":"MSR_C3_PMON_CTR0","qualname":"::registers::msr::MSR_C3_PMON_CTR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 3 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1946},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":119186,"byte_end":119207,"line_start":2670,"line_end":2670,"column_start":11,"column_end":32},"name":"MSR_C3_PMON_EVNT_SEL1","qualname":"::registers::msr::MSR_C3_PMON_EVNT_SEL1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 3 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1948},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":119273,"byte_end":119289,"line_start":2673,"line_end":2673,"column_start":11,"column_end":27},"name":"MSR_C3_PMON_CTR1","qualname":"::registers::msr::MSR_C3_PMON_CTR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 3 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1950},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":119360,"byte_end":119381,"line_start":2676,"line_end":2676,"column_start":11,"column_end":32},"name":"MSR_C3_PMON_EVNT_SEL2","qualname":"::registers::msr::MSR_C3_PMON_EVNT_SEL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 3 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1952},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":119447,"byte_end":119463,"line_start":2679,"line_end":2679,"column_start":11,"column_end":27},"name":"MSR_C3_PMON_CTR2","qualname":"::registers::msr::MSR_C3_PMON_CTR2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 3 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1954},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":119534,"byte_end":119555,"line_start":2682,"line_end":2682,"column_start":11,"column_end":32},"name":"MSR_C3_PMON_EVNT_SEL3","qualname":"::registers::msr::MSR_C3_PMON_EVNT_SEL3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 3 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1956},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":119621,"byte_end":119637,"line_start":2685,"line_end":2685,"column_start":11,"column_end":27},"name":"MSR_C3_PMON_CTR3","qualname":"::registers::msr::MSR_C3_PMON_CTR3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 3 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1958},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":119708,"byte_end":119729,"line_start":2688,"line_end":2688,"column_start":11,"column_end":32},"name":"MSR_C3_PMON_EVNT_SEL4","qualname":"::registers::msr::MSR_C3_PMON_EVNT_SEL4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 3 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1960},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":119795,"byte_end":119811,"line_start":2691,"line_end":2691,"column_start":11,"column_end":27},"name":"MSR_C3_PMON_CTR4","qualname":"::registers::msr::MSR_C3_PMON_CTR4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 3 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1962},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":119882,"byte_end":119903,"line_start":2694,"line_end":2694,"column_start":11,"column_end":32},"name":"MSR_C3_PMON_EVNT_SEL5","qualname":"::registers::msr::MSR_C3_PMON_EVNT_SEL5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 3 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1964},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":119969,"byte_end":119985,"line_start":2697,"line_end":2697,"column_start":11,"column_end":27},"name":"MSR_C3_PMON_CTR5","qualname":"::registers::msr::MSR_C3_PMON_CTR5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 3 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1966},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":120061,"byte_end":120081,"line_start":2700,"line_end":2700,"column_start":11,"column_end":31},"name":"MSR_C7_PMON_BOX_CTRL","qualname":"::registers::msr::MSR_C7_PMON_BOX_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 7 perfmon local box control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1968},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":120156,"byte_end":120178,"line_start":2703,"line_end":2703,"column_start":11,"column_end":33},"name":"MSR_C7_PMON_BOX_STATUS","qualname":"::registers::msr::MSR_C7_PMON_BOX_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 7 perfmon local box status MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1970},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":120263,"byte_end":120287,"line_start":2706,"line_end":2706,"column_start":11,"column_end":35},"name":"MSR_C7_PMON_BOX_OVF_CTRL","qualname":"::registers::msr::MSR_C7_PMON_BOX_OVF_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 7 perfmon local box overflow control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1972},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":120358,"byte_end":120379,"line_start":2709,"line_end":2709,"column_start":11,"column_end":32},"name":"MSR_C7_PMON_EVNT_SEL0","qualname":"::registers::msr::MSR_C7_PMON_EVNT_SEL0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 7 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1974},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":120445,"byte_end":120461,"line_start":2712,"line_end":2712,"column_start":11,"column_end":27},"name":"MSR_C7_PMON_CTR0","qualname":"::registers::msr::MSR_C7_PMON_CTR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 7 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1976},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":120532,"byte_end":120553,"line_start":2715,"line_end":2715,"column_start":11,"column_end":32},"name":"MSR_C7_PMON_EVNT_SEL1","qualname":"::registers::msr::MSR_C7_PMON_EVNT_SEL1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 7 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1978},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":120619,"byte_end":120635,"line_start":2718,"line_end":2718,"column_start":11,"column_end":27},"name":"MSR_C7_PMON_CTR1","qualname":"::registers::msr::MSR_C7_PMON_CTR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 7 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1980},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":120706,"byte_end":120727,"line_start":2721,"line_end":2721,"column_start":11,"column_end":32},"name":"MSR_C7_PMON_EVNT_SEL2","qualname":"::registers::msr::MSR_C7_PMON_EVNT_SEL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 7 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1982},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":120793,"byte_end":120809,"line_start":2724,"line_end":2724,"column_start":11,"column_end":27},"name":"MSR_C7_PMON_CTR2","qualname":"::registers::msr::MSR_C7_PMON_CTR2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 7 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1984},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":120880,"byte_end":120901,"line_start":2727,"line_end":2727,"column_start":11,"column_end":32},"name":"MSR_C7_PMON_EVNT_SEL3","qualname":"::registers::msr::MSR_C7_PMON_EVNT_SEL3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 7 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1986},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":120967,"byte_end":120983,"line_start":2730,"line_end":2730,"column_start":11,"column_end":27},"name":"MSR_C7_PMON_CTR3","qualname":"::registers::msr::MSR_C7_PMON_CTR3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 7 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1988},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":121054,"byte_end":121075,"line_start":2733,"line_end":2733,"column_start":11,"column_end":32},"name":"MSR_C7_PMON_EVNT_SEL4","qualname":"::registers::msr::MSR_C7_PMON_EVNT_SEL4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 7 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1990},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":121141,"byte_end":121157,"line_start":2736,"line_end":2736,"column_start":11,"column_end":27},"name":"MSR_C7_PMON_CTR4","qualname":"::registers::msr::MSR_C7_PMON_CTR4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 7 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1992},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":121228,"byte_end":121249,"line_start":2739,"line_end":2739,"column_start":11,"column_end":32},"name":"MSR_C7_PMON_EVNT_SEL5","qualname":"::registers::msr::MSR_C7_PMON_EVNT_SEL5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 7 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1994},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":121315,"byte_end":121331,"line_start":2742,"line_end":2742,"column_start":11,"column_end":27},"name":"MSR_C7_PMON_CTR5","qualname":"::registers::msr::MSR_C7_PMON_CTR5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 7 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1996},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":121407,"byte_end":121427,"line_start":2745,"line_end":2745,"column_start":11,"column_end":31},"name":"MSR_R0_PMON_BOX_CTRL","qualname":"::registers::msr::MSR_R0_PMON_BOX_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon local box control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":1998},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":121502,"byte_end":121524,"line_start":2748,"line_end":2748,"column_start":11,"column_end":33},"name":"MSR_R0_PMON_BOX_STATUS","qualname":"::registers::msr::MSR_R0_PMON_BOX_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon local box status MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2000},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":121609,"byte_end":121633,"line_start":2751,"line_end":2751,"column_start":11,"column_end":35},"name":"MSR_R0_PMON_BOX_OVF_CTRL","qualname":"::registers::msr::MSR_R0_PMON_BOX_OVF_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon local box overflow control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2002},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":121717,"byte_end":121738,"line_start":2754,"line_end":2754,"column_start":11,"column_end":32},"name":"MSR_R0_PMON_IPERF0_P0","qualname":"::registers::msr::MSR_R0_PMON_IPERF0_P0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon IPERF0 unit Port 0 select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2004},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":121822,"byte_end":121843,"line_start":2757,"line_end":2757,"column_start":11,"column_end":32},"name":"MSR_R0_PMON_IPERF0_P1","qualname":"::registers::msr::MSR_R0_PMON_IPERF0_P1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon IPERF0 unit Port 1 select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2006},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":121927,"byte_end":121948,"line_start":2760,"line_end":2760,"column_start":11,"column_end":32},"name":"MSR_R0_PMON_IPERF0_P2","qualname":"::registers::msr::MSR_R0_PMON_IPERF0_P2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon IPERF0 unit Port 2 select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2008},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":122032,"byte_end":122053,"line_start":2763,"line_end":2763,"column_start":11,"column_end":32},"name":"MSR_R0_PMON_IPERF0_P3","qualname":"::registers::msr::MSR_R0_PMON_IPERF0_P3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon IPERF0 unit Port 3 select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2010},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":122137,"byte_end":122158,"line_start":2766,"line_end":2766,"column_start":11,"column_end":32},"name":"MSR_R0_PMON_IPERF0_P4","qualname":"::registers::msr::MSR_R0_PMON_IPERF0_P4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon IPERF0 unit Port 4 select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2012},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":122242,"byte_end":122263,"line_start":2769,"line_end":2769,"column_start":11,"column_end":32},"name":"MSR_R0_PMON_IPERF0_P5","qualname":"::registers::msr::MSR_R0_PMON_IPERF0_P5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon IPERF0 unit Port 5 select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2014},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":122347,"byte_end":122368,"line_start":2772,"line_end":2772,"column_start":11,"column_end":32},"name":"MSR_R0_PMON_IPERF0_P6","qualname":"::registers::msr::MSR_R0_PMON_IPERF0_P6","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon IPERF0 unit Port 6 select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2016},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":122452,"byte_end":122473,"line_start":2775,"line_end":2775,"column_start":11,"column_end":32},"name":"MSR_R0_PMON_IPERF0_P7","qualname":"::registers::msr::MSR_R0_PMON_IPERF0_P7","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon IPERF0 unit Port 7 select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2018},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":122554,"byte_end":122572,"line_start":2778,"line_end":2778,"column_start":11,"column_end":29},"name":"MSR_R0_PMON_QLX_P0","qualname":"::registers::msr::MSR_R0_PMON_QLX_P0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon QLX unit Port 0 select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2020},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":122653,"byte_end":122671,"line_start":2781,"line_end":2781,"column_start":11,"column_end":29},"name":"MSR_R0_PMON_QLX_P1","qualname":"::registers::msr::MSR_R0_PMON_QLX_P1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon QLX unit Port 1 select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2022},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":122752,"byte_end":122770,"line_start":2784,"line_end":2784,"column_start":11,"column_end":29},"name":"MSR_R0_PMON_QLX_P2","qualname":"::registers::msr::MSR_R0_PMON_QLX_P2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon QLX unit Port 2 select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2024},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":122851,"byte_end":122869,"line_start":2787,"line_end":2787,"column_start":11,"column_end":29},"name":"MSR_R0_PMON_QLX_P3","qualname":"::registers::msr::MSR_R0_PMON_QLX_P3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon QLX unit Port 3 select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2026},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":122940,"byte_end":122961,"line_start":2790,"line_end":2790,"column_start":11,"column_end":32},"name":"MSR_R0_PMON_EVNT_SEL0","qualname":"::registers::msr::MSR_R0_PMON_EVNT_SEL0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2028},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":123027,"byte_end":123043,"line_start":2793,"line_end":2793,"column_start":11,"column_end":27},"name":"MSR_R0_PMON_CTR0","qualname":"::registers::msr::MSR_R0_PMON_CTR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2030},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":123114,"byte_end":123135,"line_start":2796,"line_end":2796,"column_start":11,"column_end":32},"name":"MSR_R0_PMON_EVNT_SEL1","qualname":"::registers::msr::MSR_R0_PMON_EVNT_SEL1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2032},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":123201,"byte_end":123217,"line_start":2799,"line_end":2799,"column_start":11,"column_end":27},"name":"MSR_R0_PMON_CTR1","qualname":"::registers::msr::MSR_R0_PMON_CTR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2034},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":123288,"byte_end":123309,"line_start":2802,"line_end":2802,"column_start":11,"column_end":32},"name":"MSR_R0_PMON_EVNT_SEL2","qualname":"::registers::msr::MSR_R0_PMON_EVNT_SEL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2036},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":123375,"byte_end":123391,"line_start":2805,"line_end":2805,"column_start":11,"column_end":27},"name":"MSR_R0_PMON_CTR2","qualname":"::registers::msr::MSR_R0_PMON_CTR2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2038},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":123462,"byte_end":123483,"line_start":2808,"line_end":2808,"column_start":11,"column_end":32},"name":"MSR_R0_PMON_EVNT_SEL3","qualname":"::registers::msr::MSR_R0_PMON_EVNT_SEL3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2040},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":123549,"byte_end":123565,"line_start":2811,"line_end":2811,"column_start":11,"column_end":27},"name":"MSR_R0_PMON_CTR3","qualname":"::registers::msr::MSR_R0_PMON_CTR3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2042},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":123636,"byte_end":123657,"line_start":2814,"line_end":2814,"column_start":11,"column_end":32},"name":"MSR_R0_PMON_EVNT_SEL4","qualname":"::registers::msr::MSR_R0_PMON_EVNT_SEL4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2044},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":123723,"byte_end":123739,"line_start":2817,"line_end":2817,"column_start":11,"column_end":27},"name":"MSR_R0_PMON_CTR4","qualname":"::registers::msr::MSR_R0_PMON_CTR4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2046},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":123810,"byte_end":123831,"line_start":2820,"line_end":2820,"column_start":11,"column_end":32},"name":"MSR_R0_PMON_EVNT_SEL5","qualname":"::registers::msr::MSR_R0_PMON_EVNT_SEL5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2048},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":123897,"byte_end":123913,"line_start":2823,"line_end":2823,"column_start":11,"column_end":27},"name":"MSR_R0_PMON_CTR5","qualname":"::registers::msr::MSR_R0_PMON_CTR5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2050},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":123984,"byte_end":124005,"line_start":2826,"line_end":2826,"column_start":11,"column_end":32},"name":"MSR_R0_PMON_EVNT_SEL6","qualname":"::registers::msr::MSR_R0_PMON_EVNT_SEL6","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2052},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":124071,"byte_end":124087,"line_start":2829,"line_end":2829,"column_start":11,"column_end":27},"name":"MSR_R0_PMON_CTR6","qualname":"::registers::msr::MSR_R0_PMON_CTR6","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2054},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":124158,"byte_end":124179,"line_start":2832,"line_end":2832,"column_start":11,"column_end":32},"name":"MSR_R0_PMON_EVNT_SEL7","qualname":"::registers::msr::MSR_R0_PMON_EVNT_SEL7","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2056},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":124245,"byte_end":124261,"line_start":2835,"line_end":2835,"column_start":11,"column_end":27},"name":"MSR_R0_PMON_CTR7","qualname":"::registers::msr::MSR_R0_PMON_CTR7","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 0 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2058},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":124337,"byte_end":124357,"line_start":2838,"line_end":2838,"column_start":11,"column_end":31},"name":"MSR_R1_PMON_BOX_CTRL","qualname":"::registers::msr::MSR_R1_PMON_BOX_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1 perfmon local box control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2060},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":124432,"byte_end":124454,"line_start":2841,"line_end":2841,"column_start":11,"column_end":33},"name":"MSR_R1_PMON_BOX_STATUS","qualname":"::registers::msr::MSR_R1_PMON_BOX_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1 perfmon local box status MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2062},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":124539,"byte_end":124563,"line_start":2844,"line_end":2844,"column_start":11,"column_end":35},"name":"MSR_R1_PMON_BOX_OVF_CTRL","qualname":"::registers::msr::MSR_R1_PMON_BOX_OVF_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1 perfmon local box overflow control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2064},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":124647,"byte_end":124668,"line_start":2847,"line_end":2847,"column_start":11,"column_end":32},"name":"MSR_R1_PMON_IPERF1_P8","qualname":"::registers::msr::MSR_R1_PMON_IPERF1_P8","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1 perfmon IPERF1 unit Port 8 select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2066},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":124752,"byte_end":124773,"line_start":2850,"line_end":2850,"column_start":11,"column_end":32},"name":"MSR_R1_PMON_IPERF1_P9","qualname":"::registers::msr::MSR_R1_PMON_IPERF1_P9","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1 perfmon IPERF1 unit Port 9 select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2068},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":124858,"byte_end":124880,"line_start":2853,"line_end":2853,"column_start":11,"column_end":33},"name":"MSR_R1_PMON_IPERF1_P10","qualname":"::registers::msr::MSR_R1_PMON_IPERF1_P10","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1 perfmon IPERF1 unit Port 10 select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2070},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":124965,"byte_end":124987,"line_start":2856,"line_end":2856,"column_start":11,"column_end":33},"name":"MSR_R1_PMON_IPERF1_P11","qualname":"::registers::msr::MSR_R1_PMON_IPERF1_P11","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1 perfmon IPERF1 unit Port 11 select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2072},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":125072,"byte_end":125094,"line_start":2859,"line_end":2859,"column_start":11,"column_end":33},"name":"MSR_R1_PMON_IPERF1_P12","qualname":"::registers::msr::MSR_R1_PMON_IPERF1_P12","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1 perfmon IPERF1 unit Port 12 select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2074},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":125179,"byte_end":125201,"line_start":2862,"line_end":2862,"column_start":11,"column_end":33},"name":"MSR_R1_PMON_IPERF1_P13","qualname":"::registers::msr::MSR_R1_PMON_IPERF1_P13","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1 perfmon IPERF1 unit Port 13 select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2076},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":125286,"byte_end":125308,"line_start":2865,"line_end":2865,"column_start":11,"column_end":33},"name":"MSR_R1_PMON_IPERF1_P14","qualname":"::registers::msr::MSR_R1_PMON_IPERF1_P14","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1 perfmon IPERF1 unit Port 14 select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2078},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":125393,"byte_end":125415,"line_start":2868,"line_end":2868,"column_start":11,"column_end":33},"name":"MSR_R1_PMON_IPERF1_P15","qualname":"::registers::msr::MSR_R1_PMON_IPERF1_P15","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1 perfmon IPERF1 unit Port 15 select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2080},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":125496,"byte_end":125514,"line_start":2871,"line_end":2871,"column_start":11,"column_end":29},"name":"MSR_R1_PMON_QLX_P4","qualname":"::registers::msr::MSR_R1_PMON_QLX_P4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1 perfmon QLX unit Port 4 select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2082},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":125595,"byte_end":125613,"line_start":2874,"line_end":2874,"column_start":11,"column_end":29},"name":"MSR_R1_PMON_QLX_P5","qualname":"::registers::msr::MSR_R1_PMON_QLX_P5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1 perfmon QLX unit Port 5 select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2084},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":125694,"byte_end":125712,"line_start":2877,"line_end":2877,"column_start":11,"column_end":29},"name":"MSR_R1_PMON_QLX_P6","qualname":"::registers::msr::MSR_R1_PMON_QLX_P6","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1 perfmon QLX unit Port 6 select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2086},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":125793,"byte_end":125811,"line_start":2880,"line_end":2880,"column_start":11,"column_end":29},"name":"MSR_R1_PMON_QLX_P7","qualname":"::registers::msr::MSR_R1_PMON_QLX_P7","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1 perfmon QLX unit Port 7 select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2088},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":125882,"byte_end":125903,"line_start":2883,"line_end":2883,"column_start":11,"column_end":32},"name":"MSR_R1_PMON_EVNT_SEL8","qualname":"::registers::msr::MSR_R1_PMON_EVNT_SEL8","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2090},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":125969,"byte_end":125985,"line_start":2886,"line_end":2886,"column_start":11,"column_end":27},"name":"MSR_R1_PMON_CTR8","qualname":"::registers::msr::MSR_R1_PMON_CTR8","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2092},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":126056,"byte_end":126077,"line_start":2889,"line_end":2889,"column_start":11,"column_end":32},"name":"MSR_R1_PMON_EVNT_SEL9","qualname":"::registers::msr::MSR_R1_PMON_EVNT_SEL9","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2094},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":126143,"byte_end":126159,"line_start":2892,"line_end":2892,"column_start":11,"column_end":27},"name":"MSR_R1_PMON_CTR9","qualname":"::registers::msr::MSR_R1_PMON_CTR9","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2096},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":126230,"byte_end":126252,"line_start":2895,"line_end":2895,"column_start":11,"column_end":33},"name":"MSR_R1_PMON_EVNT_SEL10","qualname":"::registers::msr::MSR_R1_PMON_EVNT_SEL10","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2098},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":126318,"byte_end":126335,"line_start":2898,"line_end":2898,"column_start":11,"column_end":28},"name":"MSR_R1_PMON_CTR10","qualname":"::registers::msr::MSR_R1_PMON_CTR10","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2100},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":126406,"byte_end":126428,"line_start":2901,"line_end":2901,"column_start":11,"column_end":33},"name":"MSR_R1_PMON_EVNT_SEL11","qualname":"::registers::msr::MSR_R1_PMON_EVNT_SEL11","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2102},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":126494,"byte_end":126511,"line_start":2904,"line_end":2904,"column_start":11,"column_end":28},"name":"MSR_R1_PMON_CTR11","qualname":"::registers::msr::MSR_R1_PMON_CTR11","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2104},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":126582,"byte_end":126604,"line_start":2907,"line_end":2907,"column_start":11,"column_end":33},"name":"MSR_R1_PMON_EVNT_SEL12","qualname":"::registers::msr::MSR_R1_PMON_EVNT_SEL12","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2106},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":126670,"byte_end":126687,"line_start":2910,"line_end":2910,"column_start":11,"column_end":28},"name":"MSR_R1_PMON_CTR12","qualname":"::registers::msr::MSR_R1_PMON_CTR12","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2108},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":126758,"byte_end":126780,"line_start":2913,"line_end":2913,"column_start":11,"column_end":33},"name":"MSR_R1_PMON_EVNT_SEL13","qualname":"::registers::msr::MSR_R1_PMON_EVNT_SEL13","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2110},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":126845,"byte_end":126862,"line_start":2916,"line_end":2916,"column_start":11,"column_end":28},"name":"MSR_R1_PMON_CTR13","qualname":"::registers::msr::MSR_R1_PMON_CTR13","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2112},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":126933,"byte_end":126955,"line_start":2919,"line_end":2919,"column_start":11,"column_end":33},"name":"MSR_R1_PMON_EVNT_SEL14","qualname":"::registers::msr::MSR_R1_PMON_EVNT_SEL14","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2114},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":127021,"byte_end":127038,"line_start":2922,"line_end":2922,"column_start":11,"column_end":28},"name":"MSR_R1_PMON_CTR14","qualname":"::registers::msr::MSR_R1_PMON_CTR14","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2116},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":127109,"byte_end":127131,"line_start":2925,"line_end":2925,"column_start":11,"column_end":33},"name":"MSR_R1_PMON_EVNT_SEL15","qualname":"::registers::msr::MSR_R1_PMON_EVNT_SEL15","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2118},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":127197,"byte_end":127214,"line_start":2928,"line_end":2928,"column_start":11,"column_end":28},"name":"MSR_R1_PMON_CTR15","qualname":"::registers::msr::MSR_R1_PMON_CTR15","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore R-box 1 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2120},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":127288,"byte_end":127305,"line_start":2931,"line_end":2931,"column_start":11,"column_end":28},"name":"MSR_B0_PMON_MATCH","qualname":"::registers::msr::MSR_B0_PMON_MATCH","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore B-box 0 perfmon local box match MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2122},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":127378,"byte_end":127394,"line_start":2934,"line_end":2934,"column_start":11,"column_end":27},"name":"MSR_B0_PMON_MASK","qualname":"::registers::msr::MSR_B0_PMON_MASK","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore B-box 0 perfmon local box mask MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2124},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":127468,"byte_end":127485,"line_start":2937,"line_end":2937,"column_start":11,"column_end":28},"name":"MSR_S0_PMON_MATCH","qualname":"::registers::msr::MSR_S0_PMON_MATCH","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore S-box 0 perfmon local box match MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2126},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":127558,"byte_end":127574,"line_start":2940,"line_end":2940,"column_start":11,"column_end":27},"name":"MSR_S0_PMON_MASK","qualname":"::registers::msr::MSR_S0_PMON_MASK","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore S-box 0 perfmon local box mask MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2128},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":127648,"byte_end":127665,"line_start":2943,"line_end":2943,"column_start":11,"column_end":28},"name":"MSR_B1_PMON_MATCH","qualname":"::registers::msr::MSR_B1_PMON_MATCH","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore B-box 1 perfmon local box match MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2130},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":127738,"byte_end":127754,"line_start":2946,"line_end":2946,"column_start":11,"column_end":27},"name":"MSR_B1_PMON_MASK","qualname":"::registers::msr::MSR_B1_PMON_MASK","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore B-box 1 perfmon local box mask MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2132},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":127848,"byte_end":127869,"line_start":2949,"line_end":2949,"column_start":11,"column_end":32},"name":"MSR_M0_PMON_MM_CONFIG","qualname":"::registers::msr::MSR_M0_PMON_MM_CONFIG","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 0 perfmon local box address match/mask config MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2134},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":127951,"byte_end":127973,"line_start":2952,"line_end":2952,"column_start":11,"column_end":33},"name":"MSR_M0_PMON_ADDR_MATCH","qualname":"::registers::msr::MSR_M0_PMON_ADDR_MATCH","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 0 perfmon local box address match MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2136},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":128054,"byte_end":128075,"line_start":2955,"line_end":2955,"column_start":11,"column_end":32},"name":"MSR_M0_PMON_ADDR_MASK","qualname":"::registers::msr::MSR_M0_PMON_ADDR_MASK","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 0 perfmon local box address mask MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2138},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":128149,"byte_end":128166,"line_start":2958,"line_end":2958,"column_start":11,"column_end":28},"name":"MSR_S1_PMON_MATCH","qualname":"::registers::msr::MSR_S1_PMON_MATCH","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore S-box 1 perfmon local box match MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2140},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":128239,"byte_end":128255,"line_start":2961,"line_end":2961,"column_start":11,"column_end":27},"name":"MSR_S1_PMON_MASK","qualname":"::registers::msr::MSR_S1_PMON_MASK","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore S-box 1 perfmon local box mask MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2142},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":128349,"byte_end":128370,"line_start":2964,"line_end":2964,"column_start":11,"column_end":32},"name":"MSR_M1_PMON_MM_CONFIG","qualname":"::registers::msr::MSR_M1_PMON_MM_CONFIG","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 1 perfmon local box address match/mask config MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2144},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":128452,"byte_end":128474,"line_start":2967,"line_end":2967,"column_start":11,"column_end":33},"name":"MSR_M1_PMON_ADDR_MATCH","qualname":"::registers::msr::MSR_M1_PMON_ADDR_MATCH","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 1 perfmon local box address match MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2146},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":128555,"byte_end":128576,"line_start":2970,"line_end":2970,"column_start":11,"column_end":32},"name":"MSR_M1_PMON_ADDR_MASK","qualname":"::registers::msr::MSR_M1_PMON_ADDR_MASK","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore M-box 1 perfmon local box address mask MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2148},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":128652,"byte_end":128672,"line_start":2973,"line_end":2973,"column_start":11,"column_end":31},"name":"MSR_C8_PMON_BOX_CTRL","qualname":"::registers::msr::MSR_C8_PMON_BOX_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 8 perfmon local box control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2150},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":128747,"byte_end":128769,"line_start":2976,"line_end":2976,"column_start":11,"column_end":33},"name":"MSR_C8_PMON_BOX_STATUS","qualname":"::registers::msr::MSR_C8_PMON_BOX_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 8 perfmon local box status MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2152},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":128854,"byte_end":128878,"line_start":2979,"line_end":2979,"column_start":11,"column_end":35},"name":"MSR_C8_PMON_BOX_OVF_CTRL","qualname":"::registers::msr::MSR_C8_PMON_BOX_OVF_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 8 perfmon local box overflow control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2154},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":128949,"byte_end":128970,"line_start":2982,"line_end":2982,"column_start":11,"column_end":32},"name":"MSR_C8_PMON_EVNT_SEL0","qualname":"::registers::msr::MSR_C8_PMON_EVNT_SEL0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 8 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2156},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":129036,"byte_end":129052,"line_start":2985,"line_end":2985,"column_start":11,"column_end":27},"name":"MSR_C8_PMON_CTR0","qualname":"::registers::msr::MSR_C8_PMON_CTR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 8 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2158},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":129123,"byte_end":129144,"line_start":2988,"line_end":2988,"column_start":11,"column_end":32},"name":"MSR_C8_PMON_EVNT_SEL1","qualname":"::registers::msr::MSR_C8_PMON_EVNT_SEL1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 8 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2160},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":129210,"byte_end":129226,"line_start":2991,"line_end":2991,"column_start":11,"column_end":27},"name":"MSR_C8_PMON_CTR1","qualname":"::registers::msr::MSR_C8_PMON_CTR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 8 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2162},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":129297,"byte_end":129318,"line_start":2994,"line_end":2994,"column_start":11,"column_end":32},"name":"MSR_C8_PMON_EVNT_SEL2","qualname":"::registers::msr::MSR_C8_PMON_EVNT_SEL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 8 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2164},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":129384,"byte_end":129400,"line_start":2997,"line_end":2997,"column_start":11,"column_end":27},"name":"MSR_C8_PMON_CTR2","qualname":"::registers::msr::MSR_C8_PMON_CTR2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 8 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2166},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":129471,"byte_end":129492,"line_start":3000,"line_end":3000,"column_start":11,"column_end":32},"name":"MSR_C8_PMON_EVNT_SEL3","qualname":"::registers::msr::MSR_C8_PMON_EVNT_SEL3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 8 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2168},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":129558,"byte_end":129574,"line_start":3003,"line_end":3003,"column_start":11,"column_end":27},"name":"MSR_C8_PMON_CTR3","qualname":"::registers::msr::MSR_C8_PMON_CTR3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 8 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2170},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":129645,"byte_end":129666,"line_start":3006,"line_end":3006,"column_start":11,"column_end":32},"name":"MSR_C8_PMON_EVNT_SEL4","qualname":"::registers::msr::MSR_C8_PMON_EVNT_SEL4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 8 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2172},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":129732,"byte_end":129748,"line_start":3009,"line_end":3009,"column_start":11,"column_end":27},"name":"MSR_C8_PMON_CTR4","qualname":"::registers::msr::MSR_C8_PMON_CTR4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 8 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2174},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":129819,"byte_end":129840,"line_start":3012,"line_end":3012,"column_start":11,"column_end":32},"name":"MSR_C8_PMON_EVNT_SEL5","qualname":"::registers::msr::MSR_C8_PMON_EVNT_SEL5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 8 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2176},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":129906,"byte_end":129922,"line_start":3015,"line_end":3015,"column_start":11,"column_end":27},"name":"MSR_C8_PMON_CTR5","qualname":"::registers::msr::MSR_C8_PMON_CTR5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 8 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2178},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":129998,"byte_end":130018,"line_start":3018,"line_end":3018,"column_start":11,"column_end":31},"name":"MSR_C9_PMON_BOX_CTRL","qualname":"::registers::msr::MSR_C9_PMON_BOX_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 9 perfmon local box control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2180},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":130093,"byte_end":130115,"line_start":3021,"line_end":3021,"column_start":11,"column_end":33},"name":"MSR_C9_PMON_BOX_STATUS","qualname":"::registers::msr::MSR_C9_PMON_BOX_STATUS","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 9 perfmon local box status MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2182},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":130200,"byte_end":130224,"line_start":3024,"line_end":3024,"column_start":11,"column_end":35},"name":"MSR_C9_PMON_BOX_OVF_CTRL","qualname":"::registers::msr::MSR_C9_PMON_BOX_OVF_CTRL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 9 perfmon local box overflow control MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2184},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":130295,"byte_end":130316,"line_start":3027,"line_end":3027,"column_start":11,"column_end":32},"name":"MSR_C9_PMON_EVNT_SEL0","qualname":"::registers::msr::MSR_C9_PMON_EVNT_SEL0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 9 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2186},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":130382,"byte_end":130398,"line_start":3030,"line_end":3030,"column_start":11,"column_end":27},"name":"MSR_C9_PMON_CTR0","qualname":"::registers::msr::MSR_C9_PMON_CTR0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 9 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2188},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":130469,"byte_end":130490,"line_start":3033,"line_end":3033,"column_start":11,"column_end":32},"name":"MSR_C9_PMON_EVNT_SEL1","qualname":"::registers::msr::MSR_C9_PMON_EVNT_SEL1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 9 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2190},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":130556,"byte_end":130572,"line_start":3036,"line_end":3036,"column_start":11,"column_end":27},"name":"MSR_C9_PMON_CTR1","qualname":"::registers::msr::MSR_C9_PMON_CTR1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 9 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2192},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":130643,"byte_end":130664,"line_start":3039,"line_end":3039,"column_start":11,"column_end":32},"name":"MSR_C9_PMON_EVNT_SEL2","qualname":"::registers::msr::MSR_C9_PMON_EVNT_SEL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 9 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2194},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":130730,"byte_end":130746,"line_start":3042,"line_end":3042,"column_start":11,"column_end":27},"name":"MSR_C9_PMON_CTR2","qualname":"::registers::msr::MSR_C9_PMON_CTR2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 9 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2196},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":130817,"byte_end":130838,"line_start":3045,"line_end":3045,"column_start":11,"column_end":32},"name":"MSR_C9_PMON_EVNT_SEL3","qualname":"::registers::msr::MSR_C9_PMON_EVNT_SEL3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 9 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2198},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":130904,"byte_end":130920,"line_start":3048,"line_end":3048,"column_start":11,"column_end":27},"name":"MSR_C9_PMON_CTR3","qualname":"::registers::msr::MSR_C9_PMON_CTR3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 9 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2200},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":130991,"byte_end":131012,"line_start":3051,"line_end":3051,"column_start":11,"column_end":32},"name":"MSR_C9_PMON_EVNT_SEL4","qualname":"::registers::msr::MSR_C9_PMON_EVNT_SEL4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 9 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2202},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":131078,"byte_end":131094,"line_start":3054,"line_end":3054,"column_start":11,"column_end":27},"name":"MSR_C9_PMON_CTR4","qualname":"::registers::msr::MSR_C9_PMON_CTR4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 9 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2204},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":131165,"byte_end":131186,"line_start":3057,"line_end":3057,"column_start":11,"column_end":32},"name":"MSR_C9_PMON_EVNT_SEL5","qualname":"::registers::msr::MSR_C9_PMON_EVNT_SEL5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 9 perfmon event select MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2206},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":131252,"byte_end":131268,"line_start":3060,"line_end":3060,"column_start":11,"column_end":27},"name":"MSR_C9_PMON_CTR5","qualname":"::registers::msr::MSR_C9_PMON_CTR5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Uncore C-box 9 perfmon counter MSR.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2208},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":131452,"byte_end":131472,"line_start":3063,"line_end":3063,"column_start":11,"column_end":31},"name":"MSR_EMON_L3_CTR_CTL0","qualname":"::registers::msr::MSR_EMON_L3_CTR_CTL0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" GBUSQ Event Control and Counter  Register (R/W) See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2210},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":131663,"byte_end":131677,"line_start":3066,"line_end":3066,"column_start":11,"column_end":25},"name":"MSR_IFSB_BUSQ0","qualname":"::registers::msr::MSR_IFSB_BUSQ0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" IFSB BUSQ Event Control and Counter  Register (R/W) See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor  MP with Up to 8-MByte L3 Cache.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2212},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":131848,"byte_end":131868,"line_start":3069,"line_end":3069,"column_start":11,"column_end":31},"name":"MSR_EMON_L3_CTR_CTL1","qualname":"::registers::msr::MSR_EMON_L3_CTR_CTL1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" GBUSQ Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 17.2.2\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2214},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":131951,"byte_end":131965,"line_start":3072,"line_end":3072,"column_start":11,"column_end":25},"name":"MSR_IFSB_BUSQ1","qualname":"::registers::msr::MSR_IFSB_BUSQ1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" IFSB BUSQ Event Control and Counter Register (R/W)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2216},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":132151,"byte_end":132171,"line_start":3075,"line_end":3075,"column_start":11,"column_end":31},"name":"MSR_EMON_L3_CTR_CTL2","qualname":"::registers::msr::MSR_EMON_L3_CTR_CTL2","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" GSNPQ Event Control and Counter  Register (R/W)  See Section 18.17, Performance Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2218},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":132363,"byte_end":132377,"line_start":3078,"line_end":3078,"column_start":11,"column_end":25},"name":"MSR_IFSB_SNPQ0","qualname":"::registers::msr::MSR_IFSB_SNPQ0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" IFSB SNPQ Event Control and Counter  Register (R/W)  See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor  MP with Up to 8-MByte L3 Cache.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2220},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":132548,"byte_end":132568,"line_start":3081,"line_end":3081,"column_start":11,"column_end":31},"name":"MSR_EMON_L3_CTR_CTL3","qualname":"::registers::msr::MSR_EMON_L3_CTR_CTL3","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" GSNPQ Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 17.2.2\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2222},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":132652,"byte_end":132666,"line_start":3084,"line_end":3084,"column_start":11,"column_end":25},"name":"MSR_IFSB_SNPQ1","qualname":"::registers::msr::MSR_IFSB_SNPQ1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" IFSB SNPQ Event Control and Counter  Register (R/W)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2224},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":132870,"byte_end":132884,"line_start":3087,"line_end":3087,"column_start":11,"column_end":25},"name":"MSR_EFSB_DRDY0","qualname":"::registers::msr::MSR_EFSB_DRDY0","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" EFSB DRDY Event Control and Counter Register (R/W)  See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache  for  details.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2226},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":133082,"byte_end":133102,"line_start":3090,"line_end":3090,"column_start":11,"column_end":31},"name":"MSR_EMON_L3_CTR_CTL4","qualname":"::registers::msr::MSR_EMON_L3_CTR_CTL4","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" FSB Event Control and Counter Register (R/W)  See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache  for  details.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2228},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":133186,"byte_end":133200,"line_start":3093,"line_end":3093,"column_start":11,"column_end":25},"name":"MSR_EFSB_DRDY1","qualname":"::registers::msr::MSR_EFSB_DRDY1","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" EFSB DRDY Event Control and Counter  Register (R/W)\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2230},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":133369,"byte_end":133389,"line_start":3096,"line_end":3096,"column_start":11,"column_end":31},"name":"MSR_EMON_L3_CTR_CTL5","qualname":"::registers::msr::MSR_EMON_L3_CTR_CTL5","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" FSB Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 17.2.2\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2232},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":133558,"byte_end":133578,"line_start":3099,"line_end":3099,"column_start":11,"column_end":31},"name":"MSR_EMON_L3_CTR_CTL6","qualname":"::registers::msr::MSR_EMON_L3_CTR_CTL6","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" FSB Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 17.2.2\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2234},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":133773,"byte_end":133786,"line_start":3102,"line_end":3102,"column_start":11,"column_end":24},"name":"MSR_IFSB_CTL6","qualname":"::registers::msr::MSR_IFSB_CTL6","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" IFSB Latency Event Control Register  (R/W) See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor MP with Up to 8-MByte L3 Cache  for  details.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2236},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":133955,"byte_end":133975,"line_start":3105,"line_end":3105,"column_start":11,"column_end":31},"name":"MSR_EMON_L3_CTR_CTL7","qualname":"::registers::msr::MSR_EMON_L3_CTR_CTL7","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" FSB Event Control/Counter Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 17.2.2\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2238},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":134158,"byte_end":134172,"line_start":3108,"line_end":3108,"column_start":11,"column_end":25},"name":"MSR_IFSB_CNTR7","qualname":"::registers::msr::MSR_IFSB_CNTR7","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" IFSB Latency Event Counter Register  (R/W)  See Section 18.17, Performance  Monitoring on 64-bit Intel Xeon Processor  MP with Up to 8-MByte L3 Cache.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2240},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":134337,"byte_end":134355,"line_start":3111,"line_end":3111,"column_start":11,"column_end":29},"name":"MSR_EMON_L3_GL_CTL","qualname":"::registers::msr::MSR_EMON_L3_GL_CTL","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" L3/FSB Common Control Register (R/W) Apply to Intel Xeon processor 7400 series (processor signature  06_1D) only. See Section 17.2.2\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2242},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":134455,"byte_end":134464,"line_start":3114,"line_end":3114,"column_start":11,"column_end":20},"name":"IA32_EFER","qualname":"::registers::msr::IA32_EFER","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" If (  CPUID.80000001.EDX.[bit  20] or  CPUID.80000001.EDX.[bit 29])\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2244},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":134549,"byte_end":134558,"line_start":3117,"line_end":3117,"column_start":11,"column_end":20},"name":"IA32_STAR","qualname":"::registers::msr::IA32_STAR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" System Call Target Address (R/W)  See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2246},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":134655,"byte_end":134665,"line_start":3120,"line_end":3120,"column_start":11,"column_end":21},"name":"IA32_LSTAR","qualname":"::registers::msr::IA32_LSTAR","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" IA-32e Mode System Call Target Address (R/W)  See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2248},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":134745,"byte_end":134755,"line_start":3123,"line_end":3123,"column_start":11,"column_end":21},"name":"IA32_FMASK","qualname":"::registers::msr::IA32_FMASK","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" System Call Flag Mask (R/W)  See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2250},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":134839,"byte_end":134851,"line_start":3126,"line_end":3126,"column_start":11,"column_end":23},"name":"IA32_FS_BASE","qualname":"::registers::msr::IA32_FS_BASE","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Map of BASE Address of FS (R/W)  See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2252},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":134935,"byte_end":134947,"line_start":3129,"line_end":3129,"column_start":11,"column_end":23},"name":"IA32_GS_BASE","qualname":"::registers::msr::IA32_GS_BASE","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Map of BASE Address of GS (R/W)  See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2254},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":135019,"byte_end":135038,"line_start":3132,"line_end":3132,"column_start":11,"column_end":30},"name":"IA32_KERNEL_GS_BASE","qualname":"::registers::msr::IA32_KERNEL_GS_BASE","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" If  CPUID.80000001.EDX.[bit  29] = 1\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2256},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":135129,"byte_end":135147,"line_start":3135,"line_end":3135,"column_start":11,"column_end":29},"name":"IA32_KERNEL_GSBASE","qualname":"::registers::msr::IA32_KERNEL_GSBASE","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" Swap Target of BASE Address of GS (R/W) See Table 35-2.\n","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2258},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,115,114,46,114,115],"byte_start":135292,"byte_end":135304,"line_start":3138,"line_end":3138,"column_start":11,"column_end":23},"name":"IA32_TSC_AUX","qualname":"::registers::msr::IA32_TSC_AUX","value":"u32","parent":null,"children":[],"decl_id":null,"docs":" AUXILIARY TSC Signature. (R/W) See Table 35-2 and Section  17.13.2, IA32_TSC_AUX Register and RDTSCP Support.\n","sig":null,"attributes":[]},{"kind":"Mod","id":{"krate":0,"index":2260},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,109,111,100,46,114,115],"byte_start":0,"byte_end":0,"line_start":1,"line_end":1,"column_start":1,"column_end":1},"name":"structures","qualname":"::structures","value":"/home/argos/ethernet/Theseus/libs/x86_64/src/structures/mod.rs","parent":null,"children":[{"krate":0,"index":2262},{"krate":0,"index":2284},{"krate":0,"index":2388}],"decl_id":null,"docs":" Representations of various x86 specific structures and descriptor tables.\n","sig":null,"attributes":[]},{"kind":"Mod","id":{"krate":0,"index":2262},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,103,100,116,46,114,115],"byte_start":0,"byte_end":0,"line_start":1,"line_end":1,"column_start":1,"column_end":1},"name":"gdt","qualname":"::structures::gdt","value":"/home/argos/ethernet/Theseus/libs/x86_64/src/structures/gdt.rs","parent":null,"children":[{"krate":0,"index":2264},{"krate":0,"index":2266},{"krate":0,"index":2268},{"krate":0,"index":2270},{"krate":0,"index":2272},{"krate":0,"index":2280}],"decl_id":null,"docs":" Types for the Global Descriptor Table and segment selectors.\n","sig":null,"attributes":[]},{"kind":"Struct","id":{"krate":0,"index":2270},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,103,100,116,46,114,115],"byte_start":135787,"byte_end":135802,"line_start":12,"line_end":12,"column_start":12,"column_end":27},"name":"SegmentSelector","qualname":"::structures::gdt::SegmentSelector","value":"","parent":null,"children":[],"decl_id":null,"docs":" Specifies which element to load into a segment from\n descriptor tables (i.e., is a index to LDT or GDT table\n with some additional flags).","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":2274},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,103,100,116,46,114,115],"byte_start":136015,"byte_end":136018,"line_start":20,"line_end":20,"column_start":18,"column_end":21},"name":"new","qualname":"<SegmentSelector>::new","value":"fn (index: u16, rpl: PrivilegeLevel) -> SegmentSelector","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":2276},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,103,100,116,46,114,115],"byte_start":136173,"byte_end":136178,"line_start":25,"line_end":25,"column_start":12,"column_end":17},"name":"index","qualname":"<SegmentSelector>::index","value":"fn (&self) -> u16","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":2278},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,103,100,116,46,114,115],"byte_start":136280,"byte_end":136283,"line_start":30,"line_end":30,"column_start":12,"column_end":15},"name":"rpl","qualname":"<SegmentSelector>::rpl","value":"fn (&self) -> PrivilegeLevel","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Mod","id":{"krate":0,"index":2284},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":0,"byte_end":0,"line_start":1,"line_end":1,"column_start":1,"column_end":1},"name":"idt","qualname":"::structures::idt","value":"/home/argos/ethernet/Theseus/libs/x86_64/src/structures/idt.rs","parent":null,"children":[{"krate":0,"index":2286},{"krate":0,"index":2288},{"krate":0,"index":2290},{"krate":0,"index":2296},{"krate":0,"index":2298},{"krate":0,"index":2304},{"krate":0,"index":2310},{"krate":0,"index":2312},{"krate":0,"index":2320},{"krate":0,"index":2322},{"krate":0,"index":2324},{"krate":0,"index":2338},{"krate":0,"index":2344},{"krate":0,"index":3350},{"krate":0,"index":3358},{"krate":0,"index":3354},{"krate":0,"index":3352},{"krate":0,"index":2348},{"krate":0,"index":2350},{"krate":0,"index":2352},{"krate":0,"index":2354},{"krate":0,"index":2362},{"krate":0,"index":3362},{"krate":0,"index":3366},{"krate":0,"index":3370},{"krate":0,"index":3374},{"krate":0,"index":3382},{"krate":0,"index":3378},{"krate":0,"index":3376},{"krate":0,"index":2364},{"krate":0,"index":2376},{"krate":0,"index":2378},{"krate":0,"index":3386},{"krate":0,"index":3422},{"krate":0,"index":3416},{"krate":0,"index":3412},{"krate":0,"index":3408},{"krate":0,"index":3396},{"krate":0,"index":3392},{"krate":0,"index":3388},{"krate":0,"index":3424},{"krate":0,"index":3454},{"krate":0,"index":3516},{"krate":0,"index":3522},{"krate":0,"index":3526},{"krate":0,"index":3532},{"krate":0,"index":3536},{"krate":0,"index":3542},{"krate":0,"index":3546},{"krate":0,"index":3552},{"krate":0,"index":3556},{"krate":0,"index":3562},{"krate":0,"index":3566}],"decl_id":null,"docs":" Provides types for the Interrupt Descriptor Table and its entries.\n","sig":null,"attributes":[]},{"kind":"Struct","id":{"krate":0,"index":2310},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":137532,"byte_end":137541,"line_start":25,"line_end":25,"column_start":12,"column_end":21},"name":"LockedIdt","qualname":"::structures::idt::LockedIdt","value":"LockedIdt {  }","parent":null,"children":[{"krate":0,"index":25}],"decl_id":null,"docs":" A thread-safe wrapper around Idt that offers interior mutability\n that allows interrupt handlers to be added/changed/removed,\n but preserves safety by guaranteeing that the \n","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":2314},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":137673,"byte_end":137676,"line_start":30,"line_end":30,"column_start":18,"column_end":21},"name":"new","qualname":"<LockedIdt>::new","value":"fn () -> LockedIdt","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":2316},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":137882,"byte_end":137886,"line_start":37,"line_end":37,"column_start":12,"column_end":16},"name":"load","qualname":"<LockedIdt>::load","value":"fn (&'static self) -> ()","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":2318},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":138336,"byte_end":138340,"line_start":48,"line_end":48,"column_start":12,"column_end":16},"name":"lock","qualname":"<LockedIdt>::lock","value":"fn (&self) -> MutexIrqSafeGuard<Idt>","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Const","id":{"krate":0,"index":2320},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":138557,"byte_end":138568,"line_start":56,"line_end":56,"column_start":11,"column_end":22},"name":"DEFAULT_IDT","qualname":"::structures::idt::DEFAULT_IDT","value":"Idt","parent":null,"children":[],"decl_id":null,"docs":" A default Idt, created as a const so it is always available\n in the .text section rather than as a variable in the .data section.\n","sig":null,"attributes":[]},{"kind":"Struct","id":{"krate":0,"index":2322},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":138819,"byte_end":138822,"line_start":65,"line_end":65,"column_start":12,"column_end":15},"name":"Idt","qualname":"::structures::idt::Idt","value":"Idt { divide_by_zero, debug, non_maskable_interrupt, breakpoint, overflow, bound_range_exceeded, invalid_opcode, device_not_available, double_fault, invalid_tss, segment_not_present, stack_segment_fault, general_protection_fault, page_fault, x87_floating_point, alignment_check, machine_check, simd_floating_point, virtualization, security_exception, interrupts }","parent":null,"children":[{"krate":0,"index":27},{"krate":0,"index":29},{"krate":0,"index":31},{"krate":0,"index":33},{"krate":0,"index":35},{"krate":0,"index":37},{"krate":0,"index":39},{"krate":0,"index":41},{"krate":0,"index":43},{"krate":0,"index":45},{"krate":0,"index":47},{"krate":0,"index":49},{"krate":0,"index":51},{"krate":0,"index":53},{"krate":0,"index":55},{"krate":0,"index":57},{"krate":0,"index":59},{"krate":0,"index":61},{"krate":0,"index":63},{"krate":0,"index":65},{"krate":0,"index":67},{"krate":0,"index":69},{"krate":0,"index":71},{"krate":0,"index":73},{"krate":0,"index":75}],"decl_id":null,"docs":" An Interrupt Descriptor Table with 256 entries.","sig":null,"attributes":[{"value":"repr(C)","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":138797,"byte_end":138807,"line_start":64,"line_end":64,"column_start":1,"column_end":11}}]},{"kind":"Field","id":{"krate":0,"index":27},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":139213,"byte_end":139227,"line_start":73,"line_end":73,"column_start":9,"column_end":23},"name":"divide_by_zero","qualname":"::structures::idt::Idt::divide_by_zero","value":"structures::idt::IdtEntry<for<'r> extern \"x86-interrupt\" fn(&'r mut structures::idt::ExceptionStackFrame)>","parent":{"krate":0,"index":2322},"children":[],"decl_id":null,"docs":" A divide by zero exception (`#DE`) occurs when the denominator of a DIV instruction or\n an IDIV instruction is 0. A `#DE` also occurs if the result is too large to be\n represented in the destination.","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":29},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":140393,"byte_end":140398,"line_start":105,"line_end":105,"column_start":9,"column_end":14},"name":"debug","qualname":"::structures::idt::Idt::debug","value":"structures::idt::IdtEntry<for<'r> extern \"x86-interrupt\" fn(&'r mut structures::idt::ExceptionStackFrame)>","parent":{"krate":0,"index":2322},"children":[],"decl_id":null,"docs":" When the debug-exception mechanism is enabled, a `#DB` exception can occur under any\n of the following circumstances:","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":31},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":140852,"byte_end":140874,"line_start":115,"line_end":115,"column_start":9,"column_end":31},"name":"non_maskable_interrupt","qualname":"::structures::idt::Idt::non_maskable_interrupt","value":"structures::idt::IdtEntry<for<'r> extern \"x86-interrupt\" fn(&'r mut structures::idt::ExceptionStackFrame)>","parent":{"krate":0,"index":2322},"children":[],"decl_id":null,"docs":" An non maskable interrupt exception (NMI) occurs as a result of system logic\n signaling a non-maskable interrupt to the processor.","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":33},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":141250,"byte_end":141260,"line_start":123,"line_end":123,"column_start":9,"column_end":19},"name":"breakpoint","qualname":"::structures::idt::Idt::breakpoint","value":"structures::idt::IdtEntry<for<'r> extern \"x86-interrupt\" fn(&'r mut structures::idt::ExceptionStackFrame)>","parent":{"krate":0,"index":2322},"children":[],"decl_id":null,"docs":" A breakpoint (`#BP`) exception occurs when an `INT3` instruction is executed. The\n `INT3` is normally used by debug software to set instruction breakpoints by replacing","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":35},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":141641,"byte_end":141649,"line_start":132,"line_end":132,"column_start":9,"column_end":17},"name":"overflow","qualname":"::structures::idt::Idt::overflow","value":"structures::idt::IdtEntry<for<'r> extern \"x86-interrupt\" fn(&'r mut structures::idt::ExceptionStackFrame)>","parent":{"krate":0,"index":2322},"children":[],"decl_id":null,"docs":" An overflow exception (`#OF`) occurs as a result of executing an `INTO` instruction\n while the overflow bit in `RFLAGS` is set to 1.","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":37},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":142187,"byte_end":142207,"line_start":142,"line_end":142,"column_start":9,"column_end":29},"name":"bound_range_exceeded","qualname":"::structures::idt::Idt::bound_range_exceeded","value":"structures::idt::IdtEntry<for<'r> extern \"x86-interrupt\" fn(&'r mut structures::idt::ExceptionStackFrame)>","parent":{"krate":0,"index":2322},"children":[],"decl_id":null,"docs":" A bound-range exception (`#BR`) exception can occur as a result of executing\n the `BOUND` instruction. The `BOUND` instruction compares an array index (first\n operand) with the lower bounds and upper bounds of an array (second operand).\n If the array index is not within the array boundary, the `#BR` occurs.","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":39},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":144198,"byte_end":144212,"line_start":176,"line_end":176,"column_start":9,"column_end":23},"name":"invalid_opcode","qualname":"::structures::idt::Idt::invalid_opcode","value":"structures::idt::IdtEntry<for<'r> extern \"x86-interrupt\" fn(&'r mut structures::idt::ExceptionStackFrame)>","parent":{"krate":0,"index":2322},"children":[],"decl_id":null,"docs":" An invalid opcode exception (`#UD`) occurs when an attempt is made to execute an\n invalid or undefined opcode. The validity of an opcode often depends on the\n processor operating mode.","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":41},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":144962,"byte_end":144982,"line_start":193,"line_end":193,"column_start":9,"column_end":29},"name":"device_not_available","qualname":"::structures::idt::Idt::device_not_available","value":"structures::idt::IdtEntry<for<'r> extern \"x86-interrupt\" fn(&'r mut structures::idt::ExceptionStackFrame)>","parent":{"krate":0,"index":2322},"children":[],"decl_id":null,"docs":" A device not available exception (`#NM`) occurs under any of the following conditions:","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":43},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":146615,"byte_end":146627,"line_start":227,"line_end":227,"column_start":9,"column_end":21},"name":"double_fault","qualname":"::structures::idt::Idt::double_fault","value":"structures::idt::IdtEntry<for<'r> extern \"x86-interrupt\" fn(&'r mut structures::idt::ExceptionStackFrame, u64)>","parent":{"krate":0,"index":2322},"children":[],"decl_id":null,"docs":" A double fault (`#DF`) exception can occur when a second exception occurs during\n the handling of a prior (first) exception or interrupt handler.","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":47},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":147617,"byte_end":147628,"line_start":244,"line_end":244,"column_start":9,"column_end":20},"name":"invalid_tss","qualname":"::structures::idt::Idt::invalid_tss","value":"structures::idt::IdtEntry<for<'r> extern \"x86-interrupt\" fn(&'r mut structures::idt::ExceptionStackFrame, u64)>","parent":{"krate":0,"index":2322},"children":[],"decl_id":null,"docs":" An invalid TSS exception (`#TS`) occurs only as a result of a control transfer through\n a gate descriptor that results in an invalid stack-segment reference using an `SS`\n selector in the TSS.","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":49},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":148131,"byte_end":148150,"line_start":254,"line_end":254,"column_start":9,"column_end":28},"name":"segment_not_present","qualname":"::structures::idt::Idt::segment_not_present","value":"structures::idt::IdtEntry<for<'r> extern \"x86-interrupt\" fn(&'r mut structures::idt::ExceptionStackFrame, u64)>","parent":{"krate":0,"index":2322},"children":[],"decl_id":null,"docs":" An segment-not-present exception (`#NP`) occurs when an attempt is made to load a\n segment or gate with a clear present bit.","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":51},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":149082,"byte_end":149101,"line_start":271,"line_end":271,"column_start":9,"column_end":28},"name":"stack_segment_fault","qualname":"::structures::idt::Idt::stack_segment_fault","value":"structures::idt::IdtEntry<for<'r> extern \"x86-interrupt\" fn(&'r mut structures::idt::ExceptionStackFrame, u64)>","parent":{"krate":0,"index":2322},"children":[],"decl_id":null,"docs":" An stack segment exception (`#SS`) can occur in the following situations:","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":53},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":149953,"byte_end":149977,"line_start":287,"line_end":287,"column_start":9,"column_end":33},"name":"general_protection_fault","qualname":"::structures::idt::Idt::general_protection_fault","value":"structures::idt::IdtEntry<for<'r> extern \"x86-interrupt\" fn(&'r mut structures::idt::ExceptionStackFrame, u64)>","parent":{"krate":0,"index":2322},"children":[],"decl_id":null,"docs":" A general protection fault (`#GP`) can occur in various situations. Common causes include:","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":55},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":151147,"byte_end":151157,"line_start":308,"line_end":308,"column_start":9,"column_end":19},"name":"page_fault","qualname":"::structures::idt::Idt::page_fault","value":"structures::idt::IdtEntry<for<'r> extern \"x86-interrupt\" fn(&'r mut structures::idt::ExceptionStackFrame, structures::idt::PageFaultErrorCode)>","parent":{"krate":0,"index":2322},"children":[],"decl_id":null,"docs":" A page fault (`#PF`) can occur during a memory access in any of the following situations:","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":59},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":151633,"byte_end":151651,"line_start":319,"line_end":319,"column_start":9,"column_end":27},"name":"x87_floating_point","qualname":"::structures::idt::Idt::x87_floating_point","value":"structures::idt::IdtEntry<for<'r> extern \"x86-interrupt\" fn(&'r mut structures::idt::ExceptionStackFrame)>","parent":{"krate":0,"index":2322},"children":[],"decl_id":null,"docs":" The x87 Floating-Point Exception-Pending exception (`#MF`) is used to handle unmasked x87\n floating-point exceptions. In 64-bit mode, the x87 floating point unit is not used\n anymore, so this exception is only relevant when executing programs in the 32-bit\n compatibility mode.","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":61},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":152078,"byte_end":152093,"line_start":328,"line_end":328,"column_start":9,"column_end":24},"name":"alignment_check","qualname":"::structures::idt::Idt::alignment_check","value":"structures::idt::IdtEntry<for<'r> extern \"x86-interrupt\" fn(&'r mut structures::idt::ExceptionStackFrame, u64)>","parent":{"krate":0,"index":2322},"children":[],"decl_id":null,"docs":" An alignment check exception (`#AC`) occurs when an unaligned-memory data reference\n is performed while alignment checking is enabled. An `#AC` can occur only when CPL=3.","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":63},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":152522,"byte_end":152535,"line_start":337,"line_end":337,"column_start":9,"column_end":22},"name":"machine_check","qualname":"::structures::idt::Idt::machine_check","value":"structures::idt::IdtEntry<for<'r> extern \"x86-interrupt\" fn(&'r mut structures::idt::ExceptionStackFrame)>","parent":{"krate":0,"index":2322},"children":[],"decl_id":null,"docs":" The machine check exception (`#MC`) is model specific. Processor implementations\n are not required to support the `#MC` exception, and those implementations that do\n support `#MC` can vary in how the `#MC` exception mechanism works.","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":65},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":153313,"byte_end":153332,"line_start":353,"line_end":353,"column_start":9,"column_end":28},"name":"simd_floating_point","qualname":"::structures::idt::Idt::simd_floating_point","value":"structures::idt::IdtEntry<for<'r> extern \"x86-interrupt\" fn(&'r mut structures::idt::ExceptionStackFrame)>","parent":{"krate":0,"index":2322},"children":[],"decl_id":null,"docs":" The SIMD Floating-Point Exception (`#XF`) is used to handle unmasked SSE\n floating-point exceptions. The SSE floating-point exceptions reported by\n the `#XF` exception are (including mnemonics):","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":67},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":153388,"byte_end":153402,"line_start":356,"line_end":356,"column_start":9,"column_end":23},"name":"virtualization","qualname":"::structures::idt::Idt::virtualization","value":"structures::idt::IdtEntry<for<'r> extern \"x86-interrupt\" fn(&'r mut structures::idt::ExceptionStackFrame)>","parent":{"krate":0,"index":2322},"children":[],"decl_id":null,"docs":" vector nr. 20\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":71},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":154126,"byte_end":154144,"line_start":370,"line_end":370,"column_start":9,"column_end":27},"name":"security_exception","qualname":"::structures::idt::Idt::security_exception","value":"structures::idt::IdtEntry<for<'r> extern \"x86-interrupt\" fn(&'r mut structures::idt::ExceptionStackFrame, u64)>","parent":{"krate":0,"index":2322},"children":[],"decl_id":null,"docs":" The Security Exception (`#SX`) signals security-sensitive events that occur while\n executing the VMM, in the form of an exception so that the VMM may take appropriate\n action. (A VMM would typically intercept comparable sensitive events in the guest.)\n In the current implementation, the only use of the `#SX` is to redirect external INITs\n into an exception so that the VMM may  among other possibilities.","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":75},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":155488,"byte_end":155498,"line_start":395,"line_end":395,"column_start":9,"column_end":19},"name":"interrupts","qualname":"::structures::idt::Idt::interrupts","value":"[structures::idt::IdtEntry<for<'r> extern \"x86-interrupt\" fn(&'r mut structures::idt::ExceptionStackFrame)>; _]","parent":{"krate":0,"index":2322},"children":[],"decl_id":null,"docs":" User-defined interrupts can be initiated either by system logic or software. They occur\n when:","sig":null,"attributes":[]},{"kind":"Struct","id":{"krate":0,"index":3350},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":160147,"byte_end":160155,"line_start":514,"line_end":514,"column_start":12,"column_end":20},"name":"IdtEntry","qualname":"::structures::idt::IdtEntry","value":"IdtEntry {  }","parent":null,"children":[{"krate":0,"index":635},{"krate":0,"index":637},{"krate":0,"index":639},{"krate":0,"index":641},{"krate":0,"index":643},{"krate":0,"index":645},{"krate":0,"index":647}],"decl_id":null,"docs":" An Interrupt Descriptor Table entry.","sig":null,"attributes":[{"value":"repr(C, packed)","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":160117,"byte_end":160135,"line_start":513,"line_end":513,"column_start":1,"column_end":19}},{"value":"rustc_copy_clone_marker","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":160136,"byte_end":160330,"line_start":514,"line_end":522,"column_start":1,"column_end":2}}]},{"kind":"Type","id":{"krate":0,"index":2348},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":160417,"byte_end":160428,"line_start":525,"line_end":525,"column_start":10,"column_end":21},"name":"HandlerFunc","qualname":"::structures::idt::HandlerFunc","value":"extern \"x86-interrupt\" fn(&mut ExceptionStackFrame)","parent":null,"children":[],"decl_id":null,"docs":" A handler function for an interrupt or an exception without error code.\n","sig":null,"attributes":[]},{"kind":"Type","id":{"krate":0,"index":2350},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":160560,"byte_end":160582,"line_start":527,"line_end":527,"column_start":10,"column_end":32},"name":"HandlerFuncWithErrCode","qualname":"::structures::idt::HandlerFuncWithErrCode","value":"extern \"x86-interrupt\" fn(&mut ExceptionStackFrame, error_code: u64)","parent":null,"children":[],"decl_id":null,"docs":" A handler function for an exception that pushes an error code.\n","sig":null,"attributes":[]},{"kind":"Type","id":{"krate":0,"index":2352},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":160735,"byte_end":160755,"line_start":529,"line_end":529,"column_start":10,"column_end":30},"name":"PageFaultHandlerFunc","qualname":"::structures::idt::PageFaultHandlerFunc","value":"extern \"x86-interrupt\" fn(&mut ExceptionStackFrame,\n                          error_code: PageFaultErrorCode)","parent":null,"children":[],"decl_id":null,"docs":" A page fault handler function that pushes a page fault error code.\n","sig":null,"attributes":[]},{"kind":"Struct","id":{"krate":0,"index":3374},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":162781,"byte_end":162793,"line_start":589,"line_end":589,"column_start":12,"column_end":24},"name":"EntryOptions","qualname":"::structures::idt::EntryOptions","value":"","parent":null,"children":[],"decl_id":null,"docs":" Represents the options field of an IDT entry.\n","sig":null,"attributes":[{"value":"rustc_copy_clone_marker","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":162770,"byte_end":162799,"line_start":589,"line_end":589,"column_start":1,"column_end":30}}]},{"kind":"Method","id":{"krate":0,"index":2368},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":163184,"byte_end":163195,"line_start":603,"line_end":603,"column_start":12,"column_end":23},"name":"set_present","qualname":"<EntryOptions>::set_present","value":"fn (&mut self, present: bool) -> &mut Self","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":2370},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":163449,"byte_end":163467,"line_start":610,"line_end":610,"column_start":12,"column_end":30},"name":"disable_interrupts","qualname":"<EntryOptions>::disable_interrupts","value":"fn (&mut self, disable: bool) -> &mut Self","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":2372},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":163807,"byte_end":163826,"line_start":619,"line_end":619,"column_start":12,"column_end":31},"name":"set_privilege_level","qualname":"<EntryOptions>::set_privilege_level","value":"fn (&mut self, dpl: PrivilegeLevel) -> &mut Self","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":2374},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":164709,"byte_end":164724,"line_start":636,"line_end":636,"column_start":19,"column_end":34},"name":"set_stack_index","qualname":"<EntryOptions>::set_stack_index","value":"fn (&mut self, index: u16) -> &mut Self","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Struct","id":{"krate":0,"index":2376},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":165059,"byte_end":165078,"line_start":646,"line_end":646,"column_start":12,"column_end":31},"name":"ExceptionStackFrame","qualname":"::structures::idt::ExceptionStackFrame","value":"ExceptionStackFrame { instruction_pointer, code_segment, cpu_flags, stack_pointer, stack_segment }","parent":null,"children":[{"krate":0,"index":87},{"krate":0,"index":89},{"krate":0,"index":91},{"krate":0,"index":93},{"krate":0,"index":95}],"decl_id":null,"docs":" Represents the exception stack frame pushed by the CPU on exception entry.\n","sig":null,"attributes":[{"value":"repr(C)","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":165037,"byte_end":165047,"line_start":645,"line_end":645,"column_start":1,"column_end":11}}]},{"kind":"Field","id":{"krate":0,"index":87},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":165542,"byte_end":165561,"line_start":652,"line_end":652,"column_start":9,"column_end":28},"name":"instruction_pointer","qualname":"::structures::idt::ExceptionStackFrame::instruction_pointer","value":"address::VirtualAddress","parent":{"krate":0,"index":2376},"children":[],"decl_id":null,"docs":" This value points to the instruction that should be executed when the interrupt\n handler returns. For most interrupts, this value points to the instruction immediately\n following the last executed instruction. However, for some exceptions (e.g., page faults),\n this value points to the faulting instruction, so that the instruction is restarted on\n return. See the documentation of the `Idt` fields for more details.\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":89},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":165641,"byte_end":165653,"line_start":654,"line_end":654,"column_start":9,"column_end":21},"name":"code_segment","qualname":"::structures::idt::ExceptionStackFrame::code_segment","value":"u64","parent":{"krate":0,"index":2376},"children":[],"decl_id":null,"docs":" The code segment selector, padded with zeros.\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":91},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":165737,"byte_end":165746,"line_start":656,"line_end":656,"column_start":9,"column_end":18},"name":"cpu_flags","qualname":"::structures::idt::ExceptionStackFrame::cpu_flags","value":"u64","parent":{"krate":0,"index":2376},"children":[],"decl_id":null,"docs":" The flags register before the interrupt handler was invoked.\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":93},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":165817,"byte_end":165830,"line_start":658,"line_end":658,"column_start":9,"column_end":22},"name":"stack_pointer","qualname":"::structures::idt::ExceptionStackFrame::stack_pointer","value":"address::VirtualAddress","parent":{"krate":0,"index":2376},"children":[],"decl_id":null,"docs":" The stack pointer at the time of the interrupt.\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":95},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":165951,"byte_end":165964,"line_start":660,"line_end":660,"column_start":9,"column_end":22},"name":"stack_segment","qualname":"::structures::idt::ExceptionStackFrame::stack_segment","value":"u64","parent":{"krate":0,"index":2376},"children":[],"decl_id":null,"docs":" The stack segment descriptor at the time of the interrupt (often zero in 64-bit mode).\n","sig":null,"attributes":[]},{"kind":"Mod","id":{"krate":0,"index":2388},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,116,115,115,46,114,115],"byte_start":0,"byte_end":0,"line_start":1,"line_end":1,"column_start":1,"column_end":1},"name":"tss","qualname":"::structures::tss","value":"/home/argos/ethernet/Theseus/libs/x86_64/src/structures/tss.rs","parent":null,"children":[{"krate":0,"index":2390},{"krate":0,"index":3570},{"krate":0,"index":3572},{"krate":0,"index":2392}],"decl_id":null,"docs":" Provides a type for the task state segment structure.\n","sig":null,"attributes":[]},{"kind":"Struct","id":{"krate":0,"index":3570},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,116,115,115,46,114,115],"byte_start":168276,"byte_end":168292,"line_start":11,"line_end":11,"column_start":12,"column_end":28},"name":"TaskStateSegment","qualname":"::structures::tss::TaskStateSegment","value":"TaskStateSegment { privilege_stack_table, interrupt_stack_table, iomap_base }","parent":null,"children":[{"krate":0,"index":723},{"krate":0,"index":725},{"krate":0,"index":727},{"krate":0,"index":729},{"krate":0,"index":731},{"krate":0,"index":733},{"krate":0,"index":735}],"decl_id":null,"docs":" In 64-bit mode the TSS holds information that is not\n directly related to the task-switch mechanism,\n but is used for finding kernel level stack\n if interrupts arrive while in kernel mode.\n","sig":null,"attributes":[{"value":"repr(C, packed)","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,116,115,115,46,114,115],"byte_start":168246,"byte_end":168264,"line_start":10,"line_end":10,"column_start":1,"column_end":19}}]},{"kind":"Field","id":{"krate":0,"index":725},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,116,115,115,46,114,115],"byte_start":168418,"byte_end":168439,"line_start":14,"line_end":14,"column_start":9,"column_end":30},"name":"privilege_stack_table","qualname":"::structures::tss::TaskStateSegment::privilege_stack_table","value":"[address::VirtualAddress; _]","parent":{"krate":0,"index":3570},"children":[],"decl_id":null,"docs":" The full 64-bit canonical forms of the stack pointers (RSP) for privilege levels 0-2.\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":729},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,116,115,115,46,114,115],"byte_start":168576,"byte_end":168597,"line_start":17,"line_end":17,"column_start":9,"column_end":30},"name":"interrupt_stack_table","qualname":"::structures::tss::TaskStateSegment::interrupt_stack_table","value":"[address::VirtualAddress; _]","parent":{"krate":0,"index":3570},"children":[],"decl_id":null,"docs":" The full 64-bit canonical forms of the interrupt stack table (IST) pointers.\n","sig":null,"attributes":[]},{"kind":"Field","id":{"krate":0,"index":735},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,116,115,115,46,114,115],"byte_start":168752,"byte_end":168762,"line_start":21,"line_end":21,"column_start":9,"column_end":19},"name":"iomap_base","qualname":"::structures::tss::TaskStateSegment::iomap_base","value":"u16","parent":{"krate":0,"index":3570},"children":[],"decl_id":null,"docs":" The 16-bit offset to the I/O permission bit map from the 64-bit TSS base.\n","sig":null,"attributes":[]},{"kind":"Method","id":{"krate":0,"index":2394},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,116,115,115,46,114,115],"byte_start":168920,"byte_end":168923,"line_start":27,"line_end":27,"column_start":18,"column_end":21},"name":"new","qualname":"<TaskStateSegment>::new","value":"fn () -> TaskStateSegment","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]},{"kind":"Struct","id":{"krate":0,"index":3576},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,97,100,100,114,101,115,115,46,114,115],"byte_start":169370,"byte_end":169385,"line_start":5,"line_end":5,"column_start":12,"column_end":27},"name":"PhysicalAddress","qualname":"::address::PhysicalAddress","value":"","parent":null,"children":[],"decl_id":null,"docs":" Represents a physical memory address\n","sig":null,"attributes":[{"value":"structural_match","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,97,100,100,114,101,115,115,46,114,115],"byte_start":169359,"byte_end":169395,"line_start":5,"line_end":5,"column_start":1,"column_end":37}},{"value":"rustc_copy_clone_marker","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,97,100,100,114,101,115,115,46,114,115],"byte_start":169359,"byte_end":169395,"line_start":5,"line_end":5,"column_start":1,"column_end":37}}]},{"kind":"Struct","id":{"krate":0,"index":3610},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,97,100,100,114,101,115,115,46,114,115],"byte_start":170301,"byte_end":170315,"line_start":45,"line_end":45,"column_start":12,"column_end":26},"name":"VirtualAddress","qualname":"::address::VirtualAddress","value":"","parent":null,"children":[],"decl_id":null,"docs":" Represent a virtual (linear) memory address\n","sig":null,"attributes":[{"value":"structural_match","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,97,100,100,114,101,115,115,46,114,115],"byte_start":170290,"byte_end":170327,"line_start":45,"line_end":45,"column_start":1,"column_end":38}},{"value":"rustc_copy_clone_marker","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,97,100,100,114,101,115,115,46,114,115],"byte_start":170290,"byte_end":170327,"line_start":45,"line_end":45,"column_start":1,"column_end":38}}]},{"kind":"TupleVariant","id":{"krate":0,"index":749},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,108,105,98,46,114,115],"byte_start":944,"byte_end":949,"line_start":37,"line_end":37,"column_start":5,"column_end":10},"name":"Ring0","qualname":"::PrivilegeLevel::Ring0","value":"PrivilegeLevel::Ring0","parent":{"krate":0,"index":3644},"children":[],"decl_id":null,"docs":" Privilege-level 0 (most privilege): This level is used by critical system-software\n components that require direct access to, and control over, all processor and system\n resources. This can include BIOS, memory-management functions, and interrupt handlers.\n","sig":null,"attributes":[]},{"kind":"TupleVariant","id":{"krate":0,"index":753},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,108,105,98,46,114,115],"byte_start":1353,"byte_end":1358,"line_start":44,"line_end":44,"column_start":5,"column_end":10},"name":"Ring1","qualname":"::PrivilegeLevel::Ring1","value":"PrivilegeLevel::Ring1","parent":{"krate":0,"index":3644},"children":[],"decl_id":null,"docs":" Privilege-level 1 (moderate privilege): This level is used by less-critical system-\n software services that can access and control a limited scope of processor and system\n resources. Software running at these privilege levels might include some device drivers\n and library routines. The actual privileges of this level are defined by the\n operating system.\n","sig":null,"attributes":[]},{"kind":"TupleVariant","id":{"krate":0,"index":757},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,108,105,98,46,114,115],"byte_start":1668,"byte_end":1673,"line_start":50,"line_end":50,"column_start":5,"column_end":10},"name":"Ring2","qualname":"::PrivilegeLevel::Ring2","value":"PrivilegeLevel::Ring2","parent":{"krate":0,"index":3644},"children":[],"decl_id":null,"docs":" Privilege-level 2 (moderate privilege): Like level 1, this level is used by\n less-critical system-software services that can access and control a limited scope of\n processor and system resources. The actual privileges of this level are defined by the\n operating system.\n","sig":null,"attributes":[]},{"kind":"TupleVariant","id":{"krate":0,"index":761},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,108,105,98,46,114,115],"byte_start":2080,"byte_end":2085,"line_start":57,"line_end":57,"column_start":5,"column_end":10},"name":"Ring3","qualname":"::PrivilegeLevel::Ring3","value":"PrivilegeLevel::Ring3","parent":{"krate":0,"index":3644},"children":[],"decl_id":null,"docs":" Privilege-level 3 (least privilege): This level is used by application software.\n Software running at privilege-level 3 is normally prevented from directly accessing\n most processor and system resources. Instead, applications request access to the\n protected processor and system resources by calling more-privileged service routines\n to perform the accesses.\n","sig":null,"attributes":[]},{"kind":"Enum","id":{"krate":0,"index":3644},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,108,105,98,46,114,115],"byte_start":644,"byte_end":658,"line_start":33,"line_end":33,"column_start":10,"column_end":24},"name":"PrivilegeLevel","qualname":"::PrivilegeLevel","value":"PrivilegeLevel::{Ring0, Ring1, Ring2, Ring3}","parent":null,"children":[{"krate":0,"index":749},{"krate":0,"index":753},{"krate":0,"index":757},{"krate":0,"index":761}],"decl_id":null,"docs":" Represents a protection ring level.\n","sig":null,"attributes":[{"value":"repr(u8)","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,108,105,98,46,114,115],"byte_start":623,"byte_end":634,"line_start":32,"line_end":32,"column_start":1,"column_end":12}},{"value":"structural_match","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,108,105,98,46,114,115],"byte_start":635,"byte_end":2092,"line_start":33,"line_end":58,"column_start":1,"column_end":2}},{"value":"rustc_copy_clone_marker","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,108,105,98,46,114,115],"byte_start":635,"byte_end":2092,"line_start":33,"line_end":58,"column_start":1,"column_end":2}}]},{"kind":"Method","id":{"krate":0,"index":2450},"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,108,105,98,46,114,115],"byte_start":2285,"byte_end":2293,"line_start":64,"line_end":64,"column_start":12,"column_end":20},"name":"from_u16","qualname":"<PrivilegeLevel>::from_u16","value":"fn (value: u16) -> PrivilegeLevel","parent":null,"children":[],"decl_id":null,"docs":"","sig":null,"attributes":[]}],"impls":[{"id":0,"kind":"Inherent","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,103,100,116,46,114,115],"byte_start":135819,"byte_end":135834,"line_start":14,"line_end":14,"column_start":6,"column_end":21},"value":"","parent":null,"children":[{"krate":0,"index":2274},{"krate":0,"index":2276},{"krate":0,"index":2278}],"docs":"","sig":null,"attributes":[]},{"id":1,"kind":"Direct","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,103,100,116,46,114,115],"byte_start":136396,"byte_end":136411,"line_start":35,"line_end":35,"column_start":21,"column_end":36},"value":"","parent":null,"children":[{"krate":0,"index":2282}],"docs":"","sig":null,"attributes":[]},{"id":2,"kind":"Inherent","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":137579,"byte_end":137588,"line_start":28,"line_end":28,"column_start":6,"column_end":15},"value":"","parent":null,"children":[{"krate":0,"index":2314},{"krate":0,"index":2316},{"krate":0,"index":2318}],"docs":"","sig":null,"attributes":[]},{"id":3,"kind":"Inherent","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":155543,"byte_end":155546,"line_start":398,"line_end":398,"column_start":6,"column_end":9},"value":"","parent":null,"children":[{"krate":0,"index":2326},{"krate":0,"index":2328}],"docs":"","sig":null,"attributes":[]},{"id":4,"kind":"Direct","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":157866,"byte_end":157869,"line_start":455,"line_end":455,"column_start":23,"column_end":26},"value":"","parent":null,"children":[{"krate":0,"index":2340},{"krate":0,"index":2342}],"docs":"","sig":null,"attributes":[]},{"id":5,"kind":"Direct","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":158892,"byte_end":158895,"line_start":482,"line_end":482,"column_start":26,"column_end":29},"value":"","parent":null,"children":[{"krate":0,"index":2346}],"docs":"","sig":null,"attributes":[]},{"id":6,"kind":"Inherent","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":160852,"byte_end":160860,"line_start":531,"line_end":531,"column_start":9,"column_end":17},"value":"","parent":null,"children":[{"krate":0,"index":2356},{"krate":0,"index":2358}],"docs":"","sig":null,"attributes":[]},{"id":7,"kind":"Inherent","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":162806,"byte_end":162818,"line_start":591,"line_end":591,"column_start":6,"column_end":18},"value":"","parent":null,"children":[{"krate":0,"index":2366},{"krate":0,"index":2368},{"krate":0,"index":2370},{"krate":0,"index":2372},{"krate":0,"index":2374}],"docs":"","sig":null,"attributes":[]},{"id":8,"kind":"Direct","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":165994,"byte_end":166013,"line_start":663,"line_end":663,"column_start":21,"column_end":40},"value":"","parent":null,"children":[{"krate":0,"index":2380}],"docs":"","sig":null,"attributes":[]},{"id":9,"kind":"Direct","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":166128,"byte_end":166131,"line_start":666,"line_end":666,"column_start":29,"column_end":32},"value":"","parent":null,"children":[{"krate":0,"index":2386}],"docs":"","sig":null,"attributes":[]},{"id":10,"kind":"Inherent","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,116,115,115,46,114,115],"byte_start":168777,"byte_end":168793,"line_start":24,"line_end":24,"column_start":6,"column_end":22},"value":"","parent":null,"children":[{"krate":0,"index":2394}],"docs":"","sig":null,"attributes":[]},{"id":11,"kind":"Direct","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,97,100,100,114,101,115,115,46,114,115],"byte_start":169417,"byte_end":169432,"line_start":7,"line_end":7,"column_start":21,"column_end":36},"value":"","parent":null,"children":[{"krate":0,"index":2402}],"docs":"","sig":null,"attributes":[]},{"id":12,"kind":"Direct","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,97,100,100,114,101,115,115,46,114,115],"byte_start":169559,"byte_end":169574,"line_start":13,"line_end":13,"column_start":22,"column_end":37},"value":"","parent":null,"children":[{"krate":0,"index":2406}],"docs":"","sig":null,"attributes":[]},{"id":13,"kind":"Direct","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,97,100,100,114,101,115,115,46,114,115],"byte_start":169689,"byte_end":169704,"line_start":19,"line_end":19,"column_start":23,"column_end":38},"value":"","parent":null,"children":[{"krate":0,"index":2410}],"docs":"","sig":null,"attributes":[]},{"id":14,"kind":"Direct","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,97,100,100,114,101,115,115,46,114,115],"byte_start":169820,"byte_end":169835,"line_start":25,"line_end":25,"column_start":24,"column_end":39},"value":"","parent":null,"children":[{"krate":0,"index":2414}],"docs":"","sig":null,"attributes":[]},{"id":15,"kind":"Direct","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,97,100,100,114,101,115,115,46,114,115],"byte_start":169948,"byte_end":169963,"line_start":31,"line_end":31,"column_start":21,"column_end":36},"value":"","parent":null,"children":[{"krate":0,"index":2418}],"docs":"","sig":null,"attributes":[]},{"id":16,"kind":"Direct","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,97,100,100,114,101,115,115,46,114,115],"byte_start":170079,"byte_end":170094,"line_start":37,"line_end":37,"column_start":24,"column_end":39},"value":"","parent":null,"children":[{"krate":0,"index":2422}],"docs":"","sig":null,"attributes":[]},{"id":17,"kind":"Direct","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,97,100,100,114,101,115,115,46,114,115],"byte_start":170349,"byte_end":170363,"line_start":47,"line_end":47,"column_start":21,"column_end":35},"value":"","parent":null,"children":[{"krate":0,"index":2426}],"docs":"","sig":null,"attributes":[]},{"id":18,"kind":"Direct","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,97,100,100,114,101,115,115,46,114,115],"byte_start":170490,"byte_end":170504,"line_start":53,"line_end":53,"column_start":22,"column_end":36},"value":"","parent":null,"children":[{"krate":0,"index":2430}],"docs":"","sig":null,"attributes":[]},{"id":19,"kind":"Direct","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,97,100,100,114,101,115,115,46,114,115],"byte_start":170619,"byte_end":170633,"line_start":59,"line_end":59,"column_start":23,"column_end":37},"value":"","parent":null,"children":[{"krate":0,"index":2434}],"docs":"","sig":null,"attributes":[]},{"id":20,"kind":"Direct","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,97,100,100,114,101,115,115,46,114,115],"byte_start":170749,"byte_end":170763,"line_start":65,"line_end":65,"column_start":24,"column_end":38},"value":"","parent":null,"children":[{"krate":0,"index":2438}],"docs":"","sig":null,"attributes":[]},{"id":21,"kind":"Direct","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,97,100,100,114,101,115,115,46,114,115],"byte_start":170876,"byte_end":170890,"line_start":71,"line_end":71,"column_start":21,"column_end":35},"value":"","parent":null,"children":[{"krate":0,"index":2442}],"docs":"","sig":null,"attributes":[]},{"id":22,"kind":"Direct","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,97,100,100,114,101,115,115,46,114,115],"byte_start":171006,"byte_end":171020,"line_start":77,"line_end":77,"column_start":24,"column_end":38},"value":"","parent":null,"children":[{"krate":0,"index":2446}],"docs":"","sig":null,"attributes":[]},{"id":23,"kind":"Inherent","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,108,105,98,46,114,115],"byte_start":2099,"byte_end":2113,"line_start":60,"line_end":60,"column_start":6,"column_end":20},"value":"","parent":null,"children":[{"krate":0,"index":2450}],"docs":"","sig":null,"attributes":[]}],"refs":[{"kind":"Mod","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,108,105,98,46,114,115],"byte_start":470,"byte_end":482,"line_start":24,"line_end":24,"column_start":9,"column_end":21},"ref_id":{"krate":0,"index":22}},{"kind":"Mod","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,109,111,100,46,114,115],"byte_start":13458,"byte_end":13462,"line_start":3,"line_end":3,"column_start":9,"column_end":13},"ref_id":{"krate":0,"index":24}},{"kind":"Mod","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,109,111,100,46,114,115],"byte_start":13472,"byte_end":13482,"line_start":4,"line_end":4,"column_start":9,"column_end":19},"ref_id":{"krate":0,"index":50}},{"kind":"Mod","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,109,111,100,46,114,115],"byte_start":13492,"byte_end":13498,"line_start":5,"line_end":5,"column_start":9,"column_end":15},"ref_id":{"krate":0,"index":60}},{"kind":"Mod","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,109,111,100,46,114,115],"byte_start":13508,"byte_end":13511,"line_start":6,"line_end":6,"column_start":9,"column_end":12},"ref_id":{"krate":0,"index":72}},{"kind":"Mod","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,105,110,115,116,114,117,99,116,105,111,110,115,47,109,111,100,46,114,115],"byte_start":13521,"byte_end":13533,"line_start":7,"line_end":7,"column_start":9,"column_end":21},"ref_id":{"krate":0,"index":86}},{"kind":"Mod","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,108,105,98,46,114,115],"byte_start":492,"byte_end":501,"line_start":25,"line_end":25,"column_start":9,"column_end":18},"ref_id":{"krate":0,"index":116}},{"kind":"Mod","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,111,100,46,114,115],"byte_start":21615,"byte_end":21627,"line_start":3,"line_end":3,"column_start":9,"column_end":21},"ref_id":{"krate":0,"index":118}},{"kind":"Mod","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,111,100,46,114,115],"byte_start":21637,"byte_end":21642,"line_start":4,"line_end":4,"column_start":9,"column_end":14},"ref_id":{"krate":0,"index":142}},{"kind":"Mod","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,114,101,103,105,115,116,101,114,115,47,109,111,100,46,114,115],"byte_start":21652,"byte_end":21655,"line_start":5,"line_end":5,"column_start":9,"column_end":12},"ref_id":{"krate":0,"index":148}},{"kind":"Mod","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,108,105,98,46,114,115],"byte_start":511,"byte_end":521,"line_start":26,"line_end":26,"column_start":9,"column_end":19},"ref_id":{"krate":0,"index":2260}},{"kind":"Mod","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,109,111,100,46,114,115],"byte_start":135412,"byte_end":135415,"line_start":3,"line_end":3,"column_start":9,"column_end":12},"ref_id":{"krate":0,"index":2262}},{"kind":"Mod","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,109,111,100,46,114,115],"byte_start":135425,"byte_end":135428,"line_start":4,"line_end":4,"column_start":9,"column_end":12},"ref_id":{"krate":0,"index":2284}},{"kind":"Mod","span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,109,111,100,46,114,115],"byte_start":135438,"byte_end":135441,"line_start":5,"line_end":5,"column_start":9,"column_end":12},"ref_id":{"krate":0,"index":2388}}],"macro_refs":[],"relations":[{"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,103,100,116,46,114,115],"byte_start":135819,"byte_end":135834,"line_start":14,"line_end":14,"column_start":6,"column_end":21},"kind":{"variant":"Impl","fields":[0]},"from":{"krate":0,"index":2270},"to":{"krate":4294967295,"index":4294967295}},{"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,103,100,116,46,114,115],"byte_start":136396,"byte_end":136411,"line_start":35,"line_end":35,"column_start":21,"column_end":36},"kind":{"variant":"Impl","fields":[1]},"from":{"krate":0,"index":2270},"to":{"krate":1,"index":7868}},{"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":137579,"byte_end":137588,"line_start":28,"line_end":28,"column_start":6,"column_end":15},"kind":{"variant":"Impl","fields":[2]},"from":{"krate":0,"index":2310},"to":{"krate":4294967295,"index":4294967295}},{"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":155543,"byte_end":155546,"line_start":398,"line_end":398,"column_start":6,"column_end":9},"kind":{"variant":"Impl","fields":[3]},"from":{"krate":0,"index":2322},"to":{"krate":4294967295,"index":4294967295}},{"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":157866,"byte_end":157869,"line_start":455,"line_end":455,"column_start":23,"column_end":26},"kind":{"variant":"Impl","fields":[4]},"from":{"krate":0,"index":2322},"to":{"krate":1,"index":2106}},{"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":158892,"byte_end":158895,"line_start":482,"line_end":482,"column_start":26,"column_end":29},"kind":{"variant":"Impl","fields":[5]},"from":{"krate":0,"index":2322},"to":{"krate":1,"index":2112}},{"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":160852,"byte_end":160860,"line_start":531,"line_end":531,"column_start":9,"column_end":17},"kind":{"variant":"Impl","fields":[6]},"from":{"krate":0,"index":3350},"to":{"krate":4294967295,"index":4294967295}},{"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":162806,"byte_end":162818,"line_start":591,"line_end":591,"column_start":6,"column_end":18},"kind":{"variant":"Impl","fields":[7]},"from":{"krate":0,"index":3374},"to":{"krate":4294967295,"index":4294967295}},{"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":165994,"byte_end":166013,"line_start":663,"line_end":663,"column_start":21,"column_end":40},"kind":{"variant":"Impl","fields":[8]},"from":{"krate":0,"index":2376},"to":{"krate":1,"index":7868}},{"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,105,100,116,46,114,115],"byte_start":166128,"byte_end":166131,"line_start":666,"line_end":666,"column_start":29,"column_end":32},"kind":{"variant":"Impl","fields":[9]},"from":{"krate":0,"index":2382},"to":{"krate":1,"index":7868}},{"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,115,116,114,117,99,116,117,114,101,115,47,116,115,115,46,114,115],"byte_start":168777,"byte_end":168793,"line_start":24,"line_end":24,"column_start":6,"column_end":22},"kind":{"variant":"Impl","fields":[10]},"from":{"krate":0,"index":3570},"to":{"krate":4294967295,"index":4294967295}},{"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,97,100,100,114,101,115,115,46,114,115],"byte_start":169417,"byte_end":169432,"line_start":7,"line_end":7,"column_start":21,"column_end":36},"kind":{"variant":"Impl","fields":[11]},"from":{"krate":0,"index":3576},"to":{"krate":1,"index":7868}},{"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,97,100,100,114,101,115,115,46,114,115],"byte_start":169559,"byte_end":169574,"line_start":13,"line_end":13,"column_start":22,"column_end":37},"kind":{"variant":"Impl","fields":[12]},"from":{"krate":0,"index":3576},"to":{"krate":1,"index":7880}},{"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,97,100,100,114,101,115,115,46,114,115],"byte_start":169689,"byte_end":169704,"line_start":19,"line_end":19,"column_start":23,"column_end":38},"kind":{"variant":"Impl","fields":[13]},"from":{"krate":0,"index":3576},"to":{"krate":1,"index":7872}},{"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,97,100,100,114,101,115,115,46,114,115],"byte_start":169820,"byte_end":169835,"line_start":25,"line_end":25,"column_start":24,"column_end":39},"kind":{"variant":"Impl","fields":[14]},"from":{"krate":0,"index":3576},"to":{"krate":1,"index":7884}},{"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,97,100,100,114,101,115,115,46,114,115],"byte_start":169948,"byte_end":169963,"line_start":31,"line_end":31,"column_start":21,"column_end":36},"kind":{"variant":"Impl","fields":[15]},"from":{"krate":0,"index":3576},"to":{"krate":1,"index":7876}},{"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,97,100,100,114,101,115,115,46,114,115],"byte_start":170079,"byte_end":170094,"line_start":37,"line_end":37,"column_start":24,"column_end":39},"kind":{"variant":"Impl","fields":[16]},"from":{"krate":0,"index":3576},"to":{"krate":1,"index":7888}},{"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,97,100,100,114,101,115,115,46,114,115],"byte_start":170349,"byte_end":170363,"line_start":47,"line_end":47,"column_start":21,"column_end":35},"kind":{"variant":"Impl","fields":[17]},"from":{"krate":0,"index":3610},"to":{"krate":1,"index":7868}},{"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,97,100,100,114,101,115,115,46,114,115],"byte_start":170490,"byte_end":170504,"line_start":53,"line_end":53,"column_start":22,"column_end":36},"kind":{"variant":"Impl","fields":[18]},"from":{"krate":0,"index":3610},"to":{"krate":1,"index":7880}},{"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,97,100,100,114,101,115,115,46,114,115],"byte_start":170619,"byte_end":170633,"line_start":59,"line_end":59,"column_start":23,"column_end":37},"kind":{"variant":"Impl","fields":[19]},"from":{"krate":0,"index":3610},"to":{"krate":1,"index":7872}},{"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,97,100,100,114,101,115,115,46,114,115],"byte_start":170749,"byte_end":170763,"line_start":65,"line_end":65,"column_start":24,"column_end":38},"kind":{"variant":"Impl","fields":[20]},"from":{"krate":0,"index":3610},"to":{"krate":1,"index":7884}},{"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,97,100,100,114,101,115,115,46,114,115],"byte_start":170876,"byte_end":170890,"line_start":71,"line_end":71,"column_start":21,"column_end":35},"kind":{"variant":"Impl","fields":[21]},"from":{"krate":0,"index":3610},"to":{"krate":1,"index":7876}},{"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,97,100,100,114,101,115,115,46,114,115],"byte_start":171006,"byte_end":171020,"line_start":77,"line_end":77,"column_start":24,"column_end":38},"kind":{"variant":"Impl","fields":[22]},"from":{"krate":0,"index":3610},"to":{"krate":1,"index":7888}},{"span":{"file_name":[47,104,111,109,101,47,97,114,103,111,115,47,101,116,104,101,114,110,101,116,47,84,104,101,115,101,117,115,47,108,105,98,115,47,120,56,54,95,54,52,47,115,114,99,47,108,105,98,46,114,115],"byte_start":2099,"byte_end":2113,"line_start":60,"line_end":60,"column_start":6,"column_end":20},"kind":{"variant":"Impl","fields":[23]},"from":{"krate":0,"index":3644},"to":{"krate":4294967295,"index":4294967295}}]}