// Seed: 965035222
module module_0 #(
    parameter id_11 = 32'd28,
    parameter id_12 = 32'd27
) (
    input wand id_0,
    input supply1 id_1,
    output uwire id_2,
    input wand id_3,
    input supply0 id_4,
    output wor id_5,
    input tri0 id_6,
    input wire id_7,
    input supply0 id_8,
    input tri1 id_9
);
  defparam id_11.id_12 = 1'b0;
  uwire id_13;
  wire  id_14;
  assign id_13 = 1;
  wire id_15;
  assign id_12 = id_12;
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    input uwire id_2,
    input supply1 id_3,
    input tri id_4,
    input uwire id_5,
    input tri0 id_6,
    input wire id_7,
    output supply1 id_8,
    input wire id_9,
    input wand id_10,
    input tri id_11,
    input uwire id_12,
    input uwire id_13,
    input tri1 id_14,
    input wor id_15,
    input tri0 id_16,
    input uwire id_17,
    output tri1 id_18,
    output uwire id_19,
    input tri1 id_20,
    input supply0 id_21,
    output wire id_22,
    output wor id_23,
    input tri0 id_24,
    input wand id_25,
    input supply0 id_26,
    output uwire id_27,
    input wire id_28,
    input wire id_29,
    output supply0 id_30,
    input supply1 id_31
);
  always cover (id_11);
  module_0(
      id_4, id_31, id_27, id_6, id_9, id_19, id_20, id_13, id_7, id_3
  );
endmodule
