// Seed: 474691961
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output logic [7:0] id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_6[1] = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_2,
      id_2,
      id_2,
      id_1,
      id_4,
      id_5
  );
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output logic [7:0] id_1;
endmodule
