phy	,	V_1
parent	,	V_21
ENOMEM	,	V_23
GRF_EDP_REF_CLK_SEL_INTER	,	V_24
"Can't enable PHY power %d\n"	,	L_1
dp	,	V_4
phy_get_drvdata	,	F_2
rockchip_dp_phy	,	V_3
phy_provider	,	V_19
pdev	,	V_14
"cannot get clock 24m\n"	,	L_3
dev	,	V_10
GRF_EDP_REF_CLK_SEL_INTER_HIWORD_MASK	,	V_25
enable	,	V_2
"failed to create phy\n"	,	L_7
GRF_EDP_PHY_SIDDQ_HIWORD_MASK	,	V_8
ret	,	V_5
PTR_ERR_OR_ZERO	,	F_19
rockchip_dp_phy_power_on	,	F_7
"cannot set clock phy_24m %d\n"	,	L_4
phy_24m	,	V_11
PTR_ERR	,	F_13
devm_of_phy_provider_register	,	F_18
"rk3288-dp needs the General Register Files syscon\n"	,	L_5
GRF_EDP_PHY_SIDDQ_ON	,	V_9
of_phy_simple_xlate	,	V_27
rockchip_dp_phy_power_off	,	F_8
of_node	,	V_18
syscon_node_to_regmap	,	F_15
GFP_KERNEL	,	V_22
device	,	V_15
clk_set_rate	,	F_14
GRF_SOC_CON12	,	V_7
devm_kzalloc	,	F_10
ENODEV	,	V_20
np	,	V_17
rockchip_dp_phy_ops	,	V_26
device_node	,	V_16
dev_err	,	F_4
"24m"	,	L_2
phy_set_drvdata	,	F_17
regmap_write	,	F_3
rockchip_set_phy_state	,	F_1
grf	,	V_6
clk_prepare_enable	,	F_5
rockchip_dp_phy_probe	,	F_9
devm_clk_get	,	F_11
"Could not config GRF edp ref clk: %d\n"	,	L_6
clk_disable_unprepare	,	F_6
devm_phy_create	,	F_16
GRF_EDP_PHY_SIDDQ_OFF	,	V_12
platform_device	,	V_13
IS_ERR	,	F_12
