{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742121473418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742121473419 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 16 16:07:53 2025 " "Processing started: Sun Mar 16 16:07:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742121473419 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742121473419 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_CV_Project_02 -c FPGA_CV_Project_02 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_CV_Project_02 -c FPGA_CV_Project_02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742121473419 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742121473676 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742121473676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_accelerator-master/src/test/tx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_accelerator-master/src/test/tx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_tx " "Found entity 1: test_tx" {  } { { "fpga_accelerator-master/src/test/tx_tb.v" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/fpga_accelerator-master/src/test/tx_tb.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742121478830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742121478830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_accelerator-master/src/test/top_level_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_accelerator-master/src/test/top_level_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_top_level " "Found entity 1: test_top_level" {  } { { "fpga_accelerator-master/src/test/top_level_tb.v" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/fpga_accelerator-master/src/test/top_level_tb.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742121478834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742121478834 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "rx_tb.v(60) " "Verilog HDL Module Instantiation warning at rx_tb.v(60): ignored dangling comma in List of Port Connections" {  } { { "fpga_accelerator-master/src/test/rx_tb.v" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/fpga_accelerator-master/src/test/rx_tb.v" 60 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1742121478837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_accelerator-master/src/test/rx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_accelerator-master/src/test/rx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_rx " "Found entity 1: test_rx" {  } { { "fpga_accelerator-master/src/test/rx_tb.v" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/fpga_accelerator-master/src/test/rx_tb.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742121478837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742121478837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_accelerator-master/src/modules/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_accelerator-master/src/modules/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "fpga_accelerator-master/src/modules/uart_tx.v" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/fpga_accelerator-master/src/modules/uart_tx.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742121478839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742121478839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_accelerator-master/src/modules/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_accelerator-master/src/modules/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "fpga_accelerator-master/src/modules/uart_rx.v" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/fpga_accelerator-master/src/modules/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742121478841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742121478841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_accelerator-master/src/modules/top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_accelerator-master/src/modules/top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "fpga_accelerator-master/src/modules/top_level.v" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/fpga_accelerator-master/src/modules/top_level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742121478842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742121478842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_accelerator-master/src/modules/register.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_accelerator-master/src/modules/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "fpga_accelerator-master/src/modules/register.v" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/fpga_accelerator-master/src/modules/register.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742121478845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742121478845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_accelerator-master/src/modules/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_accelerator-master/src/modules/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "fpga_accelerator-master/src/modules/regfile.v" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/fpga_accelerator-master/src/modules/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742121478847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742121478847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_accelerator-master/src/modules/old_top_level.v 0 0 " "Found 0 design units, including 0 entities, in source file fpga_accelerator-master/src/modules/old_top_level.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742121478851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_accelerator-master/src/modules/accelerator.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_accelerator-master/src/modules/accelerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 accelerator " "Found entity 1: accelerator" {  } { { "fpga_accelerator-master/src/modules/accelerator.v" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/fpga_accelerator-master/src/modules/accelerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742121478852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742121478852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution_top_module.sv 2 2 " "Found 2 design units, including 2 entities, in source file convolution_top_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_top_module " "Found entity 1: convolution_top_module" {  } { { "convolution_top_module.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/convolution_top_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742121478853 ""} { "Info" "ISGN_ENTITY_NAME" "2 binary_convolution " "Found entity 2: binary_convolution" {  } { { "convolution_top_module.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/convolution_top_module.sv" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742121478853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742121478853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_f_map.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_f_map.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_f_map " "Found entity 1: uart_tx_f_map" {  } { { "uart_tx_f_map.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/uart_tx_f_map.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742121478854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742121478854 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset convolution_top_module.sv(97) " "Verilog HDL Implicit Net warning at convolution_top_module.sv(97): created implicit net for \"reset\"" {  } { { "convolution_top_module.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/convolution_top_module.sv" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742121478854 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RxD convolution_top_module.sv(97) " "Verilog HDL Implicit Net warning at convolution_top_module.sv(97): created implicit net for \"RxD\"" {  } { { "convolution_top_module.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/convolution_top_module.sv" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742121478854 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_byte convolution_top_module.sv(97) " "Verilog HDL Implicit Net warning at convolution_top_module.sv(97): created implicit net for \"data_byte\"" {  } { { "convolution_top_module.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/convolution_top_module.sv" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742121478854 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742121478878 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A top_level.v(33) " "Verilog HDL or VHDL warning at top_level.v(33): object \"A\" assigned a value but never read" {  } { { "fpga_accelerator-master/src/modules/top_level.v" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/fpga_accelerator-master/src/modules/top_level.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742121478883 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B top_level.v(34) " "Verilog HDL or VHDL warning at top_level.v(34): object \"B\" assigned a value but never read" {  } { { "fpga_accelerator-master/src/modules/top_level.v" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/fpga_accelerator-master/src/modules/top_level.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742121478883 "|top_level"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_level.v(94) " "Verilog HDL assignment warning at top_level.v(94): truncated value with size 32 to match size of target (1)" {  } { { "fpga_accelerator-master/src/modules/top_level.v" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/fpga_accelerator-master/src/modules/top_level.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742121478883 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:recv " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:recv\"" {  } { { "fpga_accelerator-master/src/modules/top_level.v" "recv" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/fpga_accelerator-master/src/modules/top_level.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742121478883 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 uart_rx.v(67) " "Verilog HDL assignment warning at uart_rx.v(67): truncated value with size 32 to match size of target (18)" {  } { { "fpga_accelerator-master/src/modules/uart_rx.v" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/fpga_accelerator-master/src/modules/uart_rx.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742121478886 "|top_level|uart_rx:recv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 uart_rx.v(73) " "Verilog HDL assignment warning at uart_rx.v(73): truncated value with size 32 to match size of target (18)" {  } { { "fpga_accelerator-master/src/modules/uart_rx.v" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/fpga_accelerator-master/src/modules/uart_rx.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742121478886 "|top_level|uart_rx:recv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(78) " "Verilog HDL assignment warning at uart_rx.v(78): truncated value with size 32 to match size of target (3)" {  } { { "fpga_accelerator-master/src/modules/uart_rx.v" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/fpga_accelerator-master/src/modules/uart_rx.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742121478886 "|top_level|uart_rx:recv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 uart_rx.v(88) " "Verilog HDL assignment warning at uart_rx.v(88): truncated value with size 32 to match size of target (18)" {  } { { "fpga_accelerator-master/src/modules/uart_rx.v" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/fpga_accelerator-master/src/modules/uart_rx.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742121478886 "|top_level|uart_rx:recv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerator accelerator:compute " "Elaborating entity \"accelerator\" for hierarchy \"accelerator:compute\"" {  } { { "fpga_accelerator-master/src/modules/top_level.v" "compute" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/fpga_accelerator-master/src/modules/top_level.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742121478886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:transmitter " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:transmitter\"" {  } { { "fpga_accelerator-master/src/modules/top_level.v" "transmitter" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/fpga_accelerator-master/src/modules/top_level.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742121478889 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 uart_tx.v(85) " "Verilog HDL assignment warning at uart_tx.v(85): truncated value with size 32 to match size of target (18)" {  } { { "fpga_accelerator-master/src/modules/uart_tx.v" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/fpga_accelerator-master/src/modules/uart_tx.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742121478891 "|top_level|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 uart_tx.v(103) " "Verilog HDL assignment warning at uart_tx.v(103): truncated value with size 32 to match size of target (18)" {  } { { "fpga_accelerator-master/src/modules/uart_tx.v" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/fpga_accelerator-master/src/modules/uart_tx.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742121478891 "|top_level|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(113) " "Verilog HDL assignment warning at uart_tx.v(113): truncated value with size 32 to match size of target (3)" {  } { { "fpga_accelerator-master/src/modules/uart_tx.v" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/fpga_accelerator-master/src/modules/uart_tx.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742121478891 "|top_level|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 uart_tx.v(133) " "Verilog HDL assignment warning at uart_tx.v(133): truncated value with size 32 to match size of target (18)" {  } { { "fpga_accelerator-master/src/modules/uart_tx.v" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/fpga_accelerator-master/src/modules/uart_tx.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742121478891 "|top_level|uart_tx:transmitter"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[8\] GND " "Pin \"led\[8\]\" is stuck at GND" {  } { { "fpga_accelerator-master/src/modules/top_level.v" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/fpga_accelerator-master/src/modules/top_level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742121479239 "|top_level|led[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[9\] GND " "Pin \"led\[9\]\" is stuck at GND" {  } { { "fpga_accelerator-master/src/modules/top_level.v" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/fpga_accelerator-master/src/modules/top_level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742121479239 "|top_level|led[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[10\] GND " "Pin \"led\[10\]\" is stuck at GND" {  } { { "fpga_accelerator-master/src/modules/top_level.v" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/fpga_accelerator-master/src/modules/top_level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742121479239 "|top_level|led[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[11\] GND " "Pin \"led\[11\]\" is stuck at GND" {  } { { "fpga_accelerator-master/src/modules/top_level.v" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/fpga_accelerator-master/src/modules/top_level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742121479239 "|top_level|led[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[12\] GND " "Pin \"led\[12\]\" is stuck at GND" {  } { { "fpga_accelerator-master/src/modules/top_level.v" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/fpga_accelerator-master/src/modules/top_level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742121479239 "|top_level|led[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[13\] GND " "Pin \"led\[13\]\" is stuck at GND" {  } { { "fpga_accelerator-master/src/modules/top_level.v" "" { Text "E:/Data_Files/Educational/Computer Vision/FPGA CV project 02/fpga_accelerator-master/src/modules/top_level.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742121479239 "|top_level|led[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1742121479239 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742121479278 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1742121479492 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742121479557 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742121479557 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "256 " "Implemented 256 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742121479581 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742121479581 ""} { "Info" "ICUT_CUT_TM_LCELLS" "236 " "Implemented 236 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742121479581 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742121479581 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742121479589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 16 16:07:59 2025 " "Processing ended: Sun Mar 16 16:07:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742121479589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742121479589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742121479589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742121479589 ""}
