###############################################################
#  Generated by:      Cadence Encounter 09.12-s159_1
#  OS:                Linux x86_64(Host ID ug251.eecg)
#  Generated on:      Wed Mar 25 11:01:27 2015
#  Command:           defOut -floorplan -netlist -routing control.def
###############################################################
VERSION 5.7 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN control ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 2.800 ;
    DESIGN FE_CORE_BOX_UR_X REAL 154.741 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 2.800 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 53.200 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 157241 55700 ) ;

ROW CORE_ROW_0 CORE 2800 2800 N DO 108 BY 1 STEP 1400 0
 ;
ROW CORE_ROW_1 CORE 2800 15400 FS DO 108 BY 1 STEP 1400 0
 ;
ROW CORE_ROW_2 CORE 2800 28000 N DO 108 BY 1 STEP 1400 0
 ;
ROW CORE_ROW_3 CORE 2800 40600 FS DO 108 BY 1 STEP 1400 0
 ;

TRACKS X 700 DO 112 STEP 1400 LAYER met3 ;
TRACKS Y 700 DO 40 STEP 1400 LAYER met3 ;
TRACKS Y 700 DO 40 STEP 1400 LAYER met2 ;
TRACKS X 700 DO 112 STEP 1400 LAYER met2 ;
TRACKS X 700 DO 112 STEP 1400 LAYER met1 ;
TRACKS Y 700 DO 40 STEP 1400 LAYER met1 ;

GCELLGRID Y 55701 DO 1 STEP 30626 ;
GCELLGRID Y -1 DO 2 STEP 25076 ;
GCELLGRID X 157242 DO 1 STEP 32167 ;
GCELLGRID X 50075 DO 4 STEP 25000 ;
GCELLGRID X -1 DO 2 STEP 25076 ;

COMPONENTS 77 ;
- I1/U20 invp1 + PLACED ( 32200 2800 ) FN
 ;
- I1/U21 invp1 + PLACED ( 50400 15400 ) FS
 ;
- I1/U22 an3p1 + PLACED ( 22400 2800 ) N
 ;
- I1/U23 an3p1 + PLACED ( 35000 2800 ) N
 ;
- I1/U24 an3p1 + PLACED ( 51800 2800 ) N
 ;
- I1/U25 an3p1 + PLACED ( 58800 2800 ) N
 ;
- I2/U20 invp1 + PLACED ( 70000 15400 ) S
 ;
- I2/U21 invp1 + PLACED ( 79800 15400 ) FS
 ;
- I2/U22 an3p1 + PLACED ( 63000 15400 ) S
 ;
- I2/U23 an3p1 + PLACED ( 42000 2800 ) FN
 ;
- I2/U24 an3p1 + PLACED ( 82600 15400 ) S
 ;
- I2/U25 an3p1 + PLACED ( 72800 15400 ) S
 ;
- I3/U20 invp1 + PLACED ( 35000 28000 ) FN
 ;
- I3/U21 invp1 + PLACED ( 19600 28000 ) N
 ;
- I3/U22 an3p1 + PLACED ( 28000 28000 ) FN
 ;
- I3/U23 an3p1 + PLACED ( 36400 15400 ) S
 ;
- I3/U24 an3p1 + PLACED ( 43400 15400 ) FS
 ;
- I3/U25 an3p1 + PLACED ( 53200 15400 ) FS
 ;
- waddr_reg\[0\] latsp2 + PLACED ( 2800 40600 ) FS
 ;
- waddr_reg\[1\] latsp2 + PLACED ( 36400 40600 ) FS
 ;
- aaddr_reg\[0\] latsp2 + PLACED ( 2800 28000 ) N
 ;
- aaddr_reg\[1\] latsp2 + PLACED ( 19600 15400 ) FS
 ;
- opsel_reg\[0\] latsp2 + PLACED ( 65800 2800 ) N
 ;
- opsel_reg\[1\] latsp2 + PLACED ( 89600 2800 ) FN
 ;
- baddr_reg\[0\] latsp2 + PLACED ( 19600 40600 ) FS
 ;
- baddr_reg\[1\] latsp2 + PLACED ( 40600 28000 ) N
 ;
- U105 an2p3 + PLACED ( 82600 2800 ) N
 ;
- U106 invp3 + PLACED ( 89600 15400 ) S
 ;
- U137 na3p1 + PLACED ( 135800 28000 ) FN
 ;
- U138 na2p1 + PLACED ( 142800 40600 ) FS
 ;
- U139 invp1 + PLACED ( 140000 15400 ) FS
 ;
- U140 na2p1 + PLACED ( 141400 28000 ) FN
 ;
- U141 invp1 + PLACED ( 147000 28000 ) FN
 ;
- U142 na2p1 + PLACED ( 100800 28000 ) N
 ;
- U143 or2p1 + PLACED ( 95200 28000 ) N
 ;
- U144 na2p1 + PLACED ( 112000 28000 ) FN
 ;
- U145 na2p1 + PLACED ( 128800 28000 ) N
 ;
- U146 na2p1 + PLACED ( 131600 40600 ) FS
 ;
- U147 na2p1 + PLACED ( 141400 2800 ) FN
 ;
- U148 na2p1 + PLACED ( 135800 15400 ) FS
 ;
- U149 invp1 + PLACED ( 133000 28000 ) FN
 ;
- U150 no3p1 + PLACED ( 106400 15400 ) FS
 ;
- U151 invp1 + PLACED ( 19600 2800 ) FN
 ;
- U152 invp1 + PLACED ( 29400 2800 ) N
 ;
- U153 invp1 + PLACED ( 49000 2800 ) FN
 ;
- U154 invp1 + PLACED ( 60200 15400 ) FS
 ;
- U155 na2p1 + PLACED ( 128800 2800 ) FN
 ;
- U156 na2p1 + PLACED ( 149800 15400 ) S
 ;
- U157 invp1 + PLACED ( 128800 40600 ) S
 ;
- U158 invp1 + PLACED ( 110600 2800 ) FN
 ;
- U159 no2p1 + PLACED ( 124600 2800 ) FN
 ;
- U160 na3p1 + PLACED ( 133000 2800 ) FN
 ;
- U161 invp1 + PLACED ( 138600 2800 ) FN
 ;
- U162 an2p3 + PLACED ( 105000 28000 ) N
 ;
- U163 an2p3 + PLACED ( 142800 15400 ) FS
 ;
- opcode_reg\[0\] latrp1 + PLACED ( 78400 28000 ) N
 ;
- opcode_reg\[1\] latrp1 + PLACED ( 89600 40600 ) FS
 ;
- opcode_reg\[2\] latrp1 + PLACED ( 61600 28000 ) N
 ;
- shctl_reg\[0\] latrp1 + PLACED ( 2800 15400 ) S
 ;
- shctl_reg\[1\] latrp1 + PLACED ( 2800 2800 ) FN
 ;
- U169 na2p1 + PLACED ( 114800 15400 ) FS
 ;
- U170 na2p1 + PLACED ( 131600 15400 ) FS
 ;
- U171 na3p1 + PLACED ( 145600 2800 ) FN
 ;
- U172 na2p1 + PLACED ( 113400 2800 ) FN
 ;
- U173 na2p1 + PLACED ( 116200 28000 ) N
 ;
- U174 na2p1 + PLACED ( 120400 28000 ) N
 ;
- U175 no2p1 + PLACED ( 124600 40600 ) FS
 ;
- U176 na2p1 + PLACED ( 124600 28000 ) FN
 ;
- U177 na2p1 + PLACED ( 106400 2800 ) FN
 ;
- U178 na2p1 + PLACED ( 119000 15400 ) FS
 ;
- U179 na2p1 + PLACED ( 123200 15400 ) FS
 ;
- U180 no2p1 + PLACED ( 127400 15400 ) FS
 ;
- U181 na2p1 + PLACED ( 98000 15400 ) S
 ;
- U182 na2p1 + PLACED ( 120400 2800 ) FN
 ;
- U183 na2p1 + PLACED ( 102200 15400 ) FS
 ;
- U184 na2p1 + PLACED ( 148400 40600 ) FS
 ;
- U185 na2p1 + PLACED ( 149800 28000 ) N
 ;
END COMPONENTS

PINS 55 ;
- phi1 + NET phi1 + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 22600 ) E ;
- phi2 + NET phi2 + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 25400 ) E ;
- ctrl[6] + NET ctrl[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 19800 ) E ;
- ctrl[5] + NET ctrl[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 17000 ) E ;
- ctrl[4] + NET ctrl[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 14200 ) E ;
- ctrl[3] + NET ctrl[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 11400 ) E ;
- ctrl[2] + NET ctrl[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 8600 ) E ;
- ctrl[1] + NET ctrl[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 5800 ) E ;
- ctrl[0] + NET ctrl[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER met3 ( -300 0 ) ( 300 600 )
  + FIXED ( 0 3000 ) E ;
- L[3] + NET L[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 106600 0 ) N ;
- L[2] + NET L[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 109400 0 ) N ;
- L[1] + NET L[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 112200 0 ) N ;
- L[0] + NET VDD + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 115000 0 ) N ;
- M[3] + NET M[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 95400 0 ) N ;
- M[2] + NET M[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 98200 0 ) N ;
- M[1] + NET M[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 101000 0 ) N ;
- M[0] + NET M[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 103800 0 ) N ;
- N[3] + NET N[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 120600 0 ) N ;
- N[2] + NET N[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 123400 0 ) N ;
- N[1] + NET N[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 126200 0 ) N ;
- N[0] + NET N[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 129000 0 ) N ;
- ARdEn[3] + NET ARdEn[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 70200 0 ) N ;
- ARdEn[2] + NET ARdEn[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 56200 0 ) N ;
- ARdEn[1] + NET ARdEn[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 42200 0 ) N ;
- ARdEn[0] + NET ARdEn[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 28200 0 ) N ;
- BRdEn[3] + NET BRdEn[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 67400 0 ) N ;
- BRdEn[2] + NET BRdEn[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 53400 0 ) N ;
- BRdEn[1] + NET BRdEn[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 39400 0 ) N ;
- BRdEn[0] + NET BRdEn[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 25400 0 ) N ;
- WriteEn[3] + NET notFBEn[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 64600 0 ) N ;
- WriteEn[2] + NET notFBEn[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 50600 0 ) N ;
- WriteEn[1] + NET notFBEn[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 36600 0 ) N ;
- WriteEn[0] + NET notFBEn[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 22600 0 ) N ;
- FBEn[3] + NET FBEn[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 61800 0 ) N ;
- FBEn[2] + NET FBEn[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 47800 0 ) N ;
- FBEn[1] + NET FBEn[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 33800 0 ) N ;
- FBEn[0] + NET FBEn[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 19800 0 ) N ;
- notFBEn[3] + NET notFBEn[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 59000 0 ) N ;
- notFBEn[2] + NET notFBEn[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 45000 0 ) N ;
- notFBEn[1] + NET notFBEn[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 31000 0 ) N ;
- notFBEn[0] + NET notFBEn[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 17000 0 ) N ;
- ASelect + NET ASelect + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 92600 0 ) N ;
- BSelect + NET BSelect + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 81400 0 ) N ;
- DSelect + NET DSelect + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 78600 0 ) N ;
- zeroSelect + NET zeroSelect + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 89800 0 ) N ;
- shl + NET shl + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 3000 0 ) N ;
- notshl + NET notshl + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 8600 0 ) N ;
- shr + NET shr + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 5800 0 ) N ;
- notshr + NET notshr + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 11400 0 ) N ;
- phi1_1 + NET phi1 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 14200 0 ) N ;
- phi1_2 + NET phi1 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 87000 0 ) N ;
- phi1_3 + NET phi1 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 75800 0 ) N ;
- notphi1_1 + NET notphi1_2 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 73000 0 ) N ;
- notphi1_2 + NET notphi1_2 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 84200 0 ) N ;
- phi2_1 + NET phi2 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met2 ( -300 0 ) ( 300 600 )
  + FIXED ( 117800 0 ) N ;
END PINS

SPECIALNETS 2 ;
- VSS  ( * VSS )
  + ROUTED met1 1150 + SHAPE FOLLOWPIN ( 2800 3375 ) ( 154000 * )
    NEW met1 2300 + SHAPE FOLLOWPIN ( 2800 28000 ) ( 154000 * )
    NEW met1 1150 + SHAPE FOLLOWPIN ( 2800 52625 ) ( 154000 * )
  + USE GROUND
 ;
- VDD  ( * VDD )
  + ROUTED met1 2300 + SHAPE FOLLOWPIN ( 2800 15400 ) ( 154000 * )
    NEW met1 2300 + SHAPE FOLLOWPIN ( 2800 40600 ) ( 154000 * )
  + USE POWER
 ;
END SPECIALNETS

NETS 94 ;
- ctrl[6]
  ( PIN ctrl[6] ) ( opcode_reg\[2\] D )
  + ROUTED met3 ( 300 19800 0 ) ( 16100 * ) M2_M3
    NEW met2 ( 16100 19800 ) ( * 27300 ) M2_M3
    NEW met3 ( 16100 27300 ) ( 67900 * ) M2_M3
    NEW met2 ( 67900 27300 ) ( * 33600 ) M2_M1
 ;
- ctrl[5]
  ( PIN ctrl[5] ) ( opcode_reg\[1\] D ) ( opsel_reg\[1\] D )
  + ROUTED met2 ( 98700 20300 ) ( * 35700 ) M2_M3
    NEW met3 ( 95900 35700 ) ( 98700 * )
    NEW met2 ( 95900 35700 ) ( * 47600 ) M2_M1
    NEW met3 ( 300 17000 0 ) ( 11900 * )
    NEW met3 ( 11900 16100 ) ( * 17000 )
    NEW met3 ( 11900 16100 ) ( 20300 * ) M2_M3
    NEW met2 ( 20300 16100 ) ( * 21700 ) M2_M3
    NEW met3 ( 20300 21700 ) ( 87500 * )
    NEW met3 ( 87500 20300 ) ( * 21700 )
    NEW met3 ( 87500 20300 ) ( 98700 * ) M2_M3
    NEW met2 ( 98700 14700 ) ( * 20300 )
    NEW met3 ( 98700 14700 ) ( 101500 * ) M2_M3
    NEW met2 ( 101500 8400 ) ( * 14700 )
    NEW met3 ( 95900 35700 ) M2_M3
    NEW met3 ( 98700 14700 ) M2_M3
    NEW met2 ( 101500 8400 ) M2_M1
 ;
- ctrl[4]
  ( PIN ctrl[4] ) ( opcode_reg\[0\] D ) ( opsel_reg\[0\] D )
  + ROUTED met2 ( 84700 16100 ) ( * 33600 ) M2_M1
    NEW met3 ( 300 14200 0 ) ( 23100 * ) M2_M3
    NEW met2 ( 23100 14200 ) ( * 18900 ) M2_M3
    NEW met3 ( 23100 18900 ) ( 39900 * ) M2_M3
    NEW met2 ( 39900 16100 ) ( * 18900 )
    NEW met3 ( 39900 16100 ) ( 66500 * ) M2_M3
    NEW met3 ( 66500 16100 ) ( 84700 * ) M2_M3
    NEW met2 ( 66500 10500 ) ( * 16100 )
    NEW met3 ( 66500 10500 ) ( 70700 * ) M2_M3
    NEW met2 ( 70700 8400 ) ( * 10500 )
    NEW met3 ( 39900 16100 ) M2_M3
    NEW met3 ( 66500 10500 ) M2_M3
    NEW met2 ( 70700 8400 ) M2_M1
 ;
- ctrl[3]
  ( PIN ctrl[3] ) ( baddr_reg\[1\] D ) ( waddr_reg\[1\] D )
  + ROUTED met3 ( 300 11400 0 ) ( 4900 * )
    NEW met3 ( 4900 10500 ) ( * 11400 )
    NEW met3 ( 4900 10500 ) ( 27300 * ) M2_M3
    NEW met2 ( 27300 10500 ) ( * 24500 ) M2_M3
    NEW met3 ( 27300 24500 ) ( 42700 * ) M2_M3
    NEW met2 ( 42700 24500 ) ( * 31500 ) M2_M3
    NEW met3 ( 42700 31500 ) ( 45500 * ) M2_M3
    NEW met2 ( 45500 31500 ) ( * 33600 ) M2_M1
    NEW met2 ( 45500 33600 ) ( * 39900 ) M2_M3
    NEW met3 ( 41300 39900 ) ( 45500 * )
    NEW met2 ( 41300 39900 ) ( * 47600 ) M2_M1
    NEW met3 ( 41300 39900 ) M2_M3
 ;
- ctrl[2]
  ( PIN ctrl[2] ) ( baddr_reg\[0\] D ) ( waddr_reg\[0\] D )
  + ROUTED met3 ( 300 8600 0 ) ( 18900 * ) M2_M3
    NEW met2 ( 18900 8600 ) ( * 24500 ) M2_M3
    NEW met3 ( 18900 24500 ) ( 24500 * ) M2_M3
    NEW met2 ( 24500 24500 ) ( * 45500 ) M2_M3
    NEW met2 ( 24500 45500 ) ( * 47600 ) M2_M1
    NEW met3 ( 7700 45500 ) ( 24500 * )
    NEW met2 ( 7700 45500 ) ( * 47600 ) M2_M1
    NEW met3 ( 7700 45500 ) M2_M3
 ;
- ctrl[1]
  ( PIN ctrl[1] ) ( shctl_reg\[1\] D ) ( aaddr_reg\[1\] D )
  + ROUTED met3 ( 13300 17500 ) ( 24500 * ) M2_M3
    NEW met2 ( 24500 17500 ) ( * 22400 ) M2_M1
    NEW met3 ( 300 5800 0 ) ( 11900 * )
    NEW met3 ( 11900 5800 ) ( * 6300 )
    NEW met3 ( 11900 6300 ) ( 13300 * ) M2_M3
    NEW met2 ( 13300 6300 ) ( * 8400 ) M2_M1
    NEW met2 ( 13300 8400 ) ( * 17500 ) M2_M3
 ;
- ctrl[0]
  ( PIN ctrl[0] ) ( shctl_reg\[0\] D ) ( aaddr_reg\[0\] D )
  + ROUTED met2 ( 7700 27300 ) ( * 33600 ) M2_M1
    NEW met3 ( 300 3000 0 ) ( 700 * ) M2_M3
    NEW met2 ( 700 3000 ) ( * 27300 ) M2_M3
    NEW met3 ( 700 27300 ) ( 7700 * ) M2_M3
    NEW met3 ( 7700 27300 ) ( 13300 * ) M2_M3
    NEW met2 ( 13300 22400 ) ( * 27300 )
    NEW met2 ( 13300 22400 ) M2_M1
 ;
- L[3]
  ( PIN L[3] ) ( U183 NQ )
  + ROUTED met2 ( 104300 10500 ) ( * 18200 ) M2_M1
    NEW met3 ( 104300 7700 ) ( * 10500 ) M2_M3
    NEW met3 ( 104300 7700 ) ( 107100 * ) M2_M3
    NEW met2 ( 107100 4900 ) ( * 7700 )
    NEW met2 ( 106600 4900 ) ( 107100 * )
    NEW met2 ( 106600 300 0 ) ( * 4900 )
 ;
- L[2]
  ( PIN L[2] ) ( U160 NQ )
  + ROUTED met2 ( 133700 2100 ) ( * 7000 ) M2_M1
    NEW met3 ( 109400 2100 ) ( 133700 * ) M2_M3
    NEW met2 ( 109400 300 0 ) ( * 2100 ) M2_M3
 ;
- L[1]
  ( PIN L[1] ) ( U182 NQ )
  + ROUTED met2 ( 121100 4900 ) ( * 7000 ) M2_M1
    NEW met3 ( 119700 4900 ) ( 121100 * ) M2_M3
    NEW met3 ( 119700 4900 ) ( * 6300 )
    NEW met3 ( 112200 6300 ) ( 119700 * )
    NEW met2 ( 112200 300 0 ) ( * 6300 ) M2_M3
 ;
- M[3]
  ( PIN M[3] ) ( U181 NQ )
  + ROUTED met2 ( 100100 7700 ) ( * 18200 ) M2_M1
    NEW met3 ( 95400 7700 ) ( 100100 * ) M2_M3
    NEW met2 ( 95400 300 0 ) ( * 7700 ) M2_M3
 ;
- M[2]
  ( PIN M[2] ) ( U177 NQ )
  + ROUTED met2 ( 107100 9800 ) ( * 11900 ) M2_M3
    NEW met3 ( 98200 11900 ) ( 107100 * )
    NEW met2 ( 98200 300 0 ) ( * 11900 ) M2_M3
    NEW met2 ( 107100 9800 ) M2_M1
 ;
- M[1]
  ( PIN M[1] ) ( U176 NQ )
  + ROUTED met2 ( 125300 30100 ) ( * 32200 ) M2_M1
    NEW met3 ( 122500 30100 ) ( 125300 * ) M2_M3
    NEW met2 ( 122500 11900 ) ( * 30100 ) M2_M3
    NEW met3 ( 109900 11900 ) ( 122500 * ) M2_M3
    NEW met2 ( 109900 3500 ) ( * 11900 ) M2_M3
    NEW met3 ( 101000 3500 ) ( 109900 * ) M2_M3
    NEW met2 ( 101000 300 0 ) ( * 3500 ) M2_M3
 ;
- M[0]
  ( PIN M[0] ) ( U172 NQ )
  + ROUTED met2 ( 115500 7700 ) ( * 9800 ) M2_M1
    NEW met3 ( 109900 7700 ) ( 115500 * ) M2_M3
    NEW met3 ( 109900 6300 ) ( * 7700 )
    NEW met3 ( 103800 6300 ) ( 109900 * )
    NEW met2 ( 103800 300 0 ) ( * 6300 ) M2_M3
 ;
- N[3]
  ( PIN N[3] ) ( U171 NQ )
  + ROUTED met2 ( 146300 3500 ) ( * 7000 ) M2_M1
    NEW met3 ( 120600 3500 ) ( 146300 * ) M2_M3
    NEW met2 ( 120600 300 0 ) ( * 3500 ) M2_M3
 ;
- N[2]
  ( PIN N[2] ) ( U156 NQ )
  + ROUTED met2 ( 151900 700 ) ( * 18200 ) M2_M1
    NEW met1 ( 123400 700 ) ( 151900 * ) M2_M1
    NEW met2 ( 123400 300 0 ) ( * 700 ) M2_M1
 ;
- N[1]
  ( PIN N[1] ) ( U169 NQ )
  + ROUTED met2 ( 116900 10500 ) ( * 18200 ) M2_M1
    NEW met3 ( 116900 10500 ) ( 125300 * ) M2_M3
    NEW met2 ( 125300 6300 ) ( * 10500 )
    NEW met2 ( 125300 6300 ) ( 126200 * )
    NEW met2 ( 126200 300 0 ) ( * 6300 )
    NEW met3 ( 116900 10500 ) M2_M3
 ;
- N[0]
  ( PIN N[0] ) ( U155 NQ )
  + ROUTED met2 ( 129500 6300 ) ( * 7000 ) M2_M1
    NEW met2 ( 129000 6300 ) ( 129500 * )
    NEW met2 ( 129000 300 0 ) ( * 6300 )
 ;
- ARdEn[3]
  ( PIN ARdEn[3] ) ( I1/U25 Q )
  + ROUTED met2 ( 65100 12600 ) ( * 14700 ) M2_M3
    NEW met3 ( 65100 14700 ) ( 69300 * ) M2_M3
    NEW met2 ( 69300 6300 ) ( * 14700 )
    NEW met2 ( 69300 6300 ) ( 70200 * )
    NEW met2 ( 70200 300 0 ) ( * 6300 )
    NEW met2 ( 65100 12600 ) M2_M1
 ;
- ARdEn[2]
  ( PIN ARdEn[2] ) ( I1/U24 Q )
  + ROUTED met2 ( 56700 12600 ) ( 58100 * ) M2_M1
    NEW met2 ( 56700 6300 ) ( * 12600 )
    NEW met2 ( 56200 6300 ) ( 56700 * )
    NEW met2 ( 56200 300 0 ) ( * 6300 )
 ;
- ARdEn[1]
  ( PIN ARdEn[1] ) ( I1/U23 Q )
  + ROUTED met2 ( 41300 4900 ) ( * 7000 ) M2_M1
    NEW met2 ( 41300 4900 ) ( 42200 * )
    NEW met2 ( 42200 300 0 ) ( * 4900 )
 ;
- ARdEn[0]
  ( PIN ARdEn[0] ) ( I1/U22 Q )
  + ROUTED met2 ( 28700 4900 ) ( * 7000 ) M2_M1
    NEW met2 ( 28200 4900 ) ( 28700 * )
    NEW met2 ( 28200 300 0 ) ( * 4900 )
 ;
- BRdEn[3]
  ( PIN BRdEn[3] ) ( I2/U25 Q )
  + ROUTED met2 ( 73500 7700 ) ( * 18200 ) M2_M1
    NEW met3 ( 67400 7700 ) ( 73500 * ) M2_M3
    NEW met2 ( 67400 300 0 ) ( * 7700 ) M2_M3
 ;
- BRdEn[2]
  ( PIN BRdEn[2] ) ( I2/U24 Q )
  + ROUTED met2 ( 83300 9100 ) ( * 18200 ) M2_M1
    NEW met3 ( 65100 9100 ) ( 83300 * ) M2_M3
    NEW met2 ( 65100 3500 ) ( * 9100 ) M2_M3
    NEW met3 ( 53400 3500 ) ( 65100 * ) M2_M3
    NEW met2 ( 53400 300 0 ) ( * 3500 ) M2_M3
 ;
- BRdEn[1]
  ( PIN BRdEn[1] ) ( I2/U23 Q )
  + ROUTED met2 ( 39900 8400 ) ( 42700 * ) M2_M1
    NEW met2 ( 39900 6300 ) ( * 8400 )
    NEW met2 ( 39400 6300 ) ( 39900 * )
    NEW met2 ( 39400 300 0 ) ( * 6300 )
 ;
- BRdEn[0]
  ( PIN BRdEn[0] ) ( I2/U22 Q )
  + ROUTED met2 ( 63700 13300 ) ( * 18200 ) M2_M1
    NEW met3 ( 49700 13300 ) ( 63700 * ) M2_M3
    NEW met2 ( 49700 9100 ) ( * 13300 ) M2_M3
    NEW met3 ( 45500 9100 ) ( 49700 * ) M2_M3
    NEW met3 ( 45500 6300 ) ( * 9100 )
    NEW met2 ( 45500 3500 ) ( * 6300 ) M2_M3
    NEW met3 ( 25400 3500 ) ( 45500 * ) M2_M3
    NEW met2 ( 25400 300 0 ) ( * 3500 ) M2_M3
 ;
- FBEn[3]
  ( PIN FBEn[3] ) ( U154 NQ )
  + ROUTED met2 ( 62300 10500 ) ( * 18200 ) M2_M1
    NEW met2 ( 62300 10500 ) ( 63700 * )
    NEW met2 ( 63700 4900 ) ( * 10500 )
    NEW met3 ( 61800 4900 ) ( 63700 * ) M2_M3
    NEW met2 ( 61800 300 0 ) ( * 4900 ) M2_M3
 ;
- FBEn[2]
  ( PIN FBEn[2] ) ( U153 NQ )
  + ROUTED met2 ( 49700 3500 ) ( * 7000 ) M2_M1
    NEW met3 ( 47800 3500 ) ( 49700 * ) M2_M3
    NEW met2 ( 47800 300 0 ) ( * 3500 ) M2_M3
 ;
- FBEn[1]
  ( PIN FBEn[1] ) ( U152 NQ )
  + ROUTED met2 ( 31500 7000 ) ( 32900 * )
    NEW met2 ( 32900 6300 ) ( * 7000 )
    NEW met2 ( 32900 6300 ) ( 33800 * )
    NEW met2 ( 33800 300 0 ) ( * 6300 )
    NEW met2 ( 31500 7000 ) M2_M1
 ;
- FBEn[0]
  ( PIN FBEn[0] ) ( U151 NQ )
  + ROUTED met2 ( 20300 4900 ) ( * 7000 ) M2_M1
    NEW met2 ( 19800 4900 ) ( 20300 * )
    NEW met2 ( 19800 300 0 ) ( * 4900 )
 ;
- notFBEn[3]
  ( PIN notFBEn[3] ) ( PIN WriteEn[3] ) ( U154 A ) ( I3/U25 Q )
  + ROUTED met1 ( 59000 700 ) ( 64600 * ) M2_M1
    NEW met2 ( 64600 300 0 ) ( * 700 )
    NEW met2 ( 59500 10500 ) ( * 18200 ) M2_M1
    NEW met2 ( 58100 2100 ) ( * 10500 )
    NEW met2 ( 58100 10500 ) ( 59500 * )
    NEW met2 ( 58100 2100 ) ( 59000 * )
    NEW met2 ( 59000 700 ) ( * 2100 )
    NEW met2 ( 59000 300 0 ) ( * 700 ) M2_M1
    NEW met1 ( 59500 21000 0 ) ( 60900 * 0 )
 ;
- notFBEn[2]
  ( PIN notFBEn[2] ) ( PIN WriteEn[2] ) ( U153 A ) ( I3/U24 Q )
  + ROUTED met1 ( 45000 700 ) ( 50600 * ) M2_M1
    NEW met2 ( 50600 300 0 ) ( * 700 )
    NEW met3 ( 44100 10500 ) ( 51100 * ) M2_M3
    NEW met2 ( 44100 2100 ) ( * 10500 ) M2_M3
    NEW met2 ( 44100 2100 ) ( 45000 * )
    NEW met2 ( 45000 700 ) ( * 2100 )
    NEW met2 ( 45000 300 0 ) ( * 700 ) M2_M1
    NEW met2 ( 49700 14700 ) ( * 18200 ) M2_M1
    NEW met2 ( 49700 14700 ) ( 51100 * )
    NEW met2 ( 51100 10500 ) ( * 14700 )
    NEW met2 ( 51100 9800 ) ( * 10500 )
    NEW met2 ( 51100 9800 ) M2_M1
 ;
- notFBEn[1]
  ( PIN notFBEn[1] ) ( PIN WriteEn[1] ) ( U152 A ) ( I3/U23 Q )
  + ROUTED met1 ( 31000 700 ) ( 36600 * ) M2_M1
    NEW met2 ( 36600 300 0 ) ( * 700 )
    NEW met2 ( 37100 16100 ) ( * 18200 ) M2_M1
    NEW met3 ( 34300 16100 ) ( 37100 * ) M2_M3
    NEW met2 ( 34300 11900 ) ( * 16100 ) M2_M3
    NEW met3 ( 30100 11900 ) ( 34300 * ) M2_M3
    NEW met2 ( 30100 9800 ) ( * 11900 ) M2_M3
    NEW met2 ( 30100 4900 ) ( * 7000 ) M2_M1
    NEW met2 ( 30100 4900 ) ( 31000 * )
    NEW met2 ( 31000 700 ) ( * 4900 )
    NEW met2 ( 31000 300 0 ) ( * 700 ) M2_M1
    NEW met2 ( 30100 9800 ) M2_M1
 ;
- notFBEn[0]
  ( PIN notFBEn[0] ) ( PIN WriteEn[0] ) ( U151 A ) ( I3/U22 Q )
  + ROUTED met2 ( 22600 300 0 ) ( * 700 ) M2_M1
    NEW met2 ( 21700 2100 ) ( * 7000 ) M2_M1
    NEW met2 ( 21700 2100 ) ( 22600 * )
    NEW met2 ( 22600 700 ) ( * 2100 )
    NEW met1 ( 17000 700 ) ( 22600 * )
    NEW met2 ( 17000 300 0 ) ( * 700 ) M2_M1
    NEW met2 ( 28700 20300 ) ( * 32200 ) M2_M1
    NEW met3 ( 21700 20300 ) ( 28700 * ) M2_M3
    NEW met2 ( 21700 7000 ) ( * 20300 ) M2_M3
 ;
- phi1
  ( PIN phi1_3 ) ( PIN phi1_2 ) ( PIN phi1_1 ) ( PIN phi1 ) ( shctl_reg\[1\] G )
  ( shctl_reg\[0\] G ) ( opcode_reg\[2\] G ) ( opcode_reg\[1\] G )
  ( opcode_reg\[0\] G ) ( U106 A ) ( waddr_reg\[1\] G ) ( waddr_reg\[0\] G )
  ( I2/U25 C ) ( I2/U24 C ) ( I2/U23 C ) ( I2/U22 C ) ( I1/U25 C ) ( I1/U24 C )
  ( I1/U23 C ) ( I1/U22 C )
  + ROUTED met2 ( 23100 6300 ) ( * 8400 ) M2_M1
    NEW met2 ( 52500 6300 ) ( * 8400 ) M2_M1
    NEW met2 ( 59500 6300 ) ( * 8400 ) M2_M1
    NEW met2 ( 80500 25900 ) ( * 27300 ) M2_M3
    NEW met2 ( 79100 25900 ) ( 80500 * )
    NEW met2 ( 79100 22400 ) ( * 25900 )
    NEW met2 ( 17500 2100 ) ( * 6300 ) M2_M3
    NEW met3 ( 14200 2100 ) ( 17500 * ) M2_M3
    NEW met2 ( 14200 300 0 ) ( * 2100 ) M2_M3
    NEW met2 ( 87000 300 0 ) ( * 2100 ) M2_M3
    NEW met3 ( 72100 6300 ) ( 73500 * ) M2_M3
    NEW met2 ( 73500 2100 ) ( * 6300 )
    NEW met3 ( 73500 2100 ) ( 75800 * ) M2_M3
    NEW met3 ( 75800 2100 ) ( 87000 * )
    NEW met2 ( 75800 300 0 ) ( * 2100 )
    NEW met2 ( 88900 22400 ) ( * 27300 ) M2_M3
    NEW met2 ( 88900 22400 ) ( 91700 * ) M2_M1
    NEW met2 ( 80500 31500 ) ( * 33600 ) M2_M1
    NEW met3 ( 69300 31500 ) ( 80500 * ) M2_M3
    NEW met2 ( 80500 27300 ) ( * 31500 )
    NEW met3 ( 80500 27300 ) ( 88900 * )
    NEW met3 ( 88900 27300 ) ( 91700 * ) M2_M3
    NEW met2 ( 91700 27300 ) ( * 47600 ) M2_M1
    NEW met2 ( 17500 6300 ) ( * 8400 ) M2_M1
    NEW met3 ( 17500 6300 ) ( 23100 * ) M2_M3
    NEW met3 ( 23100 6300 ) ( 35700 * ) M2_M3
    NEW met2 ( 35700 6300 ) ( * 8400 ) M2_M1
    NEW met2 ( 35700 8400 ) ( * 13300 ) M2_M3
    NEW met3 ( 35700 13300 ) ( 48300 * ) M2_M3
    NEW met2 ( 48300 6300 ) ( * 8400 ) M2_M1
    NEW met2 ( 48300 8400 ) ( * 13300 )
    NEW met3 ( 48300 6300 ) ( 52500 * ) M2_M3
    NEW met3 ( 52500 6300 ) ( 59500 * ) M2_M3
    NEW met3 ( 59500 6300 ) ( 72100 * ) M2_M3
    NEW met2 ( 72100 6300 ) ( * 17500 ) M2_M3
    NEW met3 ( 69300 17500 ) ( 72100 * )
    NEW met2 ( 69300 17500 ) ( * 22400 ) M2_M1
    NEW met2 ( 69300 22400 ) ( * 31500 ) M2_M3
    NEW met3 ( 63700 31500 ) ( 69300 * )
    NEW met2 ( 63700 31500 ) ( * 33600 ) M2_M1
    NEW met3 ( 6300 22600 ) ( 13300 * )
    NEW met3 ( 13300 22600 ) ( * 24500 )
    NEW met3 ( 13300 24500 ) ( 17500 * ) M2_M3
    NEW met2 ( 17500 22400 ) ( * 24500 )
    NEW met2 ( 17500 8400 ) ( * 22400 ) M2_M1
    NEW met2 ( 4900 44100 ) ( * 47600 ) M2_M1
    NEW met3 ( 300 22600 0 ) ( 6300 * ) M2_M3
    NEW met2 ( 6300 22600 ) ( * 38500 )
    NEW met2 ( 4900 38500 ) ( 6300 * )
    NEW met2 ( 4900 38500 ) ( * 44100 ) M2_M3
    NEW met3 ( 4900 44100 ) ( 38500 * ) M2_M3
    NEW met2 ( 38500 44100 ) ( * 47600 ) M2_M1
    NEW met2 ( 79100 22400 ) M2_M1
    NEW met3 ( 73500 2100 ) M2_M3
    NEW met2 ( 88900 22400 ) M2_M1
    NEW met3 ( 48300 6300 ) M2_M3
    NEW met3 ( 69300 17500 ) M2_M3
    NEW met3 ( 63700 31500 ) M2_M3
 ;
- phi2
  ( PIN phi2_1 ) ( PIN phi2 ) ( U183 A ) ( U182 A ) ( U181 A ) ( U177 A )
  ( U176 A ) ( U172 A ) ( U171 A ) ( U169 A ) ( U160 C ) ( U156 A ) ( U155 A )
  ( U105 B ) ( I3/U25 C ) ( I3/U24 C ) ( I3/U23 C ) ( I3/U22 C )
  + ROUTED met2 ( 34300 30100 ) ( * 33600 ) M2_M1
    NEW met1 ( 42700 22400 0 ) ( 44100 * 0 ) M2_M1
    NEW met3 ( 44100 23100 ) ( * 24500 ) M2_M3
    NEW met2 ( 44100 22400 ) ( * 24500 )
    NEW met2 ( 58100 23100 ) ( * 25900 ) M2_M3
    NEW met3 ( 53900 25900 ) ( 58100 * )
    NEW met2 ( 53900 22400 ) ( * 25900 ) M2_M3
    NEW met3 ( 108500 4900 ) ( 117800 * ) M2_M3
    NEW met2 ( 117800 300 0 ) ( * 4900 )
    NEW met2 ( 108500 4900 ) ( * 7000 ) M2_M1
    NEW met3 ( 83300 4900 ) ( 108500 * ) M2_M3
    NEW met2 ( 83300 4900 ) ( * 7000 ) M2_M1
    NEW met2 ( 130900 7000 ) ( * 9100 ) M2_M3
    NEW met2 ( 150500 11900 ) ( * 21700 )
    NEW met2 ( 150500 21700 ) ( 151900 * )
    NEW met2 ( 151900 21700 ) ( * 23800 ) M2_M1
    NEW met2 ( 135100 8400 ) ( * 10500 ) M2_M3
    NEW met2 ( 116900 21700 ) ( 118300 * )
    NEW met2 ( 118300 21700 ) ( * 23100 ) M2_M3
    NEW met2 ( 116900 21700 ) ( * 23800 ) M2_M1
    NEW met3 ( 130900 9100 ) ( 133700 * )
    NEW met3 ( 133700 9100 ) ( * 10500 )
    NEW met3 ( 133700 10500 ) ( 135100 * )
    NEW met3 ( 135100 10500 ) ( 142100 * )
    NEW met3 ( 142100 10500 ) ( * 11900 )
    NEW met3 ( 142100 11900 ) ( 150500 * ) M2_M3
    NEW met2 ( 150500 9800 ) ( * 11900 )
    NEW met2 ( 116900 7000 ) ( * 9100 ) M2_M3
    NEW met3 ( 102900 23100 ) ( 118300 * )
    NEW met3 ( 118300 23100 ) ( 126700 * ) M2_M3
    NEW met2 ( 126700 23100 ) ( * 32200 ) M2_M1
    NEW met2 ( 108500 7000 ) ( * 9100 ) M2_M3
    NEW met1 ( 101500 23800 0 ) ( 102900 * 0 ) M2_M1
    NEW met2 ( 102900 18900 ) ( * 23100 ) M2_M3
    NEW met3 ( 102900 18900 ) ( 108500 * ) M2_M3
    NEW met2 ( 108500 9100 ) ( * 18900 )
    NEW met3 ( 108500 9100 ) ( 116900 * )
    NEW met3 ( 116900 9100 ) ( 123900 * ) M2_M3
    NEW met3 ( 123900 9100 ) ( 130900 * )
    NEW met2 ( 123900 7000 ) ( * 9100 )
    NEW met3 ( 300 25400 0 ) ( 2100 * ) M2_M3
    NEW met2 ( 2100 25400 ) ( * 30100 ) M2_M3
    NEW met3 ( 2100 30100 ) ( 34300 * ) M2_M3
    NEW met2 ( 34300 23100 ) ( * 30100 )
    NEW met3 ( 34300 23100 ) ( 44100 * )
    NEW met3 ( 44100 23100 ) ( 58100 * ) M2_M3
    NEW met3 ( 58100 23100 ) ( 102900 * )
    NEW met2 ( 102900 23100 ) ( * 23800 )
    NEW met2 ( 53900 22400 ) M2_M1
    NEW met3 ( 83300 4900 ) M2_M3
    NEW met2 ( 130900 7000 ) M2_M1
    NEW met2 ( 135100 8400 ) M2_M1
    NEW met2 ( 150500 9800 ) M2_M1
    NEW met2 ( 116900 7000 ) M2_M1
    NEW met3 ( 102900 18900 ) M2_M3
    NEW met2 ( 123900 7000 ) M2_M1
    NEW met3 ( 34300 23100 ) M2_M3
 ;
- ASelect
  ( PIN ASelect ) ( opsel_reg\[1\] NQ )
  + ROUTED met2 ( 93100 8400 ) ( * 10500 ) M2_M3
    NEW met3 ( 93100 7700 ) ( * 10500 )
    NEW met3 ( 92600 7700 ) ( 93100 * )
    NEW met3 ( 92600 6300 ) ( * 7700 )
    NEW met2 ( 92600 300 0 ) ( * 6300 ) M2_M3
    NEW met2 ( 93100 8400 ) M2_M1
 ;
- BSelect
  ( PIN BSelect ) ( opsel_reg\[0\] NQ )
  + ROUTED met1 ( 79100 8400 0 ) ( 80500 * ) M2_M1
    NEW met2 ( 80500 6300 ) ( * 8400 )
    NEW met2 ( 80500 6300 ) ( 81400 * )
    NEW met2 ( 81400 300 0 ) ( * 6300 )
 ;
- DSelect
  ( PIN DSelect ) ( opsel_reg\[0\] Q )
  + ROUTED met2 ( 81900 9800 ) ( * 11900 ) M2_M3
    NEW met3 ( 78600 11900 ) ( 81900 * )
    NEW met2 ( 78600 300 0 ) ( * 11900 ) M2_M3
    NEW met2 ( 81900 9800 ) M2_M1
 ;
- zeroSelect
  ( PIN zeroSelect ) ( opsel_reg\[1\] Q )
  + ROUTED met2 ( 87500 3500 ) ( * 7000 )
    NEW met2 ( 87500 7000 ) ( 90300 * ) M2_M1
    NEW met3 ( 87500 3500 ) ( 89800 * ) M2_M3
    NEW met2 ( 89800 300 0 ) ( * 3500 )
    NEW met3 ( 87500 3500 ) M2_M3
 ;
- shl
  ( PIN shl ) ( shctl_reg\[0\] Q )
  + ROUTED met1 ( 2100 18200 ) ( 3500 * 0 )
    NEW met2 ( 2100 10500 ) ( * 18200 ) M2_M1
    NEW met2 ( 2100 10500 ) ( 3000 * )
    NEW met2 ( 3000 300 0 ) ( * 10500 )
 ;
- notshl
  ( PIN notshl ) ( shctl_reg\[0\] NQ )
  + ROUTED met2 ( 6300 21000 ) ( 8600 * )
    NEW met2 ( 8600 300 0 ) ( * 21000 )
    NEW met2 ( 6300 21000 ) M2_M1
 ;
- shr
  ( PIN shr ) ( shctl_reg\[1\] Q )
  + ROUTED met1 ( 2100 7000 ) ( 3500 * 0 )
    NEW met1 ( 2100 4900 ) ( * 7000 )
    NEW met1 ( 700 700 ) ( * 4900 )
    NEW met1 ( 700 4900 ) ( 2100 * )
    NEW met1 ( 700 700 ) ( 5800 * ) M2_M1
    NEW met2 ( 5800 300 0 ) ( * 700 )
 ;
- notshr
  ( PIN notshr ) ( shctl_reg\[1\] NQ )
  + ROUTED met2 ( 6300 9800 ) ( * 11900 ) M2_M3
    NEW met3 ( 6300 11900 ) ( 10500 * ) M2_M3
    NEW met2 ( 10500 10500 ) ( * 11900 )
    NEW met2 ( 10500 10500 ) ( 11400 * )
    NEW met2 ( 11400 300 0 ) ( * 10500 )
    NEW met2 ( 6300 9800 ) M2_M1
 ;
- notphi1_2
  ( PIN notphi1_2 ) ( PIN notphi1_1 ) ( U106 NQ ) ( U105 A )
  + ROUTED met1 ( 73000 700 ) ( 84200 * ) M2_M1
    NEW met2 ( 73000 300 0 ) ( * 700 ) M2_M1
    NEW met2 ( 84700 2100 ) ( * 8400 ) M2_M1
    NEW met2 ( 84200 2100 ) ( 84700 * )
    NEW met2 ( 84200 700 ) ( * 2100 )
    NEW met2 ( 84200 300 0 ) ( * 700 )
    NEW met2 ( 91700 10500 ) ( * 18200 ) M2_M1
    NEW met3 ( 84700 10500 ) ( 91700 * ) M2_M3
    NEW met2 ( 84700 8400 ) ( * 10500 ) M2_M3
 ;
- N13
  ( U105 Q ) ( baddr_reg\[1\] G ) ( baddr_reg\[0\] G ) ( opsel_reg\[1\] G )
  ( opsel_reg\[0\] G ) ( aaddr_reg\[1\] G ) ( aaddr_reg\[0\] G )
  + ROUTED met3 ( 4900 37100 ) ( 21700 * ) M2_M3
    NEW met2 ( 4900 35000 ) ( * 37100 ) M2_M3
    NEW met2 ( 21700 34300 ) ( * 37100 )
    NEW met2 ( 21700 34300 ) ( 23100 * )
    NEW met2 ( 23100 27300 ) ( * 34300 )
    NEW met2 ( 21700 27300 ) ( 23100 * )
    NEW met2 ( 21700 22400 ) ( * 27300 )
    NEW met3 ( 21700 37100 ) ( 42700 * ) M2_M3
    NEW met2 ( 21700 37100 ) ( * 47600 ) M2_M1
    NEW met2 ( 67900 13300 ) ( * 17500 ) M2_M3
    NEW met3 ( 60900 17500 ) ( 67900 * )
    NEW met2 ( 60900 17500 ) ( * 32900 ) M2_M3
    NEW met3 ( 42700 32900 ) ( 60900 * )
    NEW met2 ( 42700 32900 ) ( * 35000 ) M2_M1
    NEW met2 ( 42700 35000 ) ( * 37100 )
    NEW met2 ( 87500 13300 ) ( * 14700 ) M2_M3
    NEW met3 ( 79100 14700 ) ( 87500 * )
    NEW met3 ( 79100 13300 ) ( * 14700 )
    NEW met3 ( 67900 13300 ) ( 79100 * )
    NEW met2 ( 67900 9800 ) ( * 13300 ) M2_M3
    NEW met2 ( 87500 12600 ) ( * 13300 ) M2_M3
    NEW met3 ( 87500 13300 ) ( 102900 * ) M2_M3
    NEW met2 ( 102900 8400 ) ( * 13300 )
    NEW met2 ( 102900 8400 ) ( 104300 * ) M2_M1
    NEW met2 ( 4900 35000 ) M2_M1
    NEW met2 ( 21700 22400 ) M2_M1
    NEW met3 ( 60900 17500 ) M2_M3
    NEW met3 ( 42700 32900 ) M2_M3
    NEW met2 ( 67900 9800 ) M2_M1
    NEW met2 ( 87500 12600 ) M2_M1
 ;
- n28
  ( U178 A ) ( opcode_reg\[0\] NQ ) ( U146 A ) ( U143 B ) ( U137 C )
  + ROUTED met3 ( 135100 35700 ) ( 137900 * ) M2_M3
    NEW met2 ( 137900 33600 ) ( * 35700 )
    NEW met2 ( 123900 27300 ) ( * 35700 ) M2_M3
    NEW met3 ( 123900 35700 ) ( 135100 * ) M2_M3
    NEW met2 ( 135100 35700 ) ( * 45500 )
    NEW met2 ( 133700 45500 ) ( 135100 * )
    NEW met2 ( 133700 45500 ) ( * 49000 ) M2_M1
    NEW met1 ( 91700 33600 0 ) ( 93100 * ) M2_M1
    NEW met2 ( 93100 33600 ) ( 95900 * ) M2_M1
    NEW met2 ( 95900 27300 ) ( * 33600 )
    NEW met3 ( 95900 27300 ) ( 121100 * ) M2_M3
    NEW met3 ( 121100 27300 ) ( 123900 * ) M2_M3
    NEW met2 ( 121100 23800 ) ( * 27300 )
    NEW met2 ( 137900 33600 ) M2_M1
    NEW met3 ( 95900 27300 ) M2_M3
    NEW met2 ( 121100 23800 ) M2_M1
 ;
- n29
  ( U185 A ) ( opcode_reg\[2\] NQ ) ( U163 A ) ( U143 A ) ( U140 B ) ( U137 B )
  + ROUTED met2 ( 139300 33600 ) ( 142100 * )
    NEW met2 ( 142100 30100 ) ( * 33600 )
    NEW met2 ( 142100 33600 ) ( 143500 * ) M2_M1
    NEW met2 ( 142100 22400 ) ( * 27300 ) M2_M3
    NEW met2 ( 142100 22400 ) ( 143500 * ) M2_M1
    NEW met2 ( 74900 35000 ) ( * 37100 ) M2_M3
    NEW met3 ( 74900 37100 ) ( 97300 * ) M2_M3
    NEW met2 ( 97300 31500 ) ( * 33600 ) M2_M1
    NEW met2 ( 97300 33600 ) ( * 37100 )
    NEW met3 ( 97300 31500 ) ( 126700 * )
    NEW met3 ( 126700 30100 ) ( * 31500 )
    NEW met3 ( 126700 30100 ) ( 142100 * ) M2_M3
    NEW met2 ( 142100 27300 ) ( * 30100 )
    NEW met3 ( 142100 27300 ) ( 150500 * ) M2_M3
    NEW met2 ( 150500 27300 ) ( * 32200 ) M2_M1
    NEW met2 ( 139300 33600 ) M2_M1
    NEW met2 ( 74900 35000 ) M2_M1
    NEW met3 ( 97300 31500 ) M2_M3
 ;
- n31
  ( opcode_reg\[1\] NQ ) ( U162 A ) ( U138 A ) ( U137 A )
  + ROUTED met2 ( 140700 35000 ) ( * 42700 ) M2_M3
    NEW met3 ( 140700 42700 ) ( 143500 * ) M2_M3
    NEW met2 ( 143500 42700 ) ( * 49000 ) M2_M1
    NEW met2 ( 102900 42700 ) ( * 47600 ) M2_M1
    NEW met3 ( 102900 42700 ) ( 107100 * ) M2_M3
    NEW met3 ( 107100 42700 ) ( 140700 * )
    NEW met2 ( 107100 33600 ) ( * 42700 )
    NEW met2 ( 140700 35000 ) M2_M1
    NEW met3 ( 102900 42700 ) M2_M3
    NEW met2 ( 107100 33600 ) M2_M1
 ;
- n83
  ( U185 NQ ) ( U156 B )
  + ROUTED met2 ( 153300 22400 ) ( * 32200 ) M2_M1
    NEW met2 ( 153300 22400 ) M2_M1
 ;
- n84
  ( U155 B ) ( U148 A ) ( U137 NQ )
  + ROUTED met2 ( 136500 23800 ) ( * 32200 ) M2_M1
    NEW met2 ( 136500 20300 ) ( * 23800 ) M2_M1
    NEW met3 ( 132300 20300 ) ( 136500 * ) M2_M3
    NEW met2 ( 132300 8400 ) ( * 20300 ) M2_M3
    NEW met2 ( 132300 8400 ) M2_M1
 ;
- n95
  ( U184 A ) ( U141 A ) ( U138 NQ )
  + ROUTED met2 ( 149100 35000 ) ( * 49000 ) M2_M1
    NEW met1 ( 146300 49000 0 ) ( 149100 * 0 )
    NEW met2 ( 149100 35000 ) M2_M1
 ;
- n101
  ( U178 B ) ( U173 B ) ( U162 Q ) ( U150 B )
  + ROUTED met3 ( 114100 25900 ) ( 116900 * ) M2_M3
    NEW met2 ( 114100 23800 ) ( * 25900 ) M2_M3
    NEW met2 ( 111300 33600 ) ( * 35700 ) M2_M3
    NEW met3 ( 111300 35700 ) ( 116900 * ) M2_M3
    NEW met2 ( 116900 25900 ) ( * 33600 ) M2_M1
    NEW met2 ( 116900 33600 ) ( * 35700 )
    NEW met3 ( 116900 25900 ) ( 119700 * ) M2_M3
    NEW met2 ( 119700 22400 ) ( * 25900 )
    NEW met2 ( 114100 23800 ) M2_M1
    NEW met2 ( 111300 33600 ) M2_M1
    NEW met2 ( 119700 22400 ) M2_M1
 ;
- n102
  ( U171 C ) ( U163 Q ) ( U147 A )
  + ROUTED met2 ( 144900 8400 ) ( 147700 * ) M2_M1
    NEW met2 ( 144900 7000 ) ( * 8400 )
    NEW met2 ( 147700 8400 ) ( * 18200 ) M2_M1
    NEW met2 ( 144900 7000 ) M2_M1
 ;
- n108
  ( U143 Q ) ( U142 B )
  + ROUTED met1 ( 100100 33600 0 ) ( 101500 * 0 )
 ;
- n109
  ( U141 NQ ) ( U140 A )
  + ROUTED met1 ( 144900 32200 0 ) ( 147700 * 0 )
 ;
- n110
  ( U170 B ) ( U149 NQ )
  + ROUTED met2 ( 133700 27300 ) ( * 32200 ) M2_M1
    NEW met2 ( 132300 27300 ) ( 133700 * )
    NEW met2 ( 132300 22400 ) ( * 27300 )
    NEW met2 ( 132300 22400 ) M2_M1
 ;
- n111
  ( U170 A ) ( opcode_reg\[2\] Q ) ( U162 B )
  + ROUTED met2 ( 105700 28700 ) ( * 32200 ) M2_M1
    NEW met2 ( 77700 28700 ) ( * 32200 ) M2_M1
    NEW met3 ( 77700 28700 ) ( 105700 * ) M2_M3
    NEW met2 ( 105700 21700 ) ( * 28700 )
    NEW met3 ( 105700 21700 ) ( 133700 * ) M2_M3
    NEW met2 ( 133700 21700 ) ( * 23800 ) M2_M1
    NEW met3 ( 77700 28700 ) M2_M3
    NEW met3 ( 105700 21700 ) M2_M3
 ;
- n112
  ( U170 NQ ) ( U148 B )
  + ROUTED met1 ( 135100 22400 0 ) ( 136500 * 0 )
 ;
- n113
  ( U174 B ) ( U173 NQ )
  + ROUTED met1 ( 119700 33600 0 ) ( 121100 * 0 )
 ;
- n114
  ( U174 A ) ( U144 A ) ( U142 NQ )
  + ROUTED met2 ( 114100 30100 ) ( * 32200 ) M2_M1
    NEW met2 ( 104300 30100 ) ( * 32200 ) M2_M1
    NEW met3 ( 104300 30100 ) ( 114100 * ) M2_M3
    NEW met3 ( 114100 30100 ) ( 121100 * ) M2_M3
    NEW met2 ( 121100 30100 ) ( * 32200 ) M2_M1
    NEW met3 ( 104300 30100 ) M2_M3
 ;
- n115
  ( U157 A ) ( U144 B ) ( U140 NQ )
  + ROUTED met3 ( 115500 37100 ) ( 130900 * ) M2_M3
    NEW met2 ( 115500 33600 ) ( * 37100 ) M2_M3
    NEW met2 ( 142100 35000 ) ( * 37100 ) M2_M3
    NEW met3 ( 130900 37100 ) ( 142100 * )
    NEW met2 ( 130900 37100 ) ( * 47600 ) M2_M1
    NEW met2 ( 115500 33600 ) M2_M1
    NEW met2 ( 142100 35000 ) M2_M1
 ;
- n116
  ( U175 B ) ( U157 NQ )
  + ROUTED met2 ( 126700 47600 ) ( 129500 * ) M2_M1
    NEW met2 ( 126700 47600 ) M2_M1
 ;
- n117
  ( U175 A ) ( U174 NQ )
  + ROUTED met2 ( 122500 37800 ) ( * 39900 )
    NEW met2 ( 122500 39900 ) ( 123900 * )
    NEW met2 ( 123900 39900 ) ( * 47600 ) M2_M1
    NEW met1 ( 123900 47600 ) ( 125300 * 0 )
    NEW met2 ( 122500 37800 ) M2_M1
 ;
- n118
  ( U176 B ) ( U175 NQ )
  + ROUTED met2 ( 128100 33600 ) ( * 43400 ) M2_M1
    NEW met2 ( 128100 33600 ) M2_M1
 ;
- n119
  ( U158 A ) ( U150 A ) ( U144 NQ )
  + ROUTED met3 ( 107100 25900 ) ( 112700 * ) M2_M3
    NEW met2 ( 107100 23800 ) ( * 25900 ) M2_M3
    NEW met2 ( 112700 25900 ) ( * 32200 ) M2_M1
    NEW met2 ( 112700 9800 ) ( * 25900 )
    NEW met2 ( 107100 23800 ) M2_M1
    NEW met2 ( 112700 9800 ) M2_M1
 ;
- n120
  ( U177 B ) ( U158 NQ )
  + ROUTED met1 ( 109900 8400 0 ) ( 111300 * 0 )
 ;
- n121
  ( U179 B ) ( U178 NQ )
  + ROUTED met1 ( 122500 22400 0 ) ( 123900 * 0 )
 ;
- n122
  ( U179 A ) ( U163 B ) ( U149 A ) ( U145 NQ )
  + ROUTED met2 ( 135100 28700 ) ( * 32200 ) M2_M1
    NEW met3 ( 132300 28700 ) ( 135100 * ) M2_M3
    NEW met3 ( 135100 28700 ) ( 143500 * ) M2_M3
    NEW met2 ( 143500 23800 ) ( * 28700 )
    NEW met2 ( 132300 28700 ) ( * 32200 ) M2_M1
    NEW met3 ( 125300 28700 ) ( 132300 * ) M2_M3
    NEW met2 ( 125300 23800 ) ( * 28700 ) M2_M3
    NEW met2 ( 143500 23800 ) M2_M1
    NEW met2 ( 125300 23800 ) M2_M1
 ;
- n123
  ( U180 B ) ( U148 NQ ) ( U139 A )
  + ROUTED met1 ( 139300 23800 0 ) ( 140700 * 0 )
    NEW met2 ( 139300 18900 ) ( * 21000 ) M2_M1
    NEW met3 ( 129500 18900 ) ( 139300 * ) M2_M3
    NEW met2 ( 129500 18900 ) ( * 22400 ) M2_M1
    NEW met3 ( 129500 18900 ) M2_M3
 ;
- n124
  ( U180 A ) ( U179 NQ )
  + ROUTED met1 ( 126700 23800 0 ) ( 128100 * 0 )
 ;
- n125
  ( U181 B ) ( U180 NQ )
  + ROUTED met2 ( 130900 16100 ) ( * 18200 ) M2_M1
    NEW met3 ( 101500 16100 ) ( 130900 * ) M2_M3
    NEW met2 ( 101500 16100 ) ( * 22400 ) M2_M1
    NEW met3 ( 101500 16100 ) M2_M3
 ;
- n126
  ( U172 B ) ( U171 B ) ( U147 B ) ( U139 NQ )
  + ROUTED met3 ( 143500 10500 ) ( 149100 * ) M2_M3
    NEW met2 ( 149100 8400 ) ( * 10500 )
    NEW met2 ( 142100 10500 ) ( * 18200 ) M2_M1
    NEW met2 ( 142100 10500 ) ( 143500 * ) M2_M3
    NEW met2 ( 143500 8400 ) ( * 10500 )
    NEW met2 ( 143500 6300 ) ( * 8400 ) M2_M1
    NEW met3 ( 133700 6300 ) ( 143500 * ) M2_M3
    NEW met3 ( 133700 6300 ) ( * 7700 )
    NEW met3 ( 119700 7700 ) ( 133700 * )
    NEW met1 ( 118300 7700 ) ( 119700 * ) M2_M1
    NEW met1 ( 118300 7700 ) ( * 8400 )
    NEW met1 ( 116900 8400 0 ) ( 118300 * )
    NEW met2 ( 149100 8400 ) M2_M1
    NEW met3 ( 119700 7700 ) M2_M3
 ;
- n127
  ( U182 B ) ( U159 NQ )
  + ROUTED met1 ( 123900 8400 0 ) ( 125300 * 0 )
 ;
- n128
  ( opcode_reg\[1\] Q ) ( U146 B ) ( U145 B ) ( U142 A )
  + ROUTED met2 ( 105700 35700 ) ( * 38500 ) M2_M3
    NEW met2 ( 102900 35700 ) ( 105700 * )
    NEW met2 ( 102900 32200 ) ( * 35700 )
    NEW met2 ( 129500 33600 ) ( * 38500 ) M2_M3
    NEW met2 ( 105700 38500 ) ( * 43400 ) M2_M1
    NEW met3 ( 105700 38500 ) ( 129500 * )
    NEW met3 ( 129500 38500 ) ( 132300 * ) M2_M3
    NEW met2 ( 132300 38500 ) ( * 47600 ) M2_M1
    NEW met2 ( 102900 32200 ) M2_M1
    NEW met2 ( 129500 33600 ) M2_M1
 ;
- n129
  ( U161 A ) ( U159 A ) ( U147 NQ )
  + ROUTED met1 ( 140700 7000 0 ) ( 142100 * 0 )
    NEW met2 ( 140700 9800 ) ( * 11900 ) M2_M3
    NEW met3 ( 128100 11900 ) ( 140700 * )
    NEW met2 ( 128100 8400 ) ( * 11900 ) M2_M3
    NEW met2 ( 140700 9800 ) M2_M1
    NEW met2 ( 128100 8400 ) M2_M1
 ;
- n130
  ( U161 NQ ) ( U160 B )
  + ROUTED met2 ( 136500 7000 ) ( 139300 * ) M2_M1
    NEW met2 ( 136500 7000 ) M2_M1
 ;
- n131
  ( U183 B ) ( U169 B ) ( U150 NQ )
  + ROUTED met3 ( 108500 20300 ) ( 115500 * ) M2_M3
    NEW met2 ( 115500 20300 ) ( * 22400 ) M2_M1
    NEW met2 ( 108500 20300 ) ( * 23800 ) M2_M1
    NEW met3 ( 104300 20300 ) ( 108500 * ) M2_M3
    NEW met2 ( 104300 20300 ) ( * 22400 ) M2_M1
    NEW met3 ( 104300 20300 ) M2_M3
 ;
- n132
  ( U184 B ) ( U160 A ) ( U146 NQ )
  + ROUTED met2 ( 133700 34300 ) ( * 43400 ) M2_M1
    NEW met3 ( 133700 34300 ) ( 137900 * )
    NEW met3 ( 137900 31500 ) ( * 34300 )
    NEW met2 ( 137900 9800 ) ( * 31500 ) M2_M3
    NEW met2 ( 135100 49000 ) ( * 51100 ) M2_M3
    NEW met3 ( 135100 51100 ) ( 150500 * ) M2_M3
    NEW met2 ( 150500 47600 ) ( * 51100 )
    NEW met3 ( 133700 34300 ) M2_M3
    NEW met2 ( 137900 9800 ) M2_M1
    NEW met2 ( 135100 49000 ) M2_M1
    NEW met2 ( 150500 47600 ) M2_M1
 ;
- n133
  ( U185 B ) ( U184 NQ )
  + ROUTED met2 ( 150500 33600 ) ( * 43400 ) M2_M1
    NEW met2 ( 150500 33600 ) M2_M1
 ;
- n134
  ( U173 A ) ( opcode_reg\[0\] Q ) ( U159 B ) ( U150 C ) ( U145 A ) ( U138 B )
  + ROUTED met2 ( 121100 34300 ) ( * 44100 ) M2_M3
    NEW met3 ( 121100 44100 ) ( 144900 * ) M2_M3
    NEW met2 ( 144900 44100 ) ( * 47600 ) M2_M1
    NEW met2 ( 109900 22400 ) ( * 24500 ) M2_M3
    NEW met3 ( 118300 34300 ) ( 121100 * ) M2_M3
    NEW met3 ( 121100 34300 ) ( 130900 * ) M2_M3
    NEW met2 ( 130900 32200 ) ( * 34300 )
    NEW met2 ( 130900 20300 ) ( * 32200 ) M2_M1
    NEW met3 ( 126700 20300 ) ( 130900 * ) M2_M3
    NEW met2 ( 126700 8400 ) ( * 20300 ) M2_M3
    NEW met2 ( 94500 24500 ) ( * 32200 ) M2_M1
    NEW met3 ( 94500 24500 ) ( 109900 * )
    NEW met3 ( 109900 24500 ) ( 118300 * ) M2_M3
    NEW met2 ( 118300 24500 ) ( * 32200 ) M2_M1
    NEW met2 ( 118300 32200 ) ( * 34300 ) M2_M3
    NEW met2 ( 109900 22400 ) M2_M1
    NEW met2 ( 126700 8400 ) M2_M1
    NEW met3 ( 94500 24500 ) M2_M3
 ;
- waddr[1]
  ( waddr_reg\[1\] Q ) ( I3/U25 A ) ( I3/U24 A ) ( I3/U20 A )
  + ROUTED met2 ( 46900 24500 ) ( * 30100 ) M2_M3
    NEW met3 ( 37100 30100 ) ( 46900 * )
    NEW met2 ( 37100 30100 ) ( * 32200 ) M2_M1
    NEW met3 ( 46900 24500 ) ( 52500 * ) M2_M3
    NEW met2 ( 46900 22400 ) ( * 24500 ) M2_M3
    NEW met2 ( 52500 24500 ) ( * 47600 ) M2_M1
    NEW met3 ( 52500 24500 ) ( 56700 * ) M2_M3
    NEW met2 ( 56700 22400 ) ( * 24500 )
    NEW met3 ( 37100 30100 ) M2_M3
    NEW met2 ( 46900 22400 ) M2_M1
    NEW met2 ( 56700 22400 ) M2_M1
 ;
- waddr[0]
  ( waddr_reg\[0\] Q ) ( I3/U25 B ) ( I3/U23 A ) ( I3/U21 A )
  + ROUTED met2 ( 18900 44100 ) ( * 47600 ) M2_M1
    NEW met2 ( 18900 44100 ) ( 20300 * )
    NEW met2 ( 20300 31500 ) ( * 35000 ) M2_M1
    NEW met2 ( 20300 35000 ) ( * 44100 )
    NEW met3 ( 20300 31500 ) ( 39900 * ) M2_M3
    NEW met2 ( 39900 20300 ) ( * 22400 ) M2_M1
    NEW met2 ( 39900 22400 ) ( * 31500 )
    NEW met3 ( 39900 20300 ) ( 55300 * ) M2_M3
    NEW met2 ( 55300 20300 ) ( * 22400 ) M2_M1
    NEW met3 ( 20300 31500 ) M2_M3
    NEW met3 ( 39900 20300 ) M2_M3
 ;
- baddr[1]
  ( baddr_reg\[1\] Q ) ( I2/U25 A ) ( I2/U24 A ) ( I2/U20 A )
  + ROUTED met2 ( 72100 23800 ) ( * 24500 ) M2_M3
    NEW met2 ( 76300 20300 ) ( * 22400 ) M2_M1
    NEW met3 ( 76300 20300 ) ( 86100 * ) M2_M3
    NEW met2 ( 86100 20300 ) ( * 22400 ) M2_M1
    NEW met2 ( 56700 30100 ) ( * 32200 ) M2_M1
    NEW met3 ( 56700 30100 ) ( 72100 * ) M2_M3
    NEW met2 ( 72100 24500 ) ( * 30100 )
    NEW met3 ( 72100 24500 ) ( 76300 * ) M2_M3
    NEW met2 ( 76300 22400 ) ( * 24500 )
    NEW met2 ( 72100 23800 ) M2_M1
    NEW met3 ( 76300 20300 ) M2_M3
    NEW met3 ( 56700 30100 ) M2_M3
 ;
- baddr[0]
  ( baddr_reg\[0\] Q ) ( I2/U25 B ) ( I2/U23 A ) ( I2/U21 A )
  + ROUTED met2 ( 77700 21000 ) ( 80500 * ) M2_M1
    NEW met3 ( 45500 18900 ) ( 48300 * ) M2_M3
    NEW met2 ( 45500 8400 ) ( * 18900 ) M2_M3
    NEW met2 ( 35700 38500 ) ( * 47600 ) M2_M1
    NEW met3 ( 35700 38500 ) ( 48300 * ) M2_M3
    NEW met2 ( 48300 18900 ) ( * 38500 )
    NEW met3 ( 48300 18900 ) ( 77700 * ) M2_M3
    NEW met2 ( 77700 18900 ) ( * 21000 )
    NEW met2 ( 77700 21000 ) ( * 22400 ) M2_M1
    NEW met2 ( 45500 8400 ) M2_M1
    NEW met3 ( 35700 38500 ) M2_M3
 ;
- aaddr[1]
  ( aaddr_reg\[1\] Q ) ( I1/U25 A ) ( I1/U24 A ) ( I1/U20 A )
  + ROUTED met3 ( 31500 17500 ) ( 35700 * ) M2_M3
    NEW met2 ( 31500 8400 ) ( * 17500 ) M2_M3
    NEW met2 ( 31500 8400 ) ( 34300 * ) M2_M1
    NEW met2 ( 55300 8400 ) ( * 9100 ) M2_M3
    NEW met2 ( 35700 17500 ) ( * 21000 ) M2_M1
    NEW met3 ( 35700 17500 ) ( 55300 * ) M2_M3
    NEW met2 ( 55300 9100 ) ( * 17500 )
    NEW met3 ( 55300 9100 ) ( 62300 * ) M2_M3
    NEW met2 ( 62300 8400 ) ( * 9100 )
    NEW met2 ( 55300 8400 ) M2_M1
    NEW met2 ( 62300 8400 ) M2_M1
 ;
- aaddr[0]
  ( aaddr_reg\[0\] Q ) ( I1/U25 B ) ( I1/U23 A ) ( I1/U21 A )
  + ROUTED met2 ( 51100 23800 ) ( * 25900 ) M2_M3
    NEW met2 ( 38500 8400 ) ( * 14700 ) M2_M3
    NEW met2 ( 18900 25900 ) ( * 32200 ) M2_M1
    NEW met3 ( 18900 25900 ) ( 38500 * ) M2_M3
    NEW met3 ( 38500 25900 ) ( 51100 * )
    NEW met2 ( 38500 14700 ) ( * 25900 )
    NEW met3 ( 38500 14700 ) ( 60900 * ) M2_M3
    NEW met2 ( 60900 8400 ) ( * 14700 )
    NEW met2 ( 51100 23800 ) M2_M1
    NEW met2 ( 38500 8400 ) M2_M1
    NEW met3 ( 18900 25900 ) M2_M3
    NEW met2 ( 60900 8400 ) M2_M1
 ;
- I1/n4
  ( I1/U24 B ) ( I1/U22 A ) ( I1/U21 NQ )
  + ROUTED met2 ( 53900 4900 ) ( * 8400 ) M2_M1
    NEW met3 ( 25900 4900 ) ( 53900 * ) M2_M3
    NEW met2 ( 25900 4900 ) ( * 8400 ) M2_M1
    NEW met2 ( 52500 11900 ) ( * 18200 ) M2_M1
    NEW met2 ( 52500 11900 ) ( 53900 * )
    NEW met2 ( 53900 8400 ) ( * 11900 )
    NEW met3 ( 25900 4900 ) M2_M3
 ;
- I1/n5
  ( I1/U23 B ) ( I1/U22 B ) ( I1/U20 NQ )
  + ROUTED met2 ( 32900 12600 ) ( * 14700 ) M2_M3
    NEW met3 ( 24500 14700 ) ( 32900 * )
    NEW met2 ( 24500 8400 ) ( * 14700 ) M2_M3
    NEW met2 ( 32900 10500 ) ( * 12600 ) M2_M1
    NEW met3 ( 32900 10500 ) ( 37100 * ) M2_M3
    NEW met2 ( 37100 8400 ) ( * 10500 )
    NEW met2 ( 24500 8400 ) M2_M1
    NEW met3 ( 32900 10500 ) M2_M3
    NEW met2 ( 37100 8400 ) M2_M1
 ;
- I2/n4
  ( I2/U24 B ) ( I2/U22 A ) ( I2/U21 NQ )
  + ROUTED met2 ( 81900 24500 ) ( * 25900 ) M2_M3
    NEW met3 ( 66500 25900 ) ( 81900 * )
    NEW met2 ( 66500 22400 ) ( * 25900 ) M2_M3
    NEW met2 ( 81900 23800 ) ( * 24500 ) M2_M3
    NEW met3 ( 81900 24500 ) ( 87500 * ) M2_M3
    NEW met2 ( 87500 22400 ) ( * 24500 )
    NEW met2 ( 66500 22400 ) M2_M1
    NEW met2 ( 81900 23800 ) M2_M1
    NEW met2 ( 87500 22400 ) M2_M1
 ;
- I2/n5
  ( I2/U23 B ) ( I2/U22 B ) ( I2/U20 NQ )
  + ROUTED met2 ( 70700 23800 ) ( * 28700 ) M2_M3
    NEW met3 ( 65100 28700 ) ( 70700 * )
    NEW met2 ( 65100 24500 ) ( * 28700 ) M2_M3
    NEW met3 ( 65100 24500 ) ( 67900 * ) M2_M3
    NEW met2 ( 67900 22400 ) ( * 24500 )
    NEW met2 ( 70700 11900 ) ( * 18200 ) M2_M1
    NEW met3 ( 46900 11900 ) ( 70700 * ) M2_M3
    NEW met2 ( 46900 8400 ) ( * 11900 ) M2_M3
    NEW met2 ( 70700 23800 ) M2_M1
    NEW met3 ( 65100 24500 ) M2_M3
    NEW met2 ( 67900 22400 ) M2_M1
    NEW met2 ( 46900 8400 ) M2_M1
 ;
- I3/n4
  ( I3/U24 B ) ( I3/U22 A ) ( I3/U21 NQ )
  + ROUTED met2 ( 31500 28700 ) ( * 33600 ) M2_M1
    NEW met2 ( 21700 28700 ) ( * 32200 ) M2_M1
    NEW met3 ( 21700 28700 ) ( 31500 * ) M2_M3
    NEW met3 ( 31500 28700 ) ( 45500 * ) M2_M3
    NEW met2 ( 45500 22400 ) ( * 28700 )
    NEW met3 ( 21700 28700 ) M2_M3
    NEW met2 ( 45500 22400 ) M2_M1
 ;
- I3/n5
  ( I3/U23 B ) ( I3/U22 B ) ( I3/U20 NQ )
  + ROUTED met2 ( 34300 35000 ) ( 35700 * ) M2_M1
    NEW met2 ( 34300 35000 ) ( * 35700 )
    NEW met2 ( 32900 35700 ) ( 34300 * )
    NEW met2 ( 32900 33600 ) ( * 35700 )
    NEW met2 ( 35700 32900 ) ( * 35000 )
    NEW met3 ( 35700 32900 ) ( 41300 * ) M2_M3
    NEW met2 ( 41300 22400 ) ( * 32900 )
    NEW met2 ( 32900 33600 ) M2_M1
    NEW met3 ( 35700 32900 ) M2_M3
    NEW met2 ( 41300 22400 ) M2_M1
 ;
- VDD
  ( PIN L[0] ) ( shctl_reg\[1\] NR ) ( shctl_reg\[0\] NR )
  ( opcode_reg\[2\] NR ) ( opcode_reg\[1\] NR ) ( opcode_reg\[0\] NR )
  ( baddr_reg\[1\] NS ) ( baddr_reg\[0\] NS ) ( opsel_reg\[1\] NS )
  ( opsel_reg\[0\] NS ) ( aaddr_reg\[1\] NS ) ( aaddr_reg\[0\] NS )
  ( waddr_reg\[1\] NS ) ( waddr_reg\[0\] NS )
  + ROUTED met2 ( 13300 35000 ) ( * 39900 ) M2_M1
    NEW met2 ( 30100 16100 ) ( * 21000 ) M2_M1
    NEW met2 ( 28700 41300 ) ( * 47600 ) M2_M1
    NEW met2 ( 51100 35000 ) ( * 39900 ) M2_M1
    NEW met2 ( 83300 33600 ) ( * 39900 ) M2_M1
    NEW met2 ( 94500 41300 ) ( * 47600 ) M2_M1
    NEW met2 ( 66500 33600 ) ( * 39900 ) M2_M1
    NEW met2 ( 76300 9800 ) ( * 14700 ) M2_M1
    NEW met2 ( 95900 9800 ) ( * 14700 ) M2_M1
    NEW met2 ( 14700 14700 ) ( * 22400 ) M2_M1
    NEW met2 ( 14700 8400 ) ( * 14700 ) M2_M1
    NEW met2 ( 13300 39900 ) ( * 47600 ) M2_M1
    NEW met2 ( 115000 300 0 ) ( * 4900 )
    NEW met2 ( 114100 4900 ) ( 115000 * )
    NEW met2 ( 114100 4900 ) ( * 14700 ) M2_M1
    NEW met2 ( 45500 41300 ) ( * 47600 ) M2_M1
    NEW met2 ( 13300 35000 ) M2_M1
    NEW met2 ( 30100 16100 ) M2_M1
    NEW met2 ( 28700 41300 ) M2_M1
    NEW met2 ( 51100 35000 ) M2_M1
    NEW met2 ( 83300 33600 ) M2_M1
    NEW met2 ( 94500 41300 ) M2_M1
    NEW met2 ( 66500 33600 ) M2_M1
    NEW met2 ( 76300 9800 ) M2_M1
    NEW met2 ( 95900 9800 ) M2_M1
    NEW met2 ( 14700 8400 ) M2_M1
    NEW met2 ( 45500 41300 ) M2_M1
  + USE POWER
 ;
END NETS

END DESIGN
