// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "03/26/2021 17:29:15"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module top_level (
	MAX10_CLK1_50,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	MAX10_CLK1_50;
input 	[1:0] KEY;
input 	[9:0] SW;
output 	[7:0] HEX0;
output 	[7:0] HEX1;
output 	[7:0] HEX2;
output 	[7:0] HEX3;
output 	[7:0] HEX4;
output 	[7:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[7]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[7]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[7]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[7]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[7]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[7]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAX10_CLK1_50	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX0[7]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX1[7]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX2[7]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX3[7]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX4[7]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX5[7]~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \SW[4]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \Mux0~0_combout ;
wire \MAX10_CLK1_50~input_o ;
wire \MAX10_CLK1_50~inputclkctrl_outclk ;
wire \~GND~combout ;
wire \nn|s0|Tick[0]~10_combout ;
wire \KEY[0]~input_o ;
wire \buttons[0]|q~0_combout ;
wire \buttons[0]|q~q ;
wire \nn|s0|Tick[0]~11 ;
wire \nn|s0|Tick[1]~15_combout ;
wire \nn|s0|Tick[5]~14_combout ;
wire \nn|s0|Tick[1]~16 ;
wire \nn|s0|Tick[2]~17_combout ;
wire \nn|s0|Tick[2]~18 ;
wire \nn|s0|Tick[3]~19_combout ;
wire \nn|s0|Tick[3]~20 ;
wire \nn|s0|Tick[4]~21_combout ;
wire \nn|s0|Tick[4]~22 ;
wire \nn|s0|Tick[5]~23_combout ;
wire \nn|s0|Tick[5]~24 ;
wire \nn|s0|Tick[6]~25_combout ;
wire \nn|s0|Tick[6]~26 ;
wire \nn|s0|Tick[7]~27_combout ;
wire \nn|s0|Tick[7]~28 ;
wire \nn|s0|Tick[8]~29_combout ;
wire \nn|s0|Tick[8]~30 ;
wire \nn|s0|Tick[9]~31_combout ;
wire \nn|s0|LessThan0~1_combout ;
wire \nn|s0|LessThan1~0_combout ;
wire \nn|s0|LessThan1~1_combout ;
wire \nn|s0|curr_state~15_combout ;
wire \nn|s0|curr_state.LOAD_2~q ;
wire \KEY[1]~input_o ;
wire \buttons[1]|q~0_combout ;
wire \buttons[1]|q~q ;
wire \nn|s0|Selector2~0_combout ;
wire \nn|s0|Selector2~1_combout ;
wire \nn|s0|Selector5~1_combout ;
wire \nn|s0|Selector5~2_combout ;
wire \nn|s0|curr_state~16_combout ;
wire \nn|s0|curr_state.LOAD_3~q ;
wire \nn|s0|curr_state~14_combout ;
wire \nn|s0|curr_state~23_combout ;
wire \nn|s0|curr_state.DONE~q ;
wire \nn|s0|curr_state~17_combout ;
wire \nn|s0|curr_state~21_combout ;
wire \nn|s0|curr_state.IDLE~q ;
wire \nn|s0|curr_state~24_combout ;
wire \nn|s0|curr_state.START~q ;
wire \nn|s0|curr_state~13_combout ;
wire \nn|s0|curr_state~18_combout ;
wire \nn|s0|curr_state~19_combout ;
wire \nn|s0|curr_state~20_combout ;
wire \nn|s0|curr_state~22_combout ;
wire \nn|s0|curr_state.LOAD_1~q ;
wire \nn|s0|Selector4~0_combout ;
wire \nn|s0|LessThan0~0_combout ;
wire \nn|s0|Selector4~1_combout ;
wire \nn|s0|Layer[0]~4_combout ;
wire \nn|s0|Tick[5]~12_combout ;
wire \nn|s0|Tick[5]~13_combout ;
wire \nn|s0|Layer[0]~2_combout ;
wire \nn|s0|Selector5~0_combout ;
wire \nn|Mux41~0_combout ;
wire \nn|Add3~0_combout ;
wire \nn|Add0~0_combout ;
wire \nn|Mux41~1_combout ;
wire \nn|Add0~1 ;
wire \nn|Add0~2_combout ;
wire \nn|s0|Layer[2]~5_combout ;
wire \nn|s0|Layer[2]~3_combout ;
wire \nn|Add3~5_combout ;
wire \nn|Add3~2_combout ;
wire \nn|Add3~1_combout ;
wire \nn|Add3~4_combout ;
wire \nn|Add3~6_combout ;
wire \nn|Add0~3 ;
wire \nn|Add0~4_combout ;
wire \nn|Add3~3 ;
wire \nn|Add3~7_combout ;
wire \nn|Add3~9_combout ;
wire \nn|Add3~10_combout ;
wire \nn|Add0~5 ;
wire \nn|Add0~6_combout ;
wire \nn|Add3~8 ;
wire \nn|Add3~11_combout ;
wire \nn|Add3~13_combout ;
wire \nn|Add3~14_combout ;
wire \nn|Add0~7 ;
wire \nn|Add0~8_combout ;
wire \nn|Add3~12 ;
wire \nn|Add3~15_combout ;
wire \nn|Add3~17_combout ;
wire \nn|Add3~18_combout ;
wire \nn|Add0~9 ;
wire \nn|Add0~10_combout ;
wire \nn|Add3~16 ;
wire \nn|Add3~19_combout ;
wire \nn|Add3~21_combout ;
wire \nn|Add3~22_combout ;
wire \nn|Add0~11 ;
wire \nn|Add0~12_combout ;
wire \nn|Add3~20 ;
wire \nn|Add3~23_combout ;
wire \nn|Add3~25_combout ;
wire \nn|Add3~26_combout ;
wire \nn|Add3~24 ;
wire \nn|Add3~27_combout ;
wire \nn|Add3~29_combout ;
wire \nn|Add0~13 ;
wire \nn|Add0~14_combout ;
wire \nn|Add3~30_combout ;
wire \nn|Add0~15 ;
wire \nn|Add0~16_combout ;
wire \nn|Add3~28 ;
wire \nn|Add3~31_combout ;
wire \nn|Add3~33_combout ;
wire \nn|Add3~34_combout ;
wire \nn|Add3~32 ;
wire \nn|Add3~35_combout ;
wire \nn|Add3~37_combout ;
wire \nn|Add0~17 ;
wire \nn|Add0~18_combout ;
wire \nn|Add3~38_combout ;
wire \nn|Probability[2][2]~q ;
wire \nn|Probability[6][2]~q ;
wire \Mux13~2_combout ;
wire \nn|Probability[14][2]~q ;
wire \nn|Probability[10][2]~feeder_combout ;
wire \nn|Probability[10][2]~q ;
wire \Mux13~3_combout ;
wire \SW[1]~input_o ;
wire \nn|Probability[7][2]~feeder_combout ;
wire \nn|Probability[7][2]~q ;
wire \nn|Probability[15][2]~q ;
wire \nn|Probability[11][2]~feeder_combout ;
wire \nn|Probability[11][2]~q ;
wire \nn|Probability[3][2]~q ;
wire \Mux13~9_combout ;
wire \Mux13~10_combout ;
wire \nn|Probability[0][2]~q ;
wire \nn|Probability[4][2]~feeder_combout ;
wire \nn|Probability[4][2]~q ;
wire \Mux13~6_combout ;
wire \nn|Probability[12][2]~q ;
wire \nn|Probability[8][2]~feeder_combout ;
wire \nn|Probability[8][2]~q ;
wire \Mux13~7_combout ;
wire \SW[0]~input_o ;
wire \nn|Probability[5][2]~q ;
wire \nn|Probability[13][2]~q ;
wire \nn|Probability[9][2]~feeder_combout ;
wire \nn|Probability[9][2]~q ;
wire \nn|Probability[1][2]~q ;
wire \Mux13~4_combout ;
wire \Mux13~5_combout ;
wire \Mux13~8_combout ;
wire \Mux13~11_combout ;
wire \nn|Probability[16][2]~q ;
wire \nn|Probability[17][2]~feeder_combout ;
wire \nn|Probability[17][2]~q ;
wire \Mux13~0_combout ;
wire \nn|Probability[19][2]~q ;
wire \nn|Probability[18][2]~feeder_combout ;
wire \nn|Probability[18][2]~q ;
wire \Mux13~1_combout ;
wire \Mux13~12_combout ;
wire \nn|Probability[11][1]~feeder_combout ;
wire \nn|Probability[11][1]~q ;
wire \nn|Probability[3][1]~q ;
wire \Mux14~9_combout ;
wire \nn|Probability[15][1]~q ;
wire \nn|Probability[7][1]~feeder_combout ;
wire \nn|Probability[7][1]~q ;
wire \Mux14~10_combout ;
wire \nn|Probability[5][1]~feeder_combout ;
wire \nn|Probability[5][1]~q ;
wire \nn|Probability[13][1]~q ;
wire \nn|Probability[9][1]~feeder_combout ;
wire \nn|Probability[9][1]~q ;
wire \nn|Probability[1][1]~q ;
wire \Mux14~2_combout ;
wire \Mux14~3_combout ;
wire \nn|Probability[6][1]~feeder_combout ;
wire \nn|Probability[6][1]~q ;
wire \nn|Probability[2][1]~q ;
wire \Mux14~4_combout ;
wire \nn|Probability[14][1]~q ;
wire \nn|Probability[10][1]~feeder_combout ;
wire \nn|Probability[10][1]~q ;
wire \Mux14~5_combout ;
wire \nn|Probability[4][1]~feeder_combout ;
wire \nn|Probability[4][1]~q ;
wire \nn|Probability[0][1]~q ;
wire \Mux14~6_combout ;
wire \nn|Probability[8][1]~feeder_combout ;
wire \nn|Probability[8][1]~q ;
wire \nn|Probability[12][1]~q ;
wire \Mux14~7_combout ;
wire \Mux14~8_combout ;
wire \Mux14~11_combout ;
wire \nn|Probability[18][1]~feeder_combout ;
wire \nn|Probability[18][1]~q ;
wire \nn|Probability[16][1]~q ;
wire \Mux14~0_combout ;
wire \nn|Probability[19][1]~q ;
wire \nn|Probability[17][1]~q ;
wire \Mux14~1_combout ;
wire \Mux14~12_combout ;
wire \nn|Probability[9][3]~feeder_combout ;
wire \nn|Probability[9][3]~q ;
wire \nn|Probability[1][3]~q ;
wire \Mux12~2_combout ;
wire \nn|Probability[13][3]~q ;
wire \nn|Probability[5][3]~q ;
wire \Mux12~3_combout ;
wire \nn|Probability[3][3]~q ;
wire \nn|Probability[11][3]~feeder_combout ;
wire \nn|Probability[11][3]~q ;
wire \Mux12~9_combout ;
wire \nn|Probability[15][3]~q ;
wire \nn|Probability[7][3]~q ;
wire \Mux12~10_combout ;
wire \nn|Probability[0][3]~q ;
wire \nn|Probability[4][3]~feeder_combout ;
wire \nn|Probability[4][3]~q ;
wire \Mux12~6_combout ;
wire \nn|Probability[12][3]~q ;
wire \nn|Probability[8][3]~feeder_combout ;
wire \nn|Probability[8][3]~q ;
wire \Mux12~7_combout ;
wire \nn|Probability[2][3]~q ;
wire \nn|Probability[6][3]~q ;
wire \Mux12~4_combout ;
wire \nn|Probability[14][3]~q ;
wire \nn|Probability[10][3]~feeder_combout ;
wire \nn|Probability[10][3]~q ;
wire \Mux12~5_combout ;
wire \Mux12~8_combout ;
wire \Mux12~11_combout ;
wire \nn|Probability[17][3]~feeder_combout ;
wire \nn|Probability[17][3]~q ;
wire \nn|Probability[19][3]~q ;
wire \nn|Probability[16][3]~q ;
wire \nn|Probability[18][3]~q ;
wire \Mux12~0_combout ;
wire \Mux12~1_combout ;
wire \Mux12~12_combout ;
wire \nn|Probability[16][0]~q ;
wire \nn|Probability[17][0]~feeder_combout ;
wire \nn|Probability[17][0]~q ;
wire \Mux15~0_combout ;
wire \nn|Probability[19][0]~q ;
wire \nn|Probability[18][0]~feeder_combout ;
wire \nn|Probability[18][0]~q ;
wire \Mux15~1_combout ;
wire \nn|Probability[6][0]~q ;
wire \nn|Probability[2][0]~q ;
wire \Mux15~2_combout ;
wire \nn|Probability[14][0]~q ;
wire \nn|Probability[10][0]~feeder_combout ;
wire \nn|Probability[10][0]~q ;
wire \Mux15~3_combout ;
wire \nn|Probability[5][0]~feeder_combout ;
wire \nn|Probability[5][0]~q ;
wire \nn|Probability[13][0]~q ;
wire \nn|Probability[9][0]~feeder_combout ;
wire \nn|Probability[9][0]~q ;
wire \nn|Probability[1][0]~q ;
wire \Mux15~4_combout ;
wire \Mux15~5_combout ;
wire \nn|Probability[8][0]~feeder_combout ;
wire \nn|Probability[8][0]~q ;
wire \nn|Probability[12][0]~q ;
wire \nn|Probability[4][0]~q ;
wire \nn|Probability[0][0]~q ;
wire \Mux15~6_combout ;
wire \Mux15~7_combout ;
wire \Mux15~8_combout ;
wire \nn|Probability[3][0]~q ;
wire \nn|Probability[11][0]~feeder_combout ;
wire \nn|Probability[11][0]~q ;
wire \Mux15~9_combout ;
wire \nn|Probability[15][0]~q ;
wire \nn|Probability[7][0]~feeder_combout ;
wire \nn|Probability[7][0]~q ;
wire \Mux15~10_combout ;
wire \Mux15~11_combout ;
wire \Mux15~12_combout ;
wire \hex_display[0]|WideOr6~0_combout ;
wire \hex_display[0]|WideOr5~0_combout ;
wire \hex_display[0]|WideOr4~0_combout ;
wire \hex_display[0]|WideOr3~0_combout ;
wire \hex_display[0]|WideOr2~0_combout ;
wire \hex_display[0]|WideOr1~0_combout ;
wire \hex_display[0]|WideOr0~0_combout ;
wire \nn|Probability[10][5]~feeder_combout ;
wire \nn|Probability[10][5]~q ;
wire \nn|Probability[8][5]~q ;
wire \Mux10~2_combout ;
wire \nn|Probability[11][5]~q ;
wire \nn|Probability[9][5]~feeder_combout ;
wire \nn|Probability[9][5]~q ;
wire \Mux10~3_combout ;
wire \nn|Probability[12][5]~q ;
wire \nn|Probability[13][5]~feeder_combout ;
wire \nn|Probability[13][5]~q ;
wire \Mux10~9_combout ;
wire \nn|Probability[15][5]~q ;
wire \nn|Probability[14][5]~feeder_combout ;
wire \nn|Probability[14][5]~q ;
wire \Mux10~10_combout ;
wire \nn|Probability[0][5]~q ;
wire \nn|Probability[2][5]~feeder_combout ;
wire \nn|Probability[2][5]~q ;
wire \Mux10~6_combout ;
wire \nn|Probability[3][5]~q ;
wire \nn|Probability[1][5]~feeder_combout ;
wire \nn|Probability[1][5]~q ;
wire \Mux10~7_combout ;
wire \nn|Probability[4][5]~q ;
wire \nn|Probability[5][5]~feeder_combout ;
wire \nn|Probability[5][5]~q ;
wire \Mux10~4_combout ;
wire \nn|Probability[7][5]~q ;
wire \nn|Probability[6][5]~q ;
wire \Mux10~5_combout ;
wire \Mux10~8_combout ;
wire \Mux10~11_combout ;
wire \nn|Probability[17][5]~feeder_combout ;
wire \nn|Probability[17][5]~q ;
wire \nn|Probability[19][5]~q ;
wire \nn|Probability[16][5]~q ;
wire \nn|Probability[18][5]~feeder_combout ;
wire \nn|Probability[18][5]~q ;
wire \Mux10~0_combout ;
wire \Mux10~1_combout ;
wire \Mux10~12_combout ;
wire \nn|Probability[18][4]~feeder_combout ;
wire \nn|Probability[18][4]~q ;
wire \nn|Probability[19][4]~q ;
wire \nn|Probability[17][4]~feeder_combout ;
wire \nn|Probability[17][4]~q ;
wire \nn|Probability[16][4]~q ;
wire \Mux11~0_combout ;
wire \Mux11~1_combout ;
wire \nn|Probability[2][4]~q ;
wire \nn|Probability[6][4]~feeder_combout ;
wire \nn|Probability[6][4]~q ;
wire \Mux11~2_combout ;
wire \nn|Probability[14][4]~q ;
wire \nn|Probability[10][4]~feeder_combout ;
wire \nn|Probability[10][4]~q ;
wire \Mux11~3_combout ;
wire \nn|Probability[7][4]~feeder_combout ;
wire \nn|Probability[7][4]~q ;
wire \nn|Probability[15][4]~q ;
wire \nn|Probability[11][4]~feeder_combout ;
wire \nn|Probability[11][4]~q ;
wire \nn|Probability[3][4]~q ;
wire \Mux11~9_combout ;
wire \Mux11~10_combout ;
wire \nn|Probability[0][4]~q ;
wire \nn|Probability[4][4]~feeder_combout ;
wire \nn|Probability[4][4]~q ;
wire \Mux11~6_combout ;
wire \nn|Probability[12][4]~q ;
wire \nn|Probability[8][4]~q ;
wire \Mux11~7_combout ;
wire \nn|Probability[1][4]~q ;
wire \nn|Probability[9][4]~q ;
wire \Mux11~4_combout ;
wire \nn|Probability[5][4]~feeder_combout ;
wire \nn|Probability[5][4]~q ;
wire \nn|Probability[13][4]~q ;
wire \Mux11~5_combout ;
wire \Mux11~8_combout ;
wire \Mux11~11_combout ;
wire \Mux11~12_combout ;
wire \nn|Probability[17][7]~q ;
wire \nn|Probability[19][7]~q ;
wire \nn|Probability[16][7]~q ;
wire \nn|Probability[18][7]~feeder_combout ;
wire \nn|Probability[18][7]~q ;
wire \Mux8~0_combout ;
wire \Mux8~1_combout ;
wire \nn|Probability[1][7]~feeder_combout ;
wire \nn|Probability[1][7]~q ;
wire \nn|Probability[0][7]~q ;
wire \Mux8~6_combout ;
wire \nn|Probability[3][7]~q ;
wire \nn|Probability[2][7]~q ;
wire \Mux8~7_combout ;
wire \nn|Probability[10][7]~feeder_combout ;
wire \nn|Probability[10][7]~q ;
wire \nn|Probability[11][7]~q ;
wire \nn|Probability[8][7]~q ;
wire \nn|Probability[9][7]~feeder_combout ;
wire \nn|Probability[9][7]~q ;
wire \Mux8~4_combout ;
wire \Mux8~5_combout ;
wire \Mux8~8_combout ;
wire \nn|Probability[13][7]~q ;
wire \nn|Probability[15][7]~q ;
wire \nn|Probability[14][7]~feeder_combout ;
wire \nn|Probability[14][7]~q ;
wire \nn|Probability[12][7]~q ;
wire \Mux8~9_combout ;
wire \Mux8~10_combout ;
wire \nn|Probability[5][7]~feeder_combout ;
wire \nn|Probability[5][7]~q ;
wire \nn|Probability[7][7]~q ;
wire \nn|Probability[6][7]~feeder_combout ;
wire \nn|Probability[6][7]~q ;
wire \nn|Probability[4][7]~q ;
wire \Mux8~2_combout ;
wire \Mux8~3_combout ;
wire \Mux8~11_combout ;
wire \Mux8~12_combout ;
wire \nn|Probability[18][6]~q ;
wire \nn|Probability[19][6]~q ;
wire \nn|Probability[16][6]~q ;
wire \nn|Probability[17][6]~feeder_combout ;
wire \nn|Probability[17][6]~q ;
wire \Mux9~0_combout ;
wire \Mux9~1_combout ;
wire \nn|Probability[11][6]~feeder_combout ;
wire \nn|Probability[11][6]~q ;
wire \nn|Probability[15][6]~q ;
wire \nn|Probability[7][6]~feeder_combout ;
wire \nn|Probability[7][6]~q ;
wire \nn|Probability[3][6]~q ;
wire \Mux9~9_combout ;
wire \Mux9~10_combout ;
wire \nn|Probability[2][6]~q ;
wire \nn|Probability[10][6]~feeder_combout ;
wire \nn|Probability[10][6]~q ;
wire \Mux9~4_combout ;
wire \nn|Probability[14][6]~q ;
wire \nn|Probability[6][6]~q ;
wire \Mux9~5_combout ;
wire \nn|Probability[0][6]~q ;
wire \nn|Probability[8][6]~feeder_combout ;
wire \nn|Probability[8][6]~q ;
wire \Mux9~6_combout ;
wire \nn|Probability[12][6]~q ;
wire \nn|Probability[4][6]~q ;
wire \Mux9~7_combout ;
wire \Mux9~8_combout ;
wire \nn|Probability[9][6]~feeder_combout ;
wire \nn|Probability[9][6]~q ;
wire \nn|Probability[5][6]~q ;
wire \nn|Probability[1][6]~q ;
wire \Mux9~2_combout ;
wire \nn|Probability[13][6]~q ;
wire \Mux9~3_combout ;
wire \Mux9~11_combout ;
wire \Mux9~12_combout ;
wire \hex_display[1]|WideOr6~0_combout ;
wire \hex_display[1]|WideOr5~0_combout ;
wire \hex_display[1]|WideOr4~0_combout ;
wire \hex_display[1]|WideOr3~0_combout ;
wire \hex_display[1]|WideOr2~0_combout ;
wire \hex_display[1]|WideOr1~0_combout ;
wire \hex_display[1]|WideOr0~0_combout ;
wire \nn|Probability[16][9]~q ;
wire \nn|Probability[18][9]~feeder_combout ;
wire \nn|Probability[18][9]~q ;
wire \Mux6~0_combout ;
wire \nn|Probability[19][9]~q ;
wire \nn|Probability[17][9]~feeder_combout ;
wire \nn|Probability[17][9]~q ;
wire \Mux6~1_combout ;
wire \nn|Probability[10][9]~q ;
wire \nn|Probability[8][9]~q ;
wire \Mux6~2_combout ;
wire \nn|Probability[11][9]~q ;
wire \nn|Probability[9][9]~feeder_combout ;
wire \nn|Probability[9][9]~q ;
wire \Mux6~3_combout ;
wire \nn|Probability[2][9]~q ;
wire \nn|Probability[0][9]~q ;
wire \Mux6~6_combout ;
wire \nn|Probability[3][9]~q ;
wire \nn|Probability[1][9]~q ;
wire \Mux6~7_combout ;
wire \nn|Probability[5][9]~feeder_combout ;
wire \nn|Probability[5][9]~q ;
wire \nn|Probability[4][9]~q ;
wire \Mux6~4_combout ;
wire \nn|Probability[7][9]~q ;
wire \nn|Probability[6][9]~feeder_combout ;
wire \nn|Probability[6][9]~q ;
wire \Mux6~5_combout ;
wire \Mux6~8_combout ;
wire \nn|Probability[13][9]~feeder_combout ;
wire \nn|Probability[13][9]~q ;
wire \nn|Probability[12][9]~q ;
wire \Mux6~9_combout ;
wire \nn|Probability[15][9]~q ;
wire \nn|Probability[14][9]~feeder_combout ;
wire \nn|Probability[14][9]~q ;
wire \Mux6~10_combout ;
wire \Mux6~11_combout ;
wire \Mux6~12_combout ;
wire \nn|Probability[14][11]~q ;
wire \nn|Probability[12][11]~q ;
wire \Mux4~9_combout ;
wire \nn|Probability[15][11]~q ;
wire \nn|Probability[13][11]~feeder_combout ;
wire \nn|Probability[13][11]~q ;
wire \Mux4~10_combout ;
wire \nn|Probability[8][11]~q ;
wire \nn|Probability[9][11]~feeder_combout ;
wire \nn|Probability[9][11]~q ;
wire \Mux4~4_combout ;
wire \nn|Probability[11][11]~q ;
wire \nn|Probability[10][11]~feeder_combout ;
wire \nn|Probability[10][11]~q ;
wire \Mux4~5_combout ;
wire \nn|Probability[2][11]~feeder_combout ;
wire \nn|Probability[2][11]~q ;
wire \nn|Probability[3][11]~q ;
wire \nn|Probability[0][11]~q ;
wire \nn|Probability[1][11]~q ;
wire \Mux4~6_combout ;
wire \Mux4~7_combout ;
wire \Mux4~8_combout ;
wire \nn|Probability[5][11]~q ;
wire \nn|Probability[7][11]~q ;
wire \nn|Probability[6][11]~feeder_combout ;
wire \nn|Probability[6][11]~q ;
wire \nn|Probability[4][11]~q ;
wire \Mux4~2_combout ;
wire \Mux4~3_combout ;
wire \Mux4~11_combout ;
wire \nn|Probability[17][11]~feeder_combout ;
wire \nn|Probability[17][11]~q ;
wire \nn|Probability[19][11]~q ;
wire \nn|Probability[16][11]~q ;
wire \nn|Probability[18][11]~feeder_combout ;
wire \nn|Probability[18][11]~q ;
wire \Mux4~0_combout ;
wire \Mux4~1_combout ;
wire \Mux4~12_combout ;
wire \nn|Probability[18][10]~feeder_combout ;
wire \nn|Probability[18][10]~q ;
wire \nn|Probability[19][10]~q ;
wire \nn|Probability[16][10]~q ;
wire \nn|Probability[17][10]~feeder_combout ;
wire \nn|Probability[17][10]~q ;
wire \Mux5~0_combout ;
wire \Mux5~1_combout ;
wire \nn|Probability[9][10]~feeder_combout ;
wire \nn|Probability[9][10]~q ;
wire \nn|Probability[5][10]~feeder_combout ;
wire \nn|Probability[5][10]~q ;
wire \nn|Probability[1][10]~q ;
wire \Mux5~2_combout ;
wire \nn|Probability[13][10]~q ;
wire \Mux5~3_combout ;
wire \nn|Probability[0][10]~q ;
wire \nn|Probability[8][10]~feeder_combout ;
wire \nn|Probability[8][10]~q ;
wire \Mux5~6_combout ;
wire \nn|Probability[12][10]~q ;
wire \nn|Probability[4][10]~feeder_combout ;
wire \nn|Probability[4][10]~q ;
wire \Mux5~7_combout ;
wire \nn|Probability[6][10]~q ;
wire \nn|Probability[14][10]~q ;
wire \nn|Probability[10][10]~feeder_combout ;
wire \nn|Probability[10][10]~q ;
wire \nn|Probability[2][10]~q ;
wire \Mux5~4_combout ;
wire \Mux5~5_combout ;
wire \Mux5~8_combout ;
wire \nn|Probability[7][10]~q ;
wire \nn|Probability[3][10]~q ;
wire \Mux5~9_combout ;
wire \nn|Probability[11][10]~feeder_combout ;
wire \nn|Probability[11][10]~q ;
wire \nn|Probability[15][10]~q ;
wire \Mux5~10_combout ;
wire \Mux5~11_combout ;
wire \Mux5~12_combout ;
wire \nn|Probability[18][8]~q ;
wire \nn|Probability[19][8]~q ;
wire \nn|Probability[16][8]~q ;
wire \nn|Probability[17][8]~feeder_combout ;
wire \nn|Probability[17][8]~q ;
wire \Mux7~0_combout ;
wire \Mux7~1_combout ;
wire \nn|Probability[6][8]~q ;
wire \nn|Probability[2][8]~q ;
wire \Mux7~2_combout ;
wire \nn|Probability[10][8]~q ;
wire \nn|Probability[14][8]~q ;
wire \Mux7~3_combout ;
wire \nn|Probability[5][8]~feeder_combout ;
wire \nn|Probability[5][8]~q ;
wire \nn|Probability[13][8]~q ;
wire \nn|Probability[9][8]~feeder_combout ;
wire \nn|Probability[9][8]~q ;
wire \nn|Probability[1][8]~q ;
wire \Mux7~4_combout ;
wire \Mux7~5_combout ;
wire \nn|Probability[4][8]~feeder_combout ;
wire \nn|Probability[4][8]~q ;
wire \nn|Probability[0][8]~q ;
wire \Mux7~6_combout ;
wire \nn|Probability[8][8]~feeder_combout ;
wire \nn|Probability[8][8]~q ;
wire \nn|Probability[12][8]~q ;
wire \Mux7~7_combout ;
wire \Mux7~8_combout ;
wire \nn|Probability[11][8]~feeder_combout ;
wire \nn|Probability[11][8]~q ;
wire \nn|Probability[3][8]~q ;
wire \Mux7~9_combout ;
wire \nn|Probability[15][8]~q ;
wire \nn|Probability[7][8]~q ;
wire \Mux7~10_combout ;
wire \Mux7~11_combout ;
wire \Mux7~12_combout ;
wire \hex_display[2]|WideOr6~0_combout ;
wire \hex_display[2]|WideOr5~0_combout ;
wire \hex_display[2]|WideOr4~0_combout ;
wire \hex_display[2]|WideOr3~0_combout ;
wire \hex_display[2]|WideOr2~0_combout ;
wire \hex_display[2]|WideOr1~0_combout ;
wire \hex_display[2]|WideOr0~0_combout ;
wire \nn|Probability[5][15]~q ;
wire \nn|Probability[7][15]~q ;
wire \nn|Probability[4][15]~q ;
wire \nn|Probability[6][15]~feeder_combout ;
wire \nn|Probability[6][15]~q ;
wire \Mux0~3_combout ;
wire \Mux0~4_combout ;
wire \nn|Probability[8][15]~q ;
wire \nn|Probability[9][15]~feeder_combout ;
wire \nn|Probability[9][15]~q ;
wire \Mux0~5_combout ;
wire \nn|Probability[11][15]~q ;
wire \nn|Probability[10][15]~feeder_combout ;
wire \nn|Probability[10][15]~q ;
wire \Mux0~6_combout ;
wire \nn|Probability[0][15]~q ;
wire \nn|Probability[1][15]~feeder_combout ;
wire \nn|Probability[1][15]~q ;
wire \Mux0~7_combout ;
wire \nn|Probability[2][15]~feeder_combout ;
wire \nn|Probability[2][15]~q ;
wire \nn|Probability[3][15]~q ;
wire \Mux0~8_combout ;
wire \Mux0~9_combout ;
wire \nn|Probability[13][15]~feeder_combout ;
wire \nn|Probability[13][15]~q ;
wire \nn|Probability[15][15]~q ;
wire \nn|Probability[12][15]~q ;
wire \nn|Probability[14][15]~q ;
wire \Mux0~10_combout ;
wire \Mux0~11_combout ;
wire \Mux0~12_combout ;
wire \nn|Probability[17][15]~q ;
wire \nn|Probability[19][15]~q ;
wire \nn|Probability[18][15]~q ;
wire \nn|Probability[16][15]~q ;
wire \Mux0~1_combout ;
wire \Mux0~2_combout ;
wire \Mux0~13_combout ;
wire \nn|Probability[18][14]~q ;
wire \nn|Probability[19][14]~q ;
wire \nn|Probability[16][14]~q ;
wire \nn|Probability[17][14]~feeder_combout ;
wire \nn|Probability[17][14]~q ;
wire \Mux1~0_combout ;
wire \Mux1~1_combout ;
wire \nn|Probability[5][14]~feeder_combout ;
wire \nn|Probability[5][14]~q ;
wire \nn|Probability[1][14]~q ;
wire \Mux1~2_combout ;
wire \nn|Probability[13][14]~q ;
wire \nn|Probability[9][14]~q ;
wire \Mux1~3_combout ;
wire \nn|Probability[11][14]~feeder_combout ;
wire \nn|Probability[11][14]~q ;
wire \nn|Probability[3][14]~q ;
wire \nn|Probability[7][14]~q ;
wire \Mux1~9_combout ;
wire \nn|Probability[15][14]~q ;
wire \Mux1~10_combout ;
wire \nn|Probability[0][14]~q ;
wire \nn|Probability[8][14]~feeder_combout ;
wire \nn|Probability[8][14]~q ;
wire \Mux1~6_combout ;
wire \nn|Probability[12][14]~q ;
wire \nn|Probability[4][14]~feeder_combout ;
wire \nn|Probability[4][14]~q ;
wire \Mux1~7_combout ;
wire \nn|Probability[6][14]~feeder_combout ;
wire \nn|Probability[6][14]~q ;
wire \nn|Probability[14][14]~q ;
wire \nn|Probability[10][14]~q ;
wire \nn|Probability[2][14]~q ;
wire \Mux1~4_combout ;
wire \Mux1~5_combout ;
wire \Mux1~8_combout ;
wire \Mux1~11_combout ;
wire \Mux1~12_combout ;
wire \nn|Probability[11][12]~feeder_combout ;
wire \nn|Probability[11][12]~q ;
wire \nn|Probability[3][12]~q ;
wire \Mux3~9_combout ;
wire \nn|Probability[15][12]~q ;
wire \nn|Probability[7][12]~feeder_combout ;
wire \nn|Probability[7][12]~q ;
wire \Mux3~10_combout ;
wire \nn|Probability[1][12]~q ;
wire \nn|Probability[9][12]~feeder_combout ;
wire \nn|Probability[9][12]~q ;
wire \Mux3~4_combout ;
wire \nn|Probability[13][12]~q ;
wire \nn|Probability[5][12]~q ;
wire \Mux3~5_combout ;
wire \nn|Probability[0][12]~q ;
wire \nn|Probability[4][12]~feeder_combout ;
wire \nn|Probability[4][12]~q ;
wire \Mux3~6_combout ;
wire \nn|Probability[12][12]~q ;
wire \nn|Probability[8][12]~feeder_combout ;
wire \nn|Probability[8][12]~q ;
wire \Mux3~7_combout ;
wire \Mux3~8_combout ;
wire \nn|Probability[2][12]~q ;
wire \nn|Probability[6][12]~feeder_combout ;
wire \nn|Probability[6][12]~q ;
wire \Mux3~2_combout ;
wire \nn|Probability[14][12]~q ;
wire \nn|Probability[10][12]~feeder_combout ;
wire \nn|Probability[10][12]~q ;
wire \Mux3~3_combout ;
wire \Mux3~11_combout ;
wire \nn|Probability[18][12]~feeder_combout ;
wire \nn|Probability[18][12]~q ;
wire \nn|Probability[19][12]~q ;
wire \nn|Probability[16][12]~q ;
wire \nn|Probability[17][12]~feeder_combout ;
wire \nn|Probability[17][12]~q ;
wire \Mux3~0_combout ;
wire \Mux3~1_combout ;
wire \Mux3~12_combout ;
wire \nn|Probability[17][13]~feeder_combout ;
wire \nn|Probability[17][13]~q ;
wire \nn|Probability[19][13]~q ;
wire \nn|Probability[16][13]~q ;
wire \nn|Probability[18][13]~feeder_combout ;
wire \nn|Probability[18][13]~q ;
wire \Mux2~0_combout ;
wire \Mux2~1_combout ;
wire \nn|Probability[10][13]~feeder_combout ;
wire \nn|Probability[10][13]~q ;
wire \nn|Probability[8][13]~q ;
wire \Mux2~2_combout ;
wire \nn|Probability[11][13]~q ;
wire \nn|Probability[9][13]~feeder_combout ;
wire \nn|Probability[9][13]~q ;
wire \Mux2~3_combout ;
wire \nn|Probability[12][13]~q ;
wire \nn|Probability[13][13]~feeder_combout ;
wire \nn|Probability[13][13]~q ;
wire \Mux2~9_combout ;
wire \nn|Probability[15][13]~q ;
wire \nn|Probability[14][13]~feeder_combout ;
wire \nn|Probability[14][13]~q ;
wire \Mux2~10_combout ;
wire \nn|Probability[0][13]~q ;
wire \nn|Probability[2][13]~feeder_combout ;
wire \nn|Probability[2][13]~q ;
wire \Mux2~6_combout ;
wire \nn|Probability[3][13]~q ;
wire \nn|Probability[1][13]~feeder_combout ;
wire \nn|Probability[1][13]~q ;
wire \Mux2~7_combout ;
wire \nn|Probability[6][13]~feeder_combout ;
wire \nn|Probability[6][13]~q ;
wire \nn|Probability[7][13]~q ;
wire \nn|Probability[4][13]~q ;
wire \nn|Probability[5][13]~q ;
wire \Mux2~4_combout ;
wire \Mux2~5_combout ;
wire \Mux2~8_combout ;
wire \Mux2~11_combout ;
wire \Mux2~12_combout ;
wire \hex_display[3]|WideOr6~0_combout ;
wire \hex_display[3]|WideOr5~0_combout ;
wire \hex_display[3]|WideOr4~0_combout ;
wire \hex_display[3]|WideOr3~0_combout ;
wire \hex_display[3]|WideOr2~0_combout ;
wire \hex_display[3]|WideOr1~0_combout ;
wire \hex_display[3]|WideOr0~0_combout ;
wire [15:0] \nn|r0|r[10]|altsyncram_component|auto_generated|q_a ;
wire [15:0] \nn|r0|r[14]|altsyncram_component|auto_generated|q_a ;
wire [15:0] \nn|r0|r[18]|altsyncram_component|auto_generated|q_a ;
wire [15:0] \nn|r0|r[6]|altsyncram_component|auto_generated|q_a ;
wire [15:0] \nn|r0|r[2]|altsyncram_component|auto_generated|q_a ;
wire [15:0] \nn|r0|r[17]|altsyncram_component|auto_generated|q_a ;
wire [15:0] \nn|r0|r[5]|altsyncram_component|auto_generated|q_a ;
wire [15:0] \nn|r0|r[19]|altsyncram_component|auto_generated|q_a ;
wire [15:0] \nn|r0|r[16]|altsyncram_component|auto_generated|q_a ;
wire [15:0] \nn|r0|r[0]|altsyncram_component|auto_generated|q_a ;
wire [15:0] \nn|r0|r[9]|altsyncram_component|auto_generated|q_a ;
wire [15:0] \nn|r0|r[8]|altsyncram_component|auto_generated|q_a ;
wire [15:0] \nn|r0|r[7]|altsyncram_component|auto_generated|q_a ;
wire [15:0] \nn|r0|r[4]|altsyncram_component|auto_generated|q_a ;
wire [15:0] \nn|r0|r[1]|altsyncram_component|auto_generated|q_a ;
wire [15:0] \nn|r0|r[13]|altsyncram_component|auto_generated|q_a ;
wire [15:0] \nn|r0|r[12]|altsyncram_component|auto_generated|q_a ;
wire [15:0] \nn|r0|r[11]|altsyncram_component|auto_generated|q_a ;
wire [15:0] \nn|r0|r[3]|altsyncram_component|auto_generated|q_a ;
wire [15:0] \nn|r0|r[15]|altsyncram_component|auto_generated|q_a ;
wire [9:0] \nn|s0|Tick ;

wire [8:0] \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [8:0] \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;

assign \nn|r0|r[10]|altsyncram_component|auto_generated|q_a [0] = \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \nn|r0|r[14]|altsyncram_component|auto_generated|q_a [0] = \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \nn|r0|r[16]|altsyncram_component|auto_generated|q_a [0] = \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \nn|r0|r[17]|altsyncram_component|auto_generated|q_a [0] = \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \nn|r0|r[18]|altsyncram_component|auto_generated|q_a [0] = \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \nn|r0|r[19]|altsyncram_component|auto_generated|q_a [0] = \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \nn|r0|r[2]|altsyncram_component|auto_generated|q_a [0] = \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \nn|r0|r[5]|altsyncram_component|auto_generated|q_a [0] = \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \nn|r0|r[6]|altsyncram_component|auto_generated|q_a [0] = \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

assign \nn|r0|r[0]|altsyncram_component|auto_generated|q_a [0] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \nn|r0|r[11]|altsyncram_component|auto_generated|q_a [0] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \nn|r0|r[12]|altsyncram_component|auto_generated|q_a [0] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \nn|r0|r[13]|altsyncram_component|auto_generated|q_a [0] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \nn|r0|r[1]|altsyncram_component|auto_generated|q_a [0] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \nn|r0|r[4]|altsyncram_component|auto_generated|q_a [0] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \nn|r0|r[7]|altsyncram_component|auto_generated|q_a [0] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \nn|r0|r[8]|altsyncram_component|auto_generated|q_a [0] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \nn|r0|r[9]|altsyncram_component|auto_generated|q_a [0] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

assign \nn|r0|r[15]|altsyncram_component|auto_generated|q_a [0] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \nn|r0|r[16]|altsyncram_component|auto_generated|q_a [1] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \nn|r0|r[17]|altsyncram_component|auto_generated|q_a [1] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \nn|r0|r[18]|altsyncram_component|auto_generated|q_a [1] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \nn|r0|r[19]|altsyncram_component|auto_generated|q_a [1] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];
assign \nn|r0|r[1]|altsyncram_component|auto_generated|q_a [1] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [5];
assign \nn|r0|r[3]|altsyncram_component|auto_generated|q_a [0] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [6];
assign \nn|r0|r[5]|altsyncram_component|auto_generated|q_a [1] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [7];
assign \nn|r0|r[9]|altsyncram_component|auto_generated|q_a [1] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [8];

assign \nn|r0|r[0]|altsyncram_component|auto_generated|q_a [1] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \nn|r0|r[10]|altsyncram_component|auto_generated|q_a [1] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \nn|r0|r[12]|altsyncram_component|auto_generated|q_a [1] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \nn|r0|r[13]|altsyncram_component|auto_generated|q_a [1] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \nn|r0|r[14]|altsyncram_component|auto_generated|q_a [1] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];
assign \nn|r0|r[2]|altsyncram_component|auto_generated|q_a [1] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [5];
assign \nn|r0|r[4]|altsyncram_component|auto_generated|q_a [1] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [6];
assign \nn|r0|r[6]|altsyncram_component|auto_generated|q_a [1] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [7];
assign \nn|r0|r[8]|altsyncram_component|auto_generated|q_a [1] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [8];

assign \nn|r0|r[10]|altsyncram_component|auto_generated|q_a [2] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \nn|r0|r[11]|altsyncram_component|auto_generated|q_a [1] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \nn|r0|r[15]|altsyncram_component|auto_generated|q_a [1] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \nn|r0|r[16]|altsyncram_component|auto_generated|q_a [2] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \nn|r0|r[17]|altsyncram_component|auto_generated|q_a [2] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];
assign \nn|r0|r[18]|altsyncram_component|auto_generated|q_a [2] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [5];
assign \nn|r0|r[19]|altsyncram_component|auto_generated|q_a [2] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [6];
assign \nn|r0|r[3]|altsyncram_component|auto_generated|q_a [1] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [7];
assign \nn|r0|r[7]|altsyncram_component|auto_generated|q_a [1] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [8];

assign \nn|r0|r[13]|altsyncram_component|auto_generated|q_a [2] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \nn|r0|r[14]|altsyncram_component|auto_generated|q_a [2] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \nn|r0|r[1]|altsyncram_component|auto_generated|q_a [2] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \nn|r0|r[2]|altsyncram_component|auto_generated|q_a [2] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];
assign \nn|r0|r[4]|altsyncram_component|auto_generated|q_a [2] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [4];
assign \nn|r0|r[5]|altsyncram_component|auto_generated|q_a [2] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [5];
assign \nn|r0|r[6]|altsyncram_component|auto_generated|q_a [2] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [6];
assign \nn|r0|r[8]|altsyncram_component|auto_generated|q_a [2] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [7];
assign \nn|r0|r[9]|altsyncram_component|auto_generated|q_a [2] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [8];

assign \nn|r0|r[0]|altsyncram_component|auto_generated|q_a [2] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \nn|r0|r[11]|altsyncram_component|auto_generated|q_a [2] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \nn|r0|r[12]|altsyncram_component|auto_generated|q_a [2] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \nn|r0|r[15]|altsyncram_component|auto_generated|q_a [2] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];
assign \nn|r0|r[16]|altsyncram_component|auto_generated|q_a [3] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [4];
assign \nn|r0|r[17]|altsyncram_component|auto_generated|q_a [3] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [5];
assign \nn|r0|r[18]|altsyncram_component|auto_generated|q_a [3] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [6];
assign \nn|r0|r[3]|altsyncram_component|auto_generated|q_a [2] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [7];
assign \nn|r0|r[7]|altsyncram_component|auto_generated|q_a [2] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [8];

assign \nn|r0|r[10]|altsyncram_component|auto_generated|q_a [3] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \nn|r0|r[13]|altsyncram_component|auto_generated|q_a [3] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \nn|r0|r[14]|altsyncram_component|auto_generated|q_a [3] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \nn|r0|r[19]|altsyncram_component|auto_generated|q_a [3] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \nn|r0|r[1]|altsyncram_component|auto_generated|q_a [3] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \nn|r0|r[2]|altsyncram_component|auto_generated|q_a [3] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \nn|r0|r[5]|altsyncram_component|auto_generated|q_a [3] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \nn|r0|r[6]|altsyncram_component|auto_generated|q_a [3] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \nn|r0|r[9]|altsyncram_component|auto_generated|q_a [3] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];

assign \nn|r0|r[0]|altsyncram_component|auto_generated|q_a [3] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \nn|r0|r[11]|altsyncram_component|auto_generated|q_a [3] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \nn|r0|r[12]|altsyncram_component|auto_generated|q_a [3] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \nn|r0|r[15]|altsyncram_component|auto_generated|q_a [3] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \nn|r0|r[18]|altsyncram_component|auto_generated|q_a [4] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \nn|r0|r[3]|altsyncram_component|auto_generated|q_a [3] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \nn|r0|r[4]|altsyncram_component|auto_generated|q_a [3] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \nn|r0|r[7]|altsyncram_component|auto_generated|q_a [3] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \nn|r0|r[8]|altsyncram_component|auto_generated|q_a [3] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];

assign \nn|r0|r[10]|altsyncram_component|auto_generated|q_a [4] = \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \nn|r0|r[14]|altsyncram_component|auto_generated|q_a [4] = \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \nn|r0|r[16]|altsyncram_component|auto_generated|q_a [4] = \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \nn|r0|r[17]|altsyncram_component|auto_generated|q_a [4] = \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];
assign \nn|r0|r[19]|altsyncram_component|auto_generated|q_a [4] = \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [4];
assign \nn|r0|r[2]|altsyncram_component|auto_generated|q_a [4] = \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [5];
assign \nn|r0|r[5]|altsyncram_component|auto_generated|q_a [4] = \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [6];
assign \nn|r0|r[6]|altsyncram_component|auto_generated|q_a [4] = \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [7];
assign \nn|r0|r[9]|altsyncram_component|auto_generated|q_a [4] = \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [8];

assign \nn|r0|r[0]|altsyncram_component|auto_generated|q_a [4] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \nn|r0|r[11]|altsyncram_component|auto_generated|q_a [4] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \nn|r0|r[12]|altsyncram_component|auto_generated|q_a [4] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \nn|r0|r[13]|altsyncram_component|auto_generated|q_a [4] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];
assign \nn|r0|r[1]|altsyncram_component|auto_generated|q_a [4] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [4];
assign \nn|r0|r[3]|altsyncram_component|auto_generated|q_a [4] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [5];
assign \nn|r0|r[4]|altsyncram_component|auto_generated|q_a [4] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [6];
assign \nn|r0|r[7]|altsyncram_component|auto_generated|q_a [4] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [7];
assign \nn|r0|r[8]|altsyncram_component|auto_generated|q_a [4] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [8];

assign \nn|r0|r[10]|altsyncram_component|auto_generated|q_a [5] = \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \nn|r0|r[11]|altsyncram_component|auto_generated|q_a [5] = \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \nn|r0|r[15]|altsyncram_component|auto_generated|q_a [4] = \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \nn|r0|r[16]|altsyncram_component|auto_generated|q_a [5] = \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \nn|r0|r[17]|altsyncram_component|auto_generated|q_a [5] = \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];
assign \nn|r0|r[18]|altsyncram_component|auto_generated|q_a [5] = \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [5];
assign \nn|r0|r[19]|altsyncram_component|auto_generated|q_a [5] = \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [6];
assign \nn|r0|r[8]|altsyncram_component|auto_generated|q_a [5] = \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [7];
assign \nn|r0|r[9]|altsyncram_component|auto_generated|q_a [5] = \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [8];

assign \nn|r0|r[0]|altsyncram_component|auto_generated|q_a [5] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \nn|r0|r[14]|altsyncram_component|auto_generated|q_a [5] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \nn|r0|r[1]|altsyncram_component|auto_generated|q_a [5] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \nn|r0|r[2]|altsyncram_component|auto_generated|q_a [5] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \nn|r0|r[3]|altsyncram_component|auto_generated|q_a [5] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];
assign \nn|r0|r[4]|altsyncram_component|auto_generated|q_a [5] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [5];
assign \nn|r0|r[5]|altsyncram_component|auto_generated|q_a [5] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [6];
assign \nn|r0|r[6]|altsyncram_component|auto_generated|q_a [5] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [7];
assign \nn|r0|r[7]|altsyncram_component|auto_generated|q_a [5] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [8];

assign \nn|r0|r[12]|altsyncram_component|auto_generated|q_a [5] = \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \nn|r0|r[13]|altsyncram_component|auto_generated|q_a [5] = \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];
assign \nn|r0|r[15]|altsyncram_component|auto_generated|q_a [5] = \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [2];
assign \nn|r0|r[16]|altsyncram_component|auto_generated|q_a [6] = \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [3];
assign \nn|r0|r[17]|altsyncram_component|auto_generated|q_a [6] = \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [4];
assign \nn|r0|r[18]|altsyncram_component|auto_generated|q_a [6] = \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [5];
assign \nn|r0|r[19]|altsyncram_component|auto_generated|q_a [6] = \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [6];
assign \nn|r0|r[5]|altsyncram_component|auto_generated|q_a [6] = \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [7];
assign \nn|r0|r[9]|altsyncram_component|auto_generated|q_a [6] = \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [8];

assign \nn|r0|r[0]|altsyncram_component|auto_generated|q_a [6] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \nn|r0|r[10]|altsyncram_component|auto_generated|q_a [6] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];
assign \nn|r0|r[13]|altsyncram_component|auto_generated|q_a [6] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [2];
assign \nn|r0|r[14]|altsyncram_component|auto_generated|q_a [6] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [3];
assign \nn|r0|r[1]|altsyncram_component|auto_generated|q_a [6] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [4];
assign \nn|r0|r[2]|altsyncram_component|auto_generated|q_a [6] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [5];
assign \nn|r0|r[4]|altsyncram_component|auto_generated|q_a [6] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [6];
assign \nn|r0|r[6]|altsyncram_component|auto_generated|q_a [6] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [7];
assign \nn|r0|r[8]|altsyncram_component|auto_generated|q_a [6] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [8];

assign \nn|r0|r[11]|altsyncram_component|auto_generated|q_a [6] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \nn|r0|r[12]|altsyncram_component|auto_generated|q_a [6] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];
assign \nn|r0|r[15]|altsyncram_component|auto_generated|q_a [6] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [2];
assign \nn|r0|r[16]|altsyncram_component|auto_generated|q_a [7] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [3];
assign \nn|r0|r[17]|altsyncram_component|auto_generated|q_a [7] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [4];
assign \nn|r0|r[18]|altsyncram_component|auto_generated|q_a [7] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [5];
assign \nn|r0|r[19]|altsyncram_component|auto_generated|q_a [7] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [6];
assign \nn|r0|r[3]|altsyncram_component|auto_generated|q_a [6] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [7];
assign \nn|r0|r[7]|altsyncram_component|auto_generated|q_a [6] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [8];

assign \nn|r0|r[10]|altsyncram_component|auto_generated|q_a [7] = \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \nn|r0|r[11]|altsyncram_component|auto_generated|q_a [7] = \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];
assign \nn|r0|r[2]|altsyncram_component|auto_generated|q_a [7] = \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [2];
assign \nn|r0|r[4]|altsyncram_component|auto_generated|q_a [7] = \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [3];
assign \nn|r0|r[5]|altsyncram_component|auto_generated|q_a [7] = \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [4];
assign \nn|r0|r[6]|altsyncram_component|auto_generated|q_a [7] = \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [5];
assign \nn|r0|r[7]|altsyncram_component|auto_generated|q_a [7] = \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [6];
assign \nn|r0|r[8]|altsyncram_component|auto_generated|q_a [7] = \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [7];
assign \nn|r0|r[9]|altsyncram_component|auto_generated|q_a [7] = \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [8];

assign \nn|r0|r[0]|altsyncram_component|auto_generated|q_a [7] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \nn|r0|r[12]|altsyncram_component|auto_generated|q_a [7] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];
assign \nn|r0|r[13]|altsyncram_component|auto_generated|q_a [7] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [2];
assign \nn|r0|r[14]|altsyncram_component|auto_generated|q_a [7] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [3];
assign \nn|r0|r[15]|altsyncram_component|auto_generated|q_a [7] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [4];
assign \nn|r0|r[17]|altsyncram_component|auto_generated|q_a [8] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [5];
assign \nn|r0|r[18]|altsyncram_component|auto_generated|q_a [8] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [6];
assign \nn|r0|r[1]|altsyncram_component|auto_generated|q_a [7] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [7];
assign \nn|r0|r[3]|altsyncram_component|auto_generated|q_a [7] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [8];

assign \nn|r0|r[10]|altsyncram_component|auto_generated|q_a [8] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \nn|r0|r[14]|altsyncram_component|auto_generated|q_a [8] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \nn|r0|r[16]|altsyncram_component|auto_generated|q_a [8] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \nn|r0|r[19]|altsyncram_component|auto_generated|q_a [8] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \nn|r0|r[1]|altsyncram_component|auto_generated|q_a [8] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \nn|r0|r[2]|altsyncram_component|auto_generated|q_a [8] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \nn|r0|r[5]|altsyncram_component|auto_generated|q_a [8] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \nn|r0|r[6]|altsyncram_component|auto_generated|q_a [8] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \nn|r0|r[9]|altsyncram_component|auto_generated|q_a [8] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [8];

assign \nn|r0|r[0]|altsyncram_component|auto_generated|q_a [8] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \nn|r0|r[11]|altsyncram_component|auto_generated|q_a [8] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \nn|r0|r[12]|altsyncram_component|auto_generated|q_a [8] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \nn|r0|r[13]|altsyncram_component|auto_generated|q_a [8] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \nn|r0|r[15]|altsyncram_component|auto_generated|q_a [8] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \nn|r0|r[3]|altsyncram_component|auto_generated|q_a [8] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \nn|r0|r[4]|altsyncram_component|auto_generated|q_a [8] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \nn|r0|r[7]|altsyncram_component|auto_generated|q_a [8] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \nn|r0|r[8]|altsyncram_component|auto_generated|q_a [8] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [8];

assign \nn|r0|r[10]|altsyncram_component|auto_generated|q_a [9] = \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \nn|r0|r[11]|altsyncram_component|auto_generated|q_a [9] = \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];
assign \nn|r0|r[16]|altsyncram_component|auto_generated|q_a [9] = \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [2];
assign \nn|r0|r[17]|altsyncram_component|auto_generated|q_a [9] = \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [3];
assign \nn|r0|r[18]|altsyncram_component|auto_generated|q_a [9] = \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [4];
assign \nn|r0|r[19]|altsyncram_component|auto_generated|q_a [9] = \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [5];
assign \nn|r0|r[6]|altsyncram_component|auto_generated|q_a [9] = \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [6];
assign \nn|r0|r[8]|altsyncram_component|auto_generated|q_a [9] = \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [7];
assign \nn|r0|r[9]|altsyncram_component|auto_generated|q_a [9] = \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [8];

assign \nn|r0|r[0]|altsyncram_component|auto_generated|q_a [9] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \nn|r0|r[13]|altsyncram_component|auto_generated|q_a [9] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];
assign \nn|r0|r[14]|altsyncram_component|auto_generated|q_a [9] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [2];
assign \nn|r0|r[1]|altsyncram_component|auto_generated|q_a [9] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [3];
assign \nn|r0|r[2]|altsyncram_component|auto_generated|q_a [9] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [4];
assign \nn|r0|r[3]|altsyncram_component|auto_generated|q_a [9] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [5];
assign \nn|r0|r[4]|altsyncram_component|auto_generated|q_a [9] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [6];
assign \nn|r0|r[5]|altsyncram_component|auto_generated|q_a [9] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [7];
assign \nn|r0|r[7]|altsyncram_component|auto_generated|q_a [9] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [8];

assign \nn|r0|r[12]|altsyncram_component|auto_generated|q_a [9] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \nn|r0|r[15]|altsyncram_component|auto_generated|q_a [9] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];
assign \nn|r0|r[16]|altsyncram_component|auto_generated|q_a [10] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [2];
assign \nn|r0|r[17]|altsyncram_component|auto_generated|q_a [10] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [3];
assign \nn|r0|r[18]|altsyncram_component|auto_generated|q_a [10] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [4];
assign \nn|r0|r[19]|altsyncram_component|auto_generated|q_a [10] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [5];
assign \nn|r0|r[1]|altsyncram_component|auto_generated|q_a [10] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [6];
assign \nn|r0|r[5]|altsyncram_component|auto_generated|q_a [10] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [7];
assign \nn|r0|r[9]|altsyncram_component|auto_generated|q_a [10] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [8];

assign \nn|r0|r[0]|altsyncram_component|auto_generated|q_a [10] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \nn|r0|r[10]|altsyncram_component|auto_generated|q_a [10] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];
assign \nn|r0|r[12]|altsyncram_component|auto_generated|q_a [10] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [2];
assign \nn|r0|r[13]|altsyncram_component|auto_generated|q_a [10] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [3];
assign \nn|r0|r[14]|altsyncram_component|auto_generated|q_a [10] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [4];
assign \nn|r0|r[2]|altsyncram_component|auto_generated|q_a [10] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [5];
assign \nn|r0|r[4]|altsyncram_component|auto_generated|q_a [10] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [6];
assign \nn|r0|r[6]|altsyncram_component|auto_generated|q_a [10] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [7];
assign \nn|r0|r[8]|altsyncram_component|auto_generated|q_a [10] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [8];

assign \nn|r0|r[11]|altsyncram_component|auto_generated|q_a [10] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \nn|r0|r[15]|altsyncram_component|auto_generated|q_a [10] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];
assign \nn|r0|r[16]|altsyncram_component|auto_generated|q_a [11] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [2];
assign \nn|r0|r[17]|altsyncram_component|auto_generated|q_a [11] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [3];
assign \nn|r0|r[18]|altsyncram_component|auto_generated|q_a [11] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [4];
assign \nn|r0|r[19]|altsyncram_component|auto_generated|q_a [11] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [5];
assign \nn|r0|r[3]|altsyncram_component|auto_generated|q_a [10] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [6];
assign \nn|r0|r[5]|altsyncram_component|auto_generated|q_a [11] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [7];
assign \nn|r0|r[7]|altsyncram_component|auto_generated|q_a [10] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [8];

assign \nn|r0|r[10]|altsyncram_component|auto_generated|q_a [11] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \nn|r0|r[11]|altsyncram_component|auto_generated|q_a [11] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];
assign \nn|r0|r[1]|altsyncram_component|auto_generated|q_a [11] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [2];
assign \nn|r0|r[2]|altsyncram_component|auto_generated|q_a [11] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [3];
assign \nn|r0|r[4]|altsyncram_component|auto_generated|q_a [11] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [4];
assign \nn|r0|r[6]|altsyncram_component|auto_generated|q_a [11] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [5];
assign \nn|r0|r[7]|altsyncram_component|auto_generated|q_a [11] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [6];
assign \nn|r0|r[8]|altsyncram_component|auto_generated|q_a [11] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [7];
assign \nn|r0|r[9]|altsyncram_component|auto_generated|q_a [11] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [8];

assign \nn|r0|r[0]|altsyncram_component|auto_generated|q_a [11] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \nn|r0|r[12]|altsyncram_component|auto_generated|q_a [11] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];
assign \nn|r0|r[13]|altsyncram_component|auto_generated|q_a [11] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [2];
assign \nn|r0|r[14]|altsyncram_component|auto_generated|q_a [11] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [3];
assign \nn|r0|r[15]|altsyncram_component|auto_generated|q_a [11] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [4];
assign \nn|r0|r[16]|altsyncram_component|auto_generated|q_a [12] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [5];
assign \nn|r0|r[17]|altsyncram_component|auto_generated|q_a [12] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [6];
assign \nn|r0|r[18]|altsyncram_component|auto_generated|q_a [12] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [7];
assign \nn|r0|r[3]|altsyncram_component|auto_generated|q_a [11] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [8];

assign \nn|r0|r[10]|altsyncram_component|auto_generated|q_a [12] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \nn|r0|r[13]|altsyncram_component|auto_generated|q_a [12] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];
assign \nn|r0|r[14]|altsyncram_component|auto_generated|q_a [12] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [2];
assign \nn|r0|r[19]|altsyncram_component|auto_generated|q_a [12] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [3];
assign \nn|r0|r[1]|altsyncram_component|auto_generated|q_a [12] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [4];
assign \nn|r0|r[2]|altsyncram_component|auto_generated|q_a [12] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [5];
assign \nn|r0|r[5]|altsyncram_component|auto_generated|q_a [12] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [6];
assign \nn|r0|r[6]|altsyncram_component|auto_generated|q_a [12] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [7];
assign \nn|r0|r[9]|altsyncram_component|auto_generated|q_a [12] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [8];

assign \nn|r0|r[0]|altsyncram_component|auto_generated|q_a [12] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \nn|r0|r[11]|altsyncram_component|auto_generated|q_a [12] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];
assign \nn|r0|r[12]|altsyncram_component|auto_generated|q_a [12] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [2];
assign \nn|r0|r[15]|altsyncram_component|auto_generated|q_a [12] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [3];
assign \nn|r0|r[17]|altsyncram_component|auto_generated|q_a [13] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [4];
assign \nn|r0|r[3]|altsyncram_component|auto_generated|q_a [12] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [5];
assign \nn|r0|r[4]|altsyncram_component|auto_generated|q_a [12] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [6];
assign \nn|r0|r[7]|altsyncram_component|auto_generated|q_a [12] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [7];
assign \nn|r0|r[8]|altsyncram_component|auto_generated|q_a [12] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [8];

assign \nn|r0|r[10]|altsyncram_component|auto_generated|q_a [13] = \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \nn|r0|r[11]|altsyncram_component|auto_generated|q_a [13] = \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];
assign \nn|r0|r[16]|altsyncram_component|auto_generated|q_a [13] = \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [2];
assign \nn|r0|r[18]|altsyncram_component|auto_generated|q_a [13] = \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [3];
assign \nn|r0|r[19]|altsyncram_component|auto_generated|q_a [13] = \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [4];
assign \nn|r0|r[5]|altsyncram_component|auto_generated|q_a [13] = \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [5];
assign \nn|r0|r[6]|altsyncram_component|auto_generated|q_a [13] = \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [6];
assign \nn|r0|r[8]|altsyncram_component|auto_generated|q_a [13] = \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [7];
assign \nn|r0|r[9]|altsyncram_component|auto_generated|q_a [13] = \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [8];

assign \nn|r0|r[0]|altsyncram_component|auto_generated|q_a [13] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \nn|r0|r[12]|altsyncram_component|auto_generated|q_a [13] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];
assign \nn|r0|r[13]|altsyncram_component|auto_generated|q_a [13] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [2];
assign \nn|r0|r[14]|altsyncram_component|auto_generated|q_a [13] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [3];
assign \nn|r0|r[1]|altsyncram_component|auto_generated|q_a [13] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [4];
assign \nn|r0|r[2]|altsyncram_component|auto_generated|q_a [13] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [5];
assign \nn|r0|r[3]|altsyncram_component|auto_generated|q_a [13] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [6];
assign \nn|r0|r[4]|altsyncram_component|auto_generated|q_a [13] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [7];
assign \nn|r0|r[7]|altsyncram_component|auto_generated|q_a [13] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [8];

assign \nn|r0|r[13]|altsyncram_component|auto_generated|q_a [14] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \nn|r0|r[15]|altsyncram_component|auto_generated|q_a [13] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];
assign \nn|r0|r[16]|altsyncram_component|auto_generated|q_a [14] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [2];
assign \nn|r0|r[17]|altsyncram_component|auto_generated|q_a [14] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [3];
assign \nn|r0|r[18]|altsyncram_component|auto_generated|q_a [14] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [4];
assign \nn|r0|r[19]|altsyncram_component|auto_generated|q_a [14] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [5];
assign \nn|r0|r[1]|altsyncram_component|auto_generated|q_a [14] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [6];
assign \nn|r0|r[5]|altsyncram_component|auto_generated|q_a [14] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [7];
assign \nn|r0|r[9]|altsyncram_component|auto_generated|q_a [14] = \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [8];

assign \nn|r0|r[0]|altsyncram_component|auto_generated|q_a [14] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \nn|r0|r[10]|altsyncram_component|auto_generated|q_a [14] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];
assign \nn|r0|r[11]|altsyncram_component|auto_generated|q_a [14] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [2];
assign \nn|r0|r[12]|altsyncram_component|auto_generated|q_a [14] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [3];
assign \nn|r0|r[14]|altsyncram_component|auto_generated|q_a [14] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [4];
assign \nn|r0|r[2]|altsyncram_component|auto_generated|q_a [14] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [5];
assign \nn|r0|r[4]|altsyncram_component|auto_generated|q_a [14] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [6];
assign \nn|r0|r[6]|altsyncram_component|auto_generated|q_a [14] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [7];
assign \nn|r0|r[8]|altsyncram_component|auto_generated|q_a [14] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [8];

assign \nn|r0|r[15]|altsyncram_component|auto_generated|q_a [14] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \nn|r0|r[16]|altsyncram_component|auto_generated|q_a [15] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];
assign \nn|r0|r[17]|altsyncram_component|auto_generated|q_a [15] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [2];
assign \nn|r0|r[18]|altsyncram_component|auto_generated|q_a [15] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [3];
assign \nn|r0|r[19]|altsyncram_component|auto_generated|q_a [15] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [4];
assign \nn|r0|r[3]|altsyncram_component|auto_generated|q_a [14] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [5];
assign \nn|r0|r[5]|altsyncram_component|auto_generated|q_a [15] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [6];
assign \nn|r0|r[6]|altsyncram_component|auto_generated|q_a [15] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [7];
assign \nn|r0|r[7]|altsyncram_component|auto_generated|q_a [14] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [8];

assign \nn|r0|r[0]|altsyncram_component|auto_generated|q_a [15] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];
assign \nn|r0|r[10]|altsyncram_component|auto_generated|q_a [15] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [1];
assign \nn|r0|r[11]|altsyncram_component|auto_generated|q_a [15] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [2];
assign \nn|r0|r[1]|altsyncram_component|auto_generated|q_a [15] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [3];
assign \nn|r0|r[2]|altsyncram_component|auto_generated|q_a [15] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [4];
assign \nn|r0|r[4]|altsyncram_component|auto_generated|q_a [15] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [5];
assign \nn|r0|r[7]|altsyncram_component|auto_generated|q_a [15] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [6];
assign \nn|r0|r[8]|altsyncram_component|auto_generated|q_a [15] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [7];
assign \nn|r0|r[9]|altsyncram_component|auto_generated|q_a [15] = \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [8];

assign \nn|r0|r[12]|altsyncram_component|auto_generated|q_a [15] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];
assign \nn|r0|r[13]|altsyncram_component|auto_generated|q_a [15] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [1];
assign \nn|r0|r[14]|altsyncram_component|auto_generated|q_a [15] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [2];
assign \nn|r0|r[15]|altsyncram_component|auto_generated|q_a [15] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [3];
assign \nn|r0|r[3]|altsyncram_component|auto_generated|q_a [15] = \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [4];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\hex_display[0]|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\hex_display[0]|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\hex_display[0]|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\hex_display[0]|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\hex_display[0]|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\hex_display[0]|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\hex_display[0]|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \HEX0[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[7]~output .bus_hold = "false";
defparam \HEX0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\hex_display[1]|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\hex_display[1]|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\hex_display[1]|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\hex_display[1]|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\hex_display[1]|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\hex_display[1]|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\hex_display[1]|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \HEX1[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[7]~output .bus_hold = "false";
defparam \HEX1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(\hex_display[2]|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(\hex_display[2]|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(\hex_display[2]|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\hex_display[2]|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(\hex_display[2]|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\hex_display[2]|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(!\hex_display[2]|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \HEX2[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[7]~output .bus_hold = "false";
defparam \HEX2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(\hex_display[3]|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(\hex_display[3]|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(\hex_display[3]|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(\hex_display[3]|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(\hex_display[3]|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(\hex_display[3]|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(!\hex_display[3]|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \HEX3[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[7]~output .bus_hold = "false";
defparam \HEX3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N23
fiftyfivenm_io_obuf \HEX4[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[7]~output .bus_hold = "false";
defparam \HEX4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \HEX5[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[7]~output .bus_hold = "false";
defparam \HEX5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
fiftyfivenm_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\SW[4]~input_o  & (!\SW[2]~input_o  & !\SW[3]~input_o ))

	.dataa(gnd),
	.datab(\SW[4]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'h000C;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \MAX10_CLK1_50~input (
	.i(MAX10_CLK1_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK1_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK1_50~input .bus_hold = "false";
defparam \MAX10_CLK1_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK1_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \MAX10_CLK1_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\MAX10_CLK1_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MAX10_CLK1_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \MAX10_CLK1_50~inputclkctrl .clock_type = "global clock";
defparam \MAX10_CLK1_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y50_N16
fiftyfivenm_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N10
fiftyfivenm_lcell_comb \nn|s0|Tick[0]~10 (
// Equation(s):
// \nn|s0|Tick[0]~10_combout  = \nn|s0|Tick [0] $ (VCC)
// \nn|s0|Tick[0]~11  = CARRY(\nn|s0|Tick [0])

	.dataa(\nn|s0|Tick [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\nn|s0|Tick[0]~10_combout ),
	.cout(\nn|s0|Tick[0]~11 ));
// synopsys translate_off
defparam \nn|s0|Tick[0]~10 .lut_mask = 16'h55AA;
defparam \nn|s0|Tick[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N10
fiftyfivenm_lcell_comb \buttons[0]|q~0 (
// Equation(s):
// \buttons[0]|q~0_combout  = !\KEY[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\buttons[0]|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \buttons[0]|q~0 .lut_mask = 16'h0F0F;
defparam \buttons[0]|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N11
dffeas \buttons[0]|q (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\buttons[0]|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buttons[0]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \buttons[0]|q .is_wysiwyg = "true";
defparam \buttons[0]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N12
fiftyfivenm_lcell_comb \nn|s0|Tick[1]~15 (
// Equation(s):
// \nn|s0|Tick[1]~15_combout  = (\nn|s0|Tick [1] & (!\nn|s0|Tick[0]~11 )) # (!\nn|s0|Tick [1] & ((\nn|s0|Tick[0]~11 ) # (GND)))
// \nn|s0|Tick[1]~16  = CARRY((!\nn|s0|Tick[0]~11 ) # (!\nn|s0|Tick [1]))

	.dataa(\nn|s0|Tick [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nn|s0|Tick[0]~11 ),
	.combout(\nn|s0|Tick[1]~15_combout ),
	.cout(\nn|s0|Tick[1]~16 ));
// synopsys translate_off
defparam \nn|s0|Tick[1]~15 .lut_mask = 16'h5A5F;
defparam \nn|s0|Tick[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N2
fiftyfivenm_lcell_comb \nn|s0|Tick[5]~14 (
// Equation(s):
// \nn|s0|Tick[5]~14_combout  = (\buttons[0]|q~q ) # ((!\nn|s0|curr_state.DONE~q  & \nn|s0|curr_state.IDLE~q ))

	.dataa(\nn|s0|curr_state.DONE~q ),
	.datab(gnd),
	.datac(\nn|s0|curr_state.IDLE~q ),
	.datad(\buttons[0]|q~q ),
	.cin(gnd),
	.combout(\nn|s0|Tick[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|Tick[5]~14 .lut_mask = 16'hFF50;
defparam \nn|s0|Tick[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N13
dffeas \nn|s0|Tick[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|s0|Tick[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nn|s0|Tick[5]~13_combout ),
	.sload(gnd),
	.ena(\nn|s0|Tick[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|s0|Tick [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nn|s0|Tick[1] .is_wysiwyg = "true";
defparam \nn|s0|Tick[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N14
fiftyfivenm_lcell_comb \nn|s0|Tick[2]~17 (
// Equation(s):
// \nn|s0|Tick[2]~17_combout  = (\nn|s0|Tick [2] & (\nn|s0|Tick[1]~16  $ (GND))) # (!\nn|s0|Tick [2] & (!\nn|s0|Tick[1]~16  & VCC))
// \nn|s0|Tick[2]~18  = CARRY((\nn|s0|Tick [2] & !\nn|s0|Tick[1]~16 ))

	.dataa(gnd),
	.datab(\nn|s0|Tick [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nn|s0|Tick[1]~16 ),
	.combout(\nn|s0|Tick[2]~17_combout ),
	.cout(\nn|s0|Tick[2]~18 ));
// synopsys translate_off
defparam \nn|s0|Tick[2]~17 .lut_mask = 16'hC30C;
defparam \nn|s0|Tick[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y38_N15
dffeas \nn|s0|Tick[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|s0|Tick[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nn|s0|Tick[5]~13_combout ),
	.sload(gnd),
	.ena(\nn|s0|Tick[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|s0|Tick [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nn|s0|Tick[2] .is_wysiwyg = "true";
defparam \nn|s0|Tick[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N16
fiftyfivenm_lcell_comb \nn|s0|Tick[3]~19 (
// Equation(s):
// \nn|s0|Tick[3]~19_combout  = (\nn|s0|Tick [3] & (!\nn|s0|Tick[2]~18 )) # (!\nn|s0|Tick [3] & ((\nn|s0|Tick[2]~18 ) # (GND)))
// \nn|s0|Tick[3]~20  = CARRY((!\nn|s0|Tick[2]~18 ) # (!\nn|s0|Tick [3]))

	.dataa(gnd),
	.datab(\nn|s0|Tick [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nn|s0|Tick[2]~18 ),
	.combout(\nn|s0|Tick[3]~19_combout ),
	.cout(\nn|s0|Tick[3]~20 ));
// synopsys translate_off
defparam \nn|s0|Tick[3]~19 .lut_mask = 16'h3C3F;
defparam \nn|s0|Tick[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y38_N17
dffeas \nn|s0|Tick[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|s0|Tick[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nn|s0|Tick[5]~13_combout ),
	.sload(gnd),
	.ena(\nn|s0|Tick[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|s0|Tick [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nn|s0|Tick[3] .is_wysiwyg = "true";
defparam \nn|s0|Tick[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
fiftyfivenm_lcell_comb \nn|s0|Tick[4]~21 (
// Equation(s):
// \nn|s0|Tick[4]~21_combout  = (\nn|s0|Tick [4] & (\nn|s0|Tick[3]~20  $ (GND))) # (!\nn|s0|Tick [4] & (!\nn|s0|Tick[3]~20  & VCC))
// \nn|s0|Tick[4]~22  = CARRY((\nn|s0|Tick [4] & !\nn|s0|Tick[3]~20 ))

	.dataa(gnd),
	.datab(\nn|s0|Tick [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nn|s0|Tick[3]~20 ),
	.combout(\nn|s0|Tick[4]~21_combout ),
	.cout(\nn|s0|Tick[4]~22 ));
// synopsys translate_off
defparam \nn|s0|Tick[4]~21 .lut_mask = 16'hC30C;
defparam \nn|s0|Tick[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y38_N19
dffeas \nn|s0|Tick[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|s0|Tick[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nn|s0|Tick[5]~13_combout ),
	.sload(gnd),
	.ena(\nn|s0|Tick[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|s0|Tick [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nn|s0|Tick[4] .is_wysiwyg = "true";
defparam \nn|s0|Tick[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N20
fiftyfivenm_lcell_comb \nn|s0|Tick[5]~23 (
// Equation(s):
// \nn|s0|Tick[5]~23_combout  = (\nn|s0|Tick [5] & (!\nn|s0|Tick[4]~22 )) # (!\nn|s0|Tick [5] & ((\nn|s0|Tick[4]~22 ) # (GND)))
// \nn|s0|Tick[5]~24  = CARRY((!\nn|s0|Tick[4]~22 ) # (!\nn|s0|Tick [5]))

	.dataa(gnd),
	.datab(\nn|s0|Tick [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nn|s0|Tick[4]~22 ),
	.combout(\nn|s0|Tick[5]~23_combout ),
	.cout(\nn|s0|Tick[5]~24 ));
// synopsys translate_off
defparam \nn|s0|Tick[5]~23 .lut_mask = 16'h3C3F;
defparam \nn|s0|Tick[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y38_N21
dffeas \nn|s0|Tick[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|s0|Tick[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nn|s0|Tick[5]~13_combout ),
	.sload(gnd),
	.ena(\nn|s0|Tick[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|s0|Tick [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nn|s0|Tick[5] .is_wysiwyg = "true";
defparam \nn|s0|Tick[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N22
fiftyfivenm_lcell_comb \nn|s0|Tick[6]~25 (
// Equation(s):
// \nn|s0|Tick[6]~25_combout  = (\nn|s0|Tick [6] & (\nn|s0|Tick[5]~24  $ (GND))) # (!\nn|s0|Tick [6] & (!\nn|s0|Tick[5]~24  & VCC))
// \nn|s0|Tick[6]~26  = CARRY((\nn|s0|Tick [6] & !\nn|s0|Tick[5]~24 ))

	.dataa(\nn|s0|Tick [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nn|s0|Tick[5]~24 ),
	.combout(\nn|s0|Tick[6]~25_combout ),
	.cout(\nn|s0|Tick[6]~26 ));
// synopsys translate_off
defparam \nn|s0|Tick[6]~25 .lut_mask = 16'hA50A;
defparam \nn|s0|Tick[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y38_N23
dffeas \nn|s0|Tick[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|s0|Tick[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nn|s0|Tick[5]~13_combout ),
	.sload(gnd),
	.ena(\nn|s0|Tick[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|s0|Tick [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nn|s0|Tick[6] .is_wysiwyg = "true";
defparam \nn|s0|Tick[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N24
fiftyfivenm_lcell_comb \nn|s0|Tick[7]~27 (
// Equation(s):
// \nn|s0|Tick[7]~27_combout  = (\nn|s0|Tick [7] & (!\nn|s0|Tick[6]~26 )) # (!\nn|s0|Tick [7] & ((\nn|s0|Tick[6]~26 ) # (GND)))
// \nn|s0|Tick[7]~28  = CARRY((!\nn|s0|Tick[6]~26 ) # (!\nn|s0|Tick [7]))

	.dataa(gnd),
	.datab(\nn|s0|Tick [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nn|s0|Tick[6]~26 ),
	.combout(\nn|s0|Tick[7]~27_combout ),
	.cout(\nn|s0|Tick[7]~28 ));
// synopsys translate_off
defparam \nn|s0|Tick[7]~27 .lut_mask = 16'h3C3F;
defparam \nn|s0|Tick[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y38_N25
dffeas \nn|s0|Tick[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|s0|Tick[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nn|s0|Tick[5]~13_combout ),
	.sload(gnd),
	.ena(\nn|s0|Tick[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|s0|Tick [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nn|s0|Tick[7] .is_wysiwyg = "true";
defparam \nn|s0|Tick[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N26
fiftyfivenm_lcell_comb \nn|s0|Tick[8]~29 (
// Equation(s):
// \nn|s0|Tick[8]~29_combout  = (\nn|s0|Tick [8] & (\nn|s0|Tick[7]~28  $ (GND))) # (!\nn|s0|Tick [8] & (!\nn|s0|Tick[7]~28  & VCC))
// \nn|s0|Tick[8]~30  = CARRY((\nn|s0|Tick [8] & !\nn|s0|Tick[7]~28 ))

	.dataa(\nn|s0|Tick [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nn|s0|Tick[7]~28 ),
	.combout(\nn|s0|Tick[8]~29_combout ),
	.cout(\nn|s0|Tick[8]~30 ));
// synopsys translate_off
defparam \nn|s0|Tick[8]~29 .lut_mask = 16'hA50A;
defparam \nn|s0|Tick[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y38_N27
dffeas \nn|s0|Tick[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|s0|Tick[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nn|s0|Tick[5]~13_combout ),
	.sload(gnd),
	.ena(\nn|s0|Tick[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|s0|Tick [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nn|s0|Tick[8] .is_wysiwyg = "true";
defparam \nn|s0|Tick[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N28
fiftyfivenm_lcell_comb \nn|s0|Tick[9]~31 (
// Equation(s):
// \nn|s0|Tick[9]~31_combout  = \nn|s0|Tick[8]~30  $ (\nn|s0|Tick [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|s0|Tick [9]),
	.cin(\nn|s0|Tick[8]~30 ),
	.combout(\nn|s0|Tick[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|Tick[9]~31 .lut_mask = 16'h0FF0;
defparam \nn|s0|Tick[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y38_N29
dffeas \nn|s0|Tick[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|s0|Tick[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nn|s0|Tick[5]~13_combout ),
	.sload(gnd),
	.ena(\nn|s0|Tick[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|s0|Tick [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nn|s0|Tick[9] .is_wysiwyg = "true";
defparam \nn|s0|Tick[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N4
fiftyfivenm_lcell_comb \nn|s0|LessThan0~1 (
// Equation(s):
// \nn|s0|LessThan0~1_combout  = (!\nn|s0|Tick [5] & (!\nn|s0|Tick [6] & !\nn|s0|Tick [7]))

	.dataa(gnd),
	.datab(\nn|s0|Tick [5]),
	.datac(\nn|s0|Tick [6]),
	.datad(\nn|s0|Tick [7]),
	.cin(gnd),
	.combout(\nn|s0|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|LessThan0~1 .lut_mask = 16'h0003;
defparam \nn|s0|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N0
fiftyfivenm_lcell_comb \nn|s0|LessThan1~0 (
// Equation(s):
// \nn|s0|LessThan1~0_combout  = (\nn|s0|Tick [4] & (\nn|s0|Tick [3] & ((\nn|s0|Tick [2]) # (\nn|s0|Tick [1]))))

	.dataa(\nn|s0|Tick [2]),
	.datab(\nn|s0|Tick [4]),
	.datac(\nn|s0|Tick [3]),
	.datad(\nn|s0|Tick [1]),
	.cin(gnd),
	.combout(\nn|s0|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|LessThan1~0 .lut_mask = 16'hC080;
defparam \nn|s0|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
fiftyfivenm_lcell_comb \nn|s0|LessThan1~1 (
// Equation(s):
// \nn|s0|LessThan1~1_combout  = (\nn|s0|Tick [8]) # ((\nn|s0|Tick [9]) # ((\nn|s0|LessThan1~0_combout ) # (!\nn|s0|LessThan0~1_combout )))

	.dataa(\nn|s0|Tick [8]),
	.datab(\nn|s0|Tick [9]),
	.datac(\nn|s0|LessThan0~1_combout ),
	.datad(\nn|s0|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\nn|s0|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|LessThan1~1 .lut_mask = 16'hFFEF;
defparam \nn|s0|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N8
fiftyfivenm_lcell_comb \nn|s0|curr_state~15 (
// Equation(s):
// \nn|s0|curr_state~15_combout  = (!\buttons[0]|q~q  & ((\nn|s0|Selector4~1_combout ) # ((!\nn|s0|LessThan1~1_combout  & \nn|s0|curr_state.LOAD_2~q ))))

	.dataa(\nn|s0|LessThan1~1_combout ),
	.datab(\buttons[0]|q~q ),
	.datac(\nn|s0|curr_state.LOAD_2~q ),
	.datad(\nn|s0|Selector4~1_combout ),
	.cin(gnd),
	.combout(\nn|s0|curr_state~15_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|curr_state~15 .lut_mask = 16'h3310;
defparam \nn|s0|curr_state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N9
dffeas \nn|s0|curr_state.LOAD_2 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|s0|curr_state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|s0|curr_state.LOAD_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|s0|curr_state.LOAD_2 .is_wysiwyg = "true";
defparam \nn|s0|curr_state.LOAD_2 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N22
fiftyfivenm_lcell_comb \buttons[1]|q~0 (
// Equation(s):
// \buttons[1]|q~0_combout  = !\KEY[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\buttons[1]|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \buttons[1]|q~0 .lut_mask = 16'h00FF;
defparam \buttons[1]|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N23
dffeas \buttons[1]|q (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\buttons[1]|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buttons[1]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \buttons[1]|q .is_wysiwyg = "true";
defparam \buttons[1]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N6
fiftyfivenm_lcell_comb \nn|s0|Selector2~0 (
// Equation(s):
// \nn|s0|Selector2~0_combout  = (\nn|s0|curr_state.IDLE~q  & ((\nn|s0|curr_state.DONE~q  & (!\buttons[1]|q~q )) # (!\nn|s0|curr_state.DONE~q  & ((\nn|s0|Selector4~1_combout )))))

	.dataa(\nn|s0|curr_state.DONE~q ),
	.datab(\buttons[1]|q~q ),
	.datac(\nn|s0|curr_state.IDLE~q ),
	.datad(\nn|s0|Selector4~1_combout ),
	.cin(gnd),
	.combout(\nn|s0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|Selector2~0 .lut_mask = 16'h7020;
defparam \nn|s0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N0
fiftyfivenm_lcell_comb \nn|s0|Selector2~1 (
// Equation(s):
// \nn|s0|Selector2~1_combout  = ((\nn|s0|Selector2~0_combout ) # ((\nn|s0|curr_state.LOAD_2~q  & \nn|s0|LessThan1~1_combout ))) # (!\nn|s0|curr_state~13_combout )

	.dataa(\nn|s0|curr_state~13_combout ),
	.datab(\nn|s0|curr_state.LOAD_2~q ),
	.datac(\nn|s0|LessThan1~1_combout ),
	.datad(\nn|s0|Selector2~0_combout ),
	.cin(gnd),
	.combout(\nn|s0|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|Selector2~1 .lut_mask = 16'hFFD5;
defparam \nn|s0|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N14
fiftyfivenm_lcell_comb \nn|s0|Selector5~1 (
// Equation(s):
// \nn|s0|Selector5~1_combout  = (\nn|s0|curr_state.LOAD_3~q  & ((\nn|s0|curr_state~13_combout ))) # (!\nn|s0|curr_state.LOAD_3~q  & (\nn|s0|curr_state.LOAD_2~q ))

	.dataa(\nn|s0|curr_state.LOAD_3~q ),
	.datab(\nn|s0|curr_state.LOAD_2~q ),
	.datac(\nn|s0|curr_state~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nn|s0|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|Selector5~1 .lut_mask = 16'hE4E4;
defparam \nn|s0|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
fiftyfivenm_lcell_comb \nn|s0|Selector5~2 (
// Equation(s):
// \nn|s0|Selector5~2_combout  = (\nn|s0|Selector5~1_combout  & ((\nn|s0|LessThan1~1_combout  & ((!\nn|s0|curr_state.LOAD_3~q ))) # (!\nn|s0|LessThan1~1_combout  & (!\nn|s0|Selector2~0_combout  & \nn|s0|curr_state.LOAD_3~q ))))

	.dataa(\nn|s0|Selector2~0_combout ),
	.datab(\nn|s0|Selector5~1_combout ),
	.datac(\nn|s0|LessThan1~1_combout ),
	.datad(\nn|s0|curr_state.LOAD_3~q ),
	.cin(gnd),
	.combout(\nn|s0|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|Selector5~2 .lut_mask = 16'h04C0;
defparam \nn|s0|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N10
fiftyfivenm_lcell_comb \nn|s0|curr_state~16 (
// Equation(s):
// \nn|s0|curr_state~16_combout  = (!\buttons[0]|q~q  & \nn|s0|Selector5~2_combout )

	.dataa(\buttons[0]|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|s0|Selector5~2_combout ),
	.cin(gnd),
	.combout(\nn|s0|curr_state~16_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|curr_state~16 .lut_mask = 16'h5500;
defparam \nn|s0|curr_state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N11
dffeas \nn|s0|curr_state.LOAD_3 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|s0|curr_state~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|s0|curr_state.LOAD_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|s0|curr_state.LOAD_3 .is_wysiwyg = "true";
defparam \nn|s0|curr_state.LOAD_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
fiftyfivenm_lcell_comb \nn|s0|curr_state~14 (
// Equation(s):
// \nn|s0|curr_state~14_combout  = (\nn|s0|curr_state.DONE~q  & (\nn|s0|Selector2~1_combout  & ((!\nn|s0|curr_state.LOAD_3~q ) # (!\nn|s0|LessThan1~1_combout )))) # (!\nn|s0|curr_state.DONE~q  & (((!\nn|s0|curr_state.LOAD_3~q ) # (!\nn|s0|LessThan1~1_combout 
// ))))

	.dataa(\nn|s0|curr_state.DONE~q ),
	.datab(\nn|s0|Selector2~1_combout ),
	.datac(\nn|s0|LessThan1~1_combout ),
	.datad(\nn|s0|curr_state.LOAD_3~q ),
	.cin(gnd),
	.combout(\nn|s0|curr_state~14_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|curr_state~14 .lut_mask = 16'h0DDD;
defparam \nn|s0|curr_state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N12
fiftyfivenm_lcell_comb \nn|s0|curr_state~23 (
// Equation(s):
// \nn|s0|curr_state~23_combout  = (!\buttons[0]|q~q  & !\nn|s0|curr_state~14_combout )

	.dataa(\buttons[0]|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|s0|curr_state~14_combout ),
	.cin(gnd),
	.combout(\nn|s0|curr_state~23_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|curr_state~23 .lut_mask = 16'h0055;
defparam \nn|s0|curr_state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N13
dffeas \nn|s0|curr_state.DONE (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|s0|curr_state~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|s0|curr_state.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|s0|curr_state.DONE .is_wysiwyg = "true";
defparam \nn|s0|curr_state.DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N28
fiftyfivenm_lcell_comb \nn|s0|curr_state~17 (
// Equation(s):
// \nn|s0|curr_state~17_combout  = (\nn|s0|curr_state.DONE~q  & !\buttons[1]|q~q )

	.dataa(gnd),
	.datab(\nn|s0|curr_state.DONE~q ),
	.datac(\buttons[1]|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nn|s0|curr_state~17_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|curr_state~17 .lut_mask = 16'h0C0C;
defparam \nn|s0|curr_state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N26
fiftyfivenm_lcell_comb \nn|s0|curr_state~21 (
// Equation(s):
// \nn|s0|curr_state~21_combout  = (\nn|s0|curr_state~20_combout  & (!\nn|s0|curr_state~17_combout  & ((!\buttons[0]|q~q )))) # (!\nn|s0|curr_state~20_combout  & (((\nn|s0|curr_state.IDLE~q ))))

	.dataa(\nn|s0|curr_state~20_combout ),
	.datab(\nn|s0|curr_state~17_combout ),
	.datac(\nn|s0|curr_state.IDLE~q ),
	.datad(\buttons[0]|q~q ),
	.cin(gnd),
	.combout(\nn|s0|curr_state~21_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|curr_state~21 .lut_mask = 16'h5072;
defparam \nn|s0|curr_state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N27
dffeas \nn|s0|curr_state.IDLE (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|s0|curr_state~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|s0|curr_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|s0|curr_state.IDLE .is_wysiwyg = "true";
defparam \nn|s0|curr_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N16
fiftyfivenm_lcell_comb \nn|s0|curr_state~24 (
// Equation(s):
// \nn|s0|curr_state~24_combout  = (!\buttons[0]|q~q  & (!\nn|s0|curr_state.IDLE~q  & (\buttons[1]|q~q  & \nn|s0|curr_state~20_combout )))

	.dataa(\buttons[0]|q~q ),
	.datab(\nn|s0|curr_state.IDLE~q ),
	.datac(\buttons[1]|q~q ),
	.datad(\nn|s0|curr_state~20_combout ),
	.cin(gnd),
	.combout(\nn|s0|curr_state~24_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|curr_state~24 .lut_mask = 16'h1000;
defparam \nn|s0|curr_state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N17
dffeas \nn|s0|curr_state.START (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|s0|curr_state~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|s0|curr_state.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|s0|curr_state.START .is_wysiwyg = "true";
defparam \nn|s0|curr_state.START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N24
fiftyfivenm_lcell_comb \nn|s0|curr_state~13 (
// Equation(s):
// \nn|s0|curr_state~13_combout  = (!\nn|s0|curr_state.START~q  & ((\nn|s0|curr_state.IDLE~q ) # (!\buttons[1]|q~q )))

	.dataa(\nn|s0|curr_state.IDLE~q ),
	.datab(\buttons[1]|q~q ),
	.datac(gnd),
	.datad(\nn|s0|curr_state.START~q ),
	.cin(gnd),
	.combout(\nn|s0|curr_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|curr_state~13 .lut_mask = 16'h00BB;
defparam \nn|s0|curr_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N28
fiftyfivenm_lcell_comb \nn|s0|curr_state~18 (
// Equation(s):
// \nn|s0|curr_state~18_combout  = (\nn|s0|curr_state.LOAD_3~q ) # ((\nn|s0|curr_state.LOAD_2~q ) # (\nn|s0|curr_state.LOAD_1~q ))

	.dataa(\nn|s0|curr_state.LOAD_3~q ),
	.datab(\nn|s0|curr_state.LOAD_2~q ),
	.datac(\nn|s0|curr_state.LOAD_1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nn|s0|curr_state~18_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|curr_state~18 .lut_mask = 16'hFEFE;
defparam \nn|s0|curr_state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N22
fiftyfivenm_lcell_comb \nn|s0|curr_state~19 (
// Equation(s):
// \nn|s0|curr_state~19_combout  = (\nn|s0|curr_state~18_combout  & ((\nn|s0|Selector4~1_combout ) # ((\nn|s0|LessThan1~1_combout  & !\nn|s0|curr_state.LOAD_1~q ))))

	.dataa(\nn|s0|Selector4~1_combout ),
	.datab(\nn|s0|curr_state~18_combout ),
	.datac(\nn|s0|LessThan1~1_combout ),
	.datad(\nn|s0|curr_state.LOAD_1~q ),
	.cin(gnd),
	.combout(\nn|s0|curr_state~19_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|curr_state~19 .lut_mask = 16'h88C8;
defparam \nn|s0|curr_state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N6
fiftyfivenm_lcell_comb \nn|s0|curr_state~20 (
// Equation(s):
// \nn|s0|curr_state~20_combout  = (\buttons[0]|q~q ) # (((\nn|s0|curr_state~17_combout ) # (\nn|s0|curr_state~19_combout )) # (!\nn|s0|curr_state~13_combout ))

	.dataa(\buttons[0]|q~q ),
	.datab(\nn|s0|curr_state~13_combout ),
	.datac(\nn|s0|curr_state~17_combout ),
	.datad(\nn|s0|curr_state~19_combout ),
	.cin(gnd),
	.combout(\nn|s0|curr_state~20_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|curr_state~20 .lut_mask = 16'hFFFB;
defparam \nn|s0|curr_state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N4
fiftyfivenm_lcell_comb \nn|s0|curr_state~22 (
// Equation(s):
// \nn|s0|curr_state~22_combout  = (\buttons[0]|q~q  & (!\nn|s0|curr_state~20_combout  & (\nn|s0|curr_state.LOAD_1~q ))) # (!\buttons[0]|q~q  & ((\nn|s0|curr_state.START~q ) # ((!\nn|s0|curr_state~20_combout  & \nn|s0|curr_state.LOAD_1~q ))))

	.dataa(\buttons[0]|q~q ),
	.datab(\nn|s0|curr_state~20_combout ),
	.datac(\nn|s0|curr_state.LOAD_1~q ),
	.datad(\nn|s0|curr_state.START~q ),
	.cin(gnd),
	.combout(\nn|s0|curr_state~22_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|curr_state~22 .lut_mask = 16'h7530;
defparam \nn|s0|curr_state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N5
dffeas \nn|s0|curr_state.LOAD_1 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|s0|curr_state~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|s0|curr_state.LOAD_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|s0|curr_state.LOAD_1 .is_wysiwyg = "true";
defparam \nn|s0|curr_state.LOAD_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N8
fiftyfivenm_lcell_comb \nn|s0|Selector4~0 (
// Equation(s):
// \nn|s0|Selector4~0_combout  = (\nn|s0|curr_state.LOAD_1~q  & (\nn|s0|Tick [8] & \nn|s0|Tick [9]))

	.dataa(gnd),
	.datab(\nn|s0|curr_state.LOAD_1~q ),
	.datac(\nn|s0|Tick [8]),
	.datad(\nn|s0|Tick [9]),
	.cin(gnd),
	.combout(\nn|s0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|Selector4~0 .lut_mask = 16'hC000;
defparam \nn|s0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N2
fiftyfivenm_lcell_comb \nn|s0|LessThan0~0 (
// Equation(s):
// \nn|s0|LessThan0~0_combout  = (\nn|s0|Tick [4] & ((\nn|s0|Tick [3]) # ((\nn|s0|Tick [1] & \nn|s0|Tick [2]))))

	.dataa(\nn|s0|Tick [1]),
	.datab(\nn|s0|Tick [4]),
	.datac(\nn|s0|Tick [2]),
	.datad(\nn|s0|Tick [3]),
	.cin(gnd),
	.combout(\nn|s0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|LessThan0~0 .lut_mask = 16'hCC80;
defparam \nn|s0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N6
fiftyfivenm_lcell_comb \nn|s0|Selector4~1 (
// Equation(s):
// \nn|s0|Selector4~1_combout  = (\nn|s0|Selector4~0_combout  & ((\nn|s0|LessThan0~0_combout ) # (!\nn|s0|LessThan0~1_combout )))

	.dataa(gnd),
	.datab(\nn|s0|Selector4~0_combout ),
	.datac(\nn|s0|LessThan0~1_combout ),
	.datad(\nn|s0|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\nn|s0|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|Selector4~1 .lut_mask = 16'hCC0C;
defparam \nn|s0|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N30
fiftyfivenm_lcell_comb \nn|s0|Layer[0]~4 (
// Equation(s):
// \nn|s0|Layer[0]~4_combout  = (!\nn|s0|Selector4~1_combout  & ((\nn|s0|LessThan1~1_combout ) # (!\nn|s0|curr_state.LOAD_2~q )))

	.dataa(\nn|s0|Selector4~1_combout ),
	.datab(\nn|s0|curr_state.LOAD_2~q ),
	.datac(\nn|s0|LessThan1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nn|s0|Layer[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|Layer[0]~4 .lut_mask = 16'h5151;
defparam \nn|s0|Layer[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N20
fiftyfivenm_lcell_comb \nn|s0|Tick[5]~12 (
// Equation(s):
// \nn|s0|Tick[5]~12_combout  = (!\nn|s0|curr_state.LOAD_1~q  & ((\nn|s0|curr_state.LOAD_3~q  & ((!\nn|s0|curr_state~14_combout ))) # (!\nn|s0|curr_state.LOAD_3~q  & (\nn|s0|Selector5~2_combout ))))

	.dataa(\nn|s0|curr_state.LOAD_3~q ),
	.datab(\nn|s0|Selector5~2_combout ),
	.datac(\nn|s0|curr_state~14_combout ),
	.datad(\nn|s0|curr_state.LOAD_1~q ),
	.cin(gnd),
	.combout(\nn|s0|Tick[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|Tick[5]~12 .lut_mask = 16'h004E;
defparam \nn|s0|Tick[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
fiftyfivenm_lcell_comb \nn|s0|Tick[5]~13 (
// Equation(s):
// \nn|s0|Tick[5]~13_combout  = (\nn|s0|Tick[5]~12_combout ) # ((\buttons[0]|q~q ) # ((!\nn|s0|Layer[0]~4_combout  & \nn|s0|curr_state.LOAD_1~q )))

	.dataa(\nn|s0|Layer[0]~4_combout ),
	.datab(\nn|s0|Tick[5]~12_combout ),
	.datac(\nn|s0|curr_state.LOAD_1~q ),
	.datad(\buttons[0]|q~q ),
	.cin(gnd),
	.combout(\nn|s0|Tick[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|Tick[5]~13 .lut_mask = 16'hFFDC;
defparam \nn|s0|Tick[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N11
dffeas \nn|s0|Tick[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|s0|Tick[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nn|s0|Tick[5]~13_combout ),
	.sload(gnd),
	.ena(\nn|s0|Tick[5]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|s0|Tick [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nn|s0|Tick[0] .is_wysiwyg = "true";
defparam \nn|s0|Tick[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N18
fiftyfivenm_lcell_comb \nn|s0|Layer[0]~2 (
// Equation(s):
// \nn|s0|Layer[0]~2_combout  = (\nn|s0|Selector4~1_combout ) # (((\nn|s0|curr_state.LOAD_2~q  & !\nn|s0|LessThan1~1_combout )) # (!\nn|s0|curr_state.LOAD_1~q ))

	.dataa(\nn|s0|Selector4~1_combout ),
	.datab(\nn|s0|curr_state.LOAD_2~q ),
	.datac(\nn|s0|LessThan1~1_combout ),
	.datad(\nn|s0|curr_state.LOAD_1~q ),
	.cin(gnd),
	.combout(\nn|s0|Layer[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|Layer[0]~2 .lut_mask = 16'hAEFF;
defparam \nn|s0|Layer[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
fiftyfivenm_lcell_comb \nn|s0|Selector5~0 (
// Equation(s):
// \nn|s0|Selector5~0_combout  = (!\nn|s0|LessThan1~1_combout  & \nn|s0|curr_state.LOAD_3~q )

	.dataa(\nn|s0|LessThan1~1_combout ),
	.datab(gnd),
	.datac(\nn|s0|curr_state.LOAD_3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nn|s0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|Selector5~0 .lut_mask = 16'h5050;
defparam \nn|s0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N24
fiftyfivenm_lcell_comb \nn|Mux41~0 (
// Equation(s):
// \nn|Mux41~0_combout  = (\nn|s0|Layer[0]~2_combout  & (((\nn|s0|curr_state.DONE~q  & !\nn|s0|Selector2~1_combout )) # (!\nn|s0|Selector5~0_combout )))

	.dataa(\nn|s0|curr_state.DONE~q ),
	.datab(\nn|s0|Selector2~1_combout ),
	.datac(\nn|s0|Layer[0]~2_combout ),
	.datad(\nn|s0|Selector5~0_combout ),
	.cin(gnd),
	.combout(\nn|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Mux41~0 .lut_mask = 16'h20F0;
defparam \nn|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N0
fiftyfivenm_lcell_comb \nn|Add3~0 (
// Equation(s):
// \nn|Add3~0_combout  = (\nn|s0|curr_state.LOAD_2~q  & ((\nn|s0|curr_state.LOAD_3~q  & ((\nn|s0|LessThan1~1_combout ) # (\nn|s0|Selector2~1_combout ))) # (!\nn|s0|curr_state.LOAD_3~q  & (!\nn|s0|LessThan1~1_combout ))))

	.dataa(\nn|s0|curr_state.LOAD_3~q ),
	.datab(\nn|s0|LessThan1~1_combout ),
	.datac(\nn|s0|Selector2~1_combout ),
	.datad(\nn|s0|curr_state.LOAD_2~q ),
	.cin(gnd),
	.combout(\nn|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Add3~0 .lut_mask = 16'hB900;
defparam \nn|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
fiftyfivenm_lcell_comb \nn|Add0~0 (
// Equation(s):
// \nn|Add0~0_combout  = \nn|s0|Tick [0] $ (VCC)
// \nn|Add0~1  = CARRY(\nn|s0|Tick [0])

	.dataa(\nn|s0|Tick [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\nn|Add0~0_combout ),
	.cout(\nn|Add0~1 ));
// synopsys translate_off
defparam \nn|Add0~0 .lut_mask = 16'h55AA;
defparam \nn|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N2
fiftyfivenm_lcell_comb \nn|Mux41~1 (
// Equation(s):
// \nn|Mux41~1_combout  = (\nn|Mux41~0_combout  & (((\nn|Add3~0_combout  & \nn|Add0~0_combout )))) # (!\nn|Mux41~0_combout  & (\nn|s0|Tick [0]))

	.dataa(\nn|s0|Tick [0]),
	.datab(\nn|Mux41~0_combout ),
	.datac(\nn|Add3~0_combout ),
	.datad(\nn|Add0~0_combout ),
	.cin(gnd),
	.combout(\nn|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Mux41~1 .lut_mask = 16'hE222;
defparam \nn|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
fiftyfivenm_lcell_comb \nn|Add0~2 (
// Equation(s):
// \nn|Add0~2_combout  = (\nn|s0|Tick [1] & (!\nn|Add0~1 )) # (!\nn|s0|Tick [1] & ((\nn|Add0~1 ) # (GND)))
// \nn|Add0~3  = CARRY((!\nn|Add0~1 ) # (!\nn|s0|Tick [1]))

	.dataa(\nn|s0|Tick [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nn|Add0~1 ),
	.combout(\nn|Add0~2_combout ),
	.cout(\nn|Add0~3 ));
// synopsys translate_off
defparam \nn|Add0~2 .lut_mask = 16'h5A5F;
defparam \nn|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N0
fiftyfivenm_lcell_comb \nn|s0|Layer[2]~5 (
// Equation(s):
// \nn|s0|Layer[2]~5_combout  = (\nn|s0|curr_state.DONE~q  & (!\nn|s0|curr_state.START~q  & ((\nn|s0|curr_state.IDLE~q ) # (!\buttons[1]|q~q ))))

	.dataa(\nn|s0|curr_state.IDLE~q ),
	.datab(\nn|s0|curr_state.DONE~q ),
	.datac(\buttons[1]|q~q ),
	.datad(\nn|s0|curr_state.START~q ),
	.cin(gnd),
	.combout(\nn|s0|Layer[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|Layer[2]~5 .lut_mask = 16'h008C;
defparam \nn|s0|Layer[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N12
fiftyfivenm_lcell_comb \nn|s0|Layer[2]~3 (
// Equation(s):
// \nn|s0|Layer[2]~3_combout  = (\nn|s0|LessThan1~1_combout ) # (((!\nn|s0|Selector2~0_combout  & \nn|s0|Layer[2]~5_combout )) # (!\nn|s0|curr_state.LOAD_3~q ))

	.dataa(\nn|s0|Selector2~0_combout ),
	.datab(\nn|s0|Layer[2]~5_combout ),
	.datac(\nn|s0|LessThan1~1_combout ),
	.datad(\nn|s0|curr_state.LOAD_3~q ),
	.cin(gnd),
	.combout(\nn|s0|Layer[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \nn|s0|Layer[2]~3 .lut_mask = 16'hF4FF;
defparam \nn|s0|Layer[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N30
fiftyfivenm_lcell_comb \nn|Add3~5 (
// Equation(s):
// \nn|Add3~5_combout  = (\nn|s0|curr_state.LOAD_2~q  & (\nn|s0|Layer[0]~2_combout  & (\nn|s0|Layer[2]~3_combout  & !\nn|s0|Selector5~2_combout )))

	.dataa(\nn|s0|curr_state.LOAD_2~q ),
	.datab(\nn|s0|Layer[0]~2_combout ),
	.datac(\nn|s0|Layer[2]~3_combout ),
	.datad(\nn|s0|Selector5~2_combout ),
	.cin(gnd),
	.combout(\nn|Add3~5_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Add3~5 .lut_mask = 16'h0080;
defparam \nn|Add3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N0
fiftyfivenm_lcell_comb \nn|Add3~2 (
// Equation(s):
// \nn|Add3~2_combout  = \nn|s0|Tick [1] $ (VCC)
// \nn|Add3~3  = CARRY(\nn|s0|Tick [1])

	.dataa(gnd),
	.datab(\nn|s0|Tick [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\nn|Add3~2_combout ),
	.cout(\nn|Add3~3 ));
// synopsys translate_off
defparam \nn|Add3~2 .lut_mask = 16'h33CC;
defparam \nn|Add3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N18
fiftyfivenm_lcell_comb \nn|Add3~1 (
// Equation(s):
// \nn|Add3~1_combout  = (!\nn|s0|Layer[0]~2_combout  & (((\nn|s0|curr_state.DONE~q  & !\nn|s0|Selector2~1_combout )) # (!\nn|s0|Selector5~0_combout )))

	.dataa(\nn|s0|curr_state.DONE~q ),
	.datab(\nn|s0|Selector2~1_combout ),
	.datac(\nn|s0|Layer[0]~2_combout ),
	.datad(\nn|s0|Selector5~0_combout ),
	.cin(gnd),
	.combout(\nn|Add3~1_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Add3~1 .lut_mask = 16'h020F;
defparam \nn|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N28
fiftyfivenm_lcell_comb \nn|Add3~4 (
// Equation(s):
// \nn|Add3~4_combout  = (\nn|s0|Layer[2]~3_combout  & (\nn|s0|Tick [1] & ((\nn|Add3~1_combout )))) # (!\nn|s0|Layer[2]~3_combout  & ((\nn|Add3~2_combout ) # ((\nn|s0|Tick [1] & \nn|Add3~1_combout ))))

	.dataa(\nn|s0|Layer[2]~3_combout ),
	.datab(\nn|s0|Tick [1]),
	.datac(\nn|Add3~2_combout ),
	.datad(\nn|Add3~1_combout ),
	.cin(gnd),
	.combout(\nn|Add3~4_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Add3~4 .lut_mask = 16'hDC50;
defparam \nn|Add3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N30
fiftyfivenm_lcell_comb \nn|Add3~6 (
// Equation(s):
// \nn|Add3~6_combout  = (\nn|Add3~4_combout ) # ((\nn|Add0~2_combout  & \nn|Add3~5_combout ))

	.dataa(\nn|Add0~2_combout ),
	.datab(\nn|Add3~5_combout ),
	.datac(gnd),
	.datad(\nn|Add3~4_combout ),
	.cin(gnd),
	.combout(\nn|Add3~6_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Add3~6 .lut_mask = 16'hFF88;
defparam \nn|Add3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
fiftyfivenm_lcell_comb \nn|Add0~4 (
// Equation(s):
// \nn|Add0~4_combout  = (\nn|s0|Tick [2] & (\nn|Add0~3  $ (GND))) # (!\nn|s0|Tick [2] & (!\nn|Add0~3  & VCC))
// \nn|Add0~5  = CARRY((\nn|s0|Tick [2] & !\nn|Add0~3 ))

	.dataa(\nn|s0|Tick [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nn|Add0~3 ),
	.combout(\nn|Add0~4_combout ),
	.cout(\nn|Add0~5 ));
// synopsys translate_off
defparam \nn|Add0~4 .lut_mask = 16'hA50A;
defparam \nn|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N2
fiftyfivenm_lcell_comb \nn|Add3~7 (
// Equation(s):
// \nn|Add3~7_combout  = (\nn|s0|Tick [2] & (\nn|Add3~3  & VCC)) # (!\nn|s0|Tick [2] & (!\nn|Add3~3 ))
// \nn|Add3~8  = CARRY((!\nn|s0|Tick [2] & !\nn|Add3~3 ))

	.dataa(\nn|s0|Tick [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nn|Add3~3 ),
	.combout(\nn|Add3~7_combout ),
	.cout(\nn|Add3~8 ));
// synopsys translate_off
defparam \nn|Add3~7 .lut_mask = 16'hA505;
defparam \nn|Add3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N18
fiftyfivenm_lcell_comb \nn|Add3~9 (
// Equation(s):
// \nn|Add3~9_combout  = (\nn|s0|Tick [2] & ((\nn|Add3~1_combout ) # ((\nn|Add3~7_combout  & !\nn|s0|Layer[2]~3_combout )))) # (!\nn|s0|Tick [2] & (\nn|Add3~7_combout  & (!\nn|s0|Layer[2]~3_combout )))

	.dataa(\nn|s0|Tick [2]),
	.datab(\nn|Add3~7_combout ),
	.datac(\nn|s0|Layer[2]~3_combout ),
	.datad(\nn|Add3~1_combout ),
	.cin(gnd),
	.combout(\nn|Add3~9_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Add3~9 .lut_mask = 16'hAE0C;
defparam \nn|Add3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N16
fiftyfivenm_lcell_comb \nn|Add3~10 (
// Equation(s):
// \nn|Add3~10_combout  = (\nn|Add3~9_combout ) # ((\nn|Add0~4_combout  & \nn|Add3~5_combout ))

	.dataa(\nn|Add0~4_combout ),
	.datab(\nn|Add3~5_combout ),
	.datac(gnd),
	.datad(\nn|Add3~9_combout ),
	.cin(gnd),
	.combout(\nn|Add3~10_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Add3~10 .lut_mask = 16'hFF88;
defparam \nn|Add3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
fiftyfivenm_lcell_comb \nn|Add0~6 (
// Equation(s):
// \nn|Add0~6_combout  = (\nn|s0|Tick [3] & (!\nn|Add0~5 )) # (!\nn|s0|Tick [3] & ((\nn|Add0~5 ) # (GND)))
// \nn|Add0~7  = CARRY((!\nn|Add0~5 ) # (!\nn|s0|Tick [3]))

	.dataa(\nn|s0|Tick [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nn|Add0~5 ),
	.combout(\nn|Add0~6_combout ),
	.cout(\nn|Add0~7 ));
// synopsys translate_off
defparam \nn|Add0~6 .lut_mask = 16'h5A5F;
defparam \nn|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N4
fiftyfivenm_lcell_comb \nn|Add3~11 (
// Equation(s):
// \nn|Add3~11_combout  = (\nn|s0|Tick [3] & (\nn|Add3~8  $ (GND))) # (!\nn|s0|Tick [3] & (!\nn|Add3~8  & VCC))
// \nn|Add3~12  = CARRY((\nn|s0|Tick [3] & !\nn|Add3~8 ))

	.dataa(\nn|s0|Tick [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nn|Add3~8 ),
	.combout(\nn|Add3~11_combout ),
	.cout(\nn|Add3~12 ));
// synopsys translate_off
defparam \nn|Add3~11 .lut_mask = 16'hA50A;
defparam \nn|Add3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N28
fiftyfivenm_lcell_comb \nn|Add3~13 (
// Equation(s):
// \nn|Add3~13_combout  = (\nn|s0|Layer[2]~3_combout  & (((\nn|s0|Tick [3] & \nn|Add3~1_combout )))) # (!\nn|s0|Layer[2]~3_combout  & ((\nn|Add3~11_combout ) # ((\nn|s0|Tick [3] & \nn|Add3~1_combout ))))

	.dataa(\nn|s0|Layer[2]~3_combout ),
	.datab(\nn|Add3~11_combout ),
	.datac(\nn|s0|Tick [3]),
	.datad(\nn|Add3~1_combout ),
	.cin(gnd),
	.combout(\nn|Add3~13_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Add3~13 .lut_mask = 16'hF444;
defparam \nn|Add3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N10
fiftyfivenm_lcell_comb \nn|Add3~14 (
// Equation(s):
// \nn|Add3~14_combout  = (\nn|Add3~13_combout ) # ((\nn|Add0~6_combout  & \nn|Add3~5_combout ))

	.dataa(\nn|Add0~6_combout ),
	.datab(\nn|Add3~5_combout ),
	.datac(gnd),
	.datad(\nn|Add3~13_combout ),
	.cin(gnd),
	.combout(\nn|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Add3~14 .lut_mask = 16'hFF88;
defparam \nn|Add3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
fiftyfivenm_lcell_comb \nn|Add0~8 (
// Equation(s):
// \nn|Add0~8_combout  = (\nn|s0|Tick [4] & ((GND) # (!\nn|Add0~7 ))) # (!\nn|s0|Tick [4] & (\nn|Add0~7  $ (GND)))
// \nn|Add0~9  = CARRY((\nn|s0|Tick [4]) # (!\nn|Add0~7 ))

	.dataa(gnd),
	.datab(\nn|s0|Tick [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nn|Add0~7 ),
	.combout(\nn|Add0~8_combout ),
	.cout(\nn|Add0~9 ));
// synopsys translate_off
defparam \nn|Add0~8 .lut_mask = 16'h3CCF;
defparam \nn|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N6
fiftyfivenm_lcell_comb \nn|Add3~15 (
// Equation(s):
// \nn|Add3~15_combout  = (\nn|s0|Tick [4] & (!\nn|Add3~12 )) # (!\nn|s0|Tick [4] & ((\nn|Add3~12 ) # (GND)))
// \nn|Add3~16  = CARRY((!\nn|Add3~12 ) # (!\nn|s0|Tick [4]))

	.dataa(\nn|s0|Tick [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nn|Add3~12 ),
	.combout(\nn|Add3~15_combout ),
	.cout(\nn|Add3~16 ));
// synopsys translate_off
defparam \nn|Add3~15 .lut_mask = 16'h5A5F;
defparam \nn|Add3~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N4
fiftyfivenm_lcell_comb \nn|Add3~17 (
// Equation(s):
// \nn|Add3~17_combout  = (\nn|s0|Tick [4] & ((\nn|Add3~1_combout ) # ((!\nn|s0|Layer[2]~3_combout  & \nn|Add3~15_combout )))) # (!\nn|s0|Tick [4] & (((!\nn|s0|Layer[2]~3_combout  & \nn|Add3~15_combout ))))

	.dataa(\nn|s0|Tick [4]),
	.datab(\nn|Add3~1_combout ),
	.datac(\nn|s0|Layer[2]~3_combout ),
	.datad(\nn|Add3~15_combout ),
	.cin(gnd),
	.combout(\nn|Add3~17_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Add3~17 .lut_mask = 16'h8F88;
defparam \nn|Add3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N4
fiftyfivenm_lcell_comb \nn|Add3~18 (
// Equation(s):
// \nn|Add3~18_combout  = (\nn|Add3~17_combout ) # ((\nn|Add3~5_combout  & \nn|Add0~8_combout ))

	.dataa(\nn|Add3~5_combout ),
	.datab(gnd),
	.datac(\nn|Add0~8_combout ),
	.datad(\nn|Add3~17_combout ),
	.cin(gnd),
	.combout(\nn|Add3~18_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Add3~18 .lut_mask = 16'hFFA0;
defparam \nn|Add3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
fiftyfivenm_lcell_comb \nn|Add0~10 (
// Equation(s):
// \nn|Add0~10_combout  = (\nn|s0|Tick [5] & (!\nn|Add0~9 )) # (!\nn|s0|Tick [5] & ((\nn|Add0~9 ) # (GND)))
// \nn|Add0~11  = CARRY((!\nn|Add0~9 ) # (!\nn|s0|Tick [5]))

	.dataa(gnd),
	.datab(\nn|s0|Tick [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nn|Add0~9 ),
	.combout(\nn|Add0~10_combout ),
	.cout(\nn|Add0~11 ));
// synopsys translate_off
defparam \nn|Add0~10 .lut_mask = 16'h3C3F;
defparam \nn|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N8
fiftyfivenm_lcell_comb \nn|Add3~19 (
// Equation(s):
// \nn|Add3~19_combout  = (\nn|s0|Tick [5] & ((GND) # (!\nn|Add3~16 ))) # (!\nn|s0|Tick [5] & (\nn|Add3~16  $ (GND)))
// \nn|Add3~20  = CARRY((\nn|s0|Tick [5]) # (!\nn|Add3~16 ))

	.dataa(gnd),
	.datab(\nn|s0|Tick [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nn|Add3~16 ),
	.combout(\nn|Add3~19_combout ),
	.cout(\nn|Add3~20 ));
// synopsys translate_off
defparam \nn|Add3~19 .lut_mask = 16'h3CCF;
defparam \nn|Add3~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N22
fiftyfivenm_lcell_comb \nn|Add3~21 (
// Equation(s):
// \nn|Add3~21_combout  = (\nn|s0|Layer[2]~3_combout  & (\nn|s0|Tick [5] & ((\nn|Add3~1_combout )))) # (!\nn|s0|Layer[2]~3_combout  & ((\nn|Add3~19_combout ) # ((\nn|s0|Tick [5] & \nn|Add3~1_combout ))))

	.dataa(\nn|s0|Layer[2]~3_combout ),
	.datab(\nn|s0|Tick [5]),
	.datac(\nn|Add3~19_combout ),
	.datad(\nn|Add3~1_combout ),
	.cin(gnd),
	.combout(\nn|Add3~21_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Add3~21 .lut_mask = 16'hDC50;
defparam \nn|Add3~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N14
fiftyfivenm_lcell_comb \nn|Add3~22 (
// Equation(s):
// \nn|Add3~22_combout  = (\nn|Add3~21_combout ) # ((\nn|Add3~5_combout  & \nn|Add0~10_combout ))

	.dataa(gnd),
	.datab(\nn|Add3~5_combout ),
	.datac(\nn|Add0~10_combout ),
	.datad(\nn|Add3~21_combout ),
	.cin(gnd),
	.combout(\nn|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Add3~22 .lut_mask = 16'hFFC0;
defparam \nn|Add3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
fiftyfivenm_lcell_comb \nn|Add0~12 (
// Equation(s):
// \nn|Add0~12_combout  = (\nn|s0|Tick [6] & (\nn|Add0~11  $ (GND))) # (!\nn|s0|Tick [6] & (!\nn|Add0~11  & VCC))
// \nn|Add0~13  = CARRY((\nn|s0|Tick [6] & !\nn|Add0~11 ))

	.dataa(\nn|s0|Tick [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nn|Add0~11 ),
	.combout(\nn|Add0~12_combout ),
	.cout(\nn|Add0~13 ));
// synopsys translate_off
defparam \nn|Add0~12 .lut_mask = 16'hA50A;
defparam \nn|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N10
fiftyfivenm_lcell_comb \nn|Add3~23 (
// Equation(s):
// \nn|Add3~23_combout  = (\nn|s0|Tick [6] & (!\nn|Add3~20 )) # (!\nn|s0|Tick [6] & ((\nn|Add3~20 ) # (GND)))
// \nn|Add3~24  = CARRY((!\nn|Add3~20 ) # (!\nn|s0|Tick [6]))

	.dataa(\nn|s0|Tick [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nn|Add3~20 ),
	.combout(\nn|Add3~23_combout ),
	.cout(\nn|Add3~24 ));
// synopsys translate_off
defparam \nn|Add3~23 .lut_mask = 16'h5A5F;
defparam \nn|Add3~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N24
fiftyfivenm_lcell_comb \nn|Add3~25 (
// Equation(s):
// \nn|Add3~25_combout  = (\nn|s0|Layer[2]~3_combout  & (\nn|Add3~1_combout  & (\nn|s0|Tick [6]))) # (!\nn|s0|Layer[2]~3_combout  & ((\nn|Add3~23_combout ) # ((\nn|Add3~1_combout  & \nn|s0|Tick [6]))))

	.dataa(\nn|s0|Layer[2]~3_combout ),
	.datab(\nn|Add3~1_combout ),
	.datac(\nn|s0|Tick [6]),
	.datad(\nn|Add3~23_combout ),
	.cin(gnd),
	.combout(\nn|Add3~25_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Add3~25 .lut_mask = 16'hD5C0;
defparam \nn|Add3~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N8
fiftyfivenm_lcell_comb \nn|Add3~26 (
// Equation(s):
// \nn|Add3~26_combout  = (\nn|Add3~25_combout ) # ((\nn|Add3~5_combout  & \nn|Add0~12_combout ))

	.dataa(gnd),
	.datab(\nn|Add3~5_combout ),
	.datac(\nn|Add0~12_combout ),
	.datad(\nn|Add3~25_combout ),
	.cin(gnd),
	.combout(\nn|Add3~26_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Add3~26 .lut_mask = 16'hFFC0;
defparam \nn|Add3~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N12
fiftyfivenm_lcell_comb \nn|Add3~27 (
// Equation(s):
// \nn|Add3~27_combout  = (\nn|s0|Tick [7] & (\nn|Add3~24  $ (GND))) # (!\nn|s0|Tick [7] & (!\nn|Add3~24  & VCC))
// \nn|Add3~28  = CARRY((\nn|s0|Tick [7] & !\nn|Add3~24 ))

	.dataa(\nn|s0|Tick [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nn|Add3~24 ),
	.combout(\nn|Add3~27_combout ),
	.cout(\nn|Add3~28 ));
// synopsys translate_off
defparam \nn|Add3~27 .lut_mask = 16'hA50A;
defparam \nn|Add3~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N2
fiftyfivenm_lcell_comb \nn|Add3~29 (
// Equation(s):
// \nn|Add3~29_combout  = (\nn|s0|Tick [7] & ((\nn|Add3~1_combout ) # ((!\nn|s0|Layer[2]~3_combout  & \nn|Add3~27_combout )))) # (!\nn|s0|Tick [7] & (!\nn|s0|Layer[2]~3_combout  & (\nn|Add3~27_combout )))

	.dataa(\nn|s0|Tick [7]),
	.datab(\nn|s0|Layer[2]~3_combout ),
	.datac(\nn|Add3~27_combout ),
	.datad(\nn|Add3~1_combout ),
	.cin(gnd),
	.combout(\nn|Add3~29_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Add3~29 .lut_mask = 16'hBA30;
defparam \nn|Add3~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
fiftyfivenm_lcell_comb \nn|Add0~14 (
// Equation(s):
// \nn|Add0~14_combout  = (\nn|s0|Tick [7] & (!\nn|Add0~13 )) # (!\nn|s0|Tick [7] & ((\nn|Add0~13 ) # (GND)))
// \nn|Add0~15  = CARRY((!\nn|Add0~13 ) # (!\nn|s0|Tick [7]))

	.dataa(gnd),
	.datab(\nn|s0|Tick [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nn|Add0~13 ),
	.combout(\nn|Add0~14_combout ),
	.cout(\nn|Add0~15 ));
// synopsys translate_off
defparam \nn|Add0~14 .lut_mask = 16'h3C3F;
defparam \nn|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
fiftyfivenm_lcell_comb \nn|Add3~30 (
// Equation(s):
// \nn|Add3~30_combout  = (\nn|Add3~29_combout ) # ((\nn|Add0~14_combout  & \nn|Add3~5_combout ))

	.dataa(\nn|Add3~29_combout ),
	.datab(\nn|Add0~14_combout ),
	.datac(\nn|Add3~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\nn|Add3~30_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Add3~30 .lut_mask = 16'hEAEA;
defparam \nn|Add3~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
fiftyfivenm_lcell_comb \nn|Add0~16 (
// Equation(s):
// \nn|Add0~16_combout  = (\nn|s0|Tick [8] & ((GND) # (!\nn|Add0~15 ))) # (!\nn|s0|Tick [8] & (\nn|Add0~15  $ (GND)))
// \nn|Add0~17  = CARRY((\nn|s0|Tick [8]) # (!\nn|Add0~15 ))

	.dataa(\nn|s0|Tick [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\nn|Add0~15 ),
	.combout(\nn|Add0~16_combout ),
	.cout(\nn|Add0~17 ));
// synopsys translate_off
defparam \nn|Add0~16 .lut_mask = 16'h5AAF;
defparam \nn|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N14
fiftyfivenm_lcell_comb \nn|Add3~31 (
// Equation(s):
// \nn|Add3~31_combout  = (\nn|s0|Tick [8] & (\nn|Add3~28  & VCC)) # (!\nn|s0|Tick [8] & (!\nn|Add3~28 ))
// \nn|Add3~32  = CARRY((!\nn|s0|Tick [8] & !\nn|Add3~28 ))

	.dataa(gnd),
	.datab(\nn|s0|Tick [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\nn|Add3~28 ),
	.combout(\nn|Add3~31_combout ),
	.cout(\nn|Add3~32 ));
// synopsys translate_off
defparam \nn|Add3~31 .lut_mask = 16'hC303;
defparam \nn|Add3~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N26
fiftyfivenm_lcell_comb \nn|Add3~33 (
// Equation(s):
// \nn|Add3~33_combout  = (\nn|s0|Layer[2]~3_combout  & (\nn|s0|Tick [8] & ((\nn|Add3~1_combout )))) # (!\nn|s0|Layer[2]~3_combout  & ((\nn|Add3~31_combout ) # ((\nn|s0|Tick [8] & \nn|Add3~1_combout ))))

	.dataa(\nn|s0|Layer[2]~3_combout ),
	.datab(\nn|s0|Tick [8]),
	.datac(\nn|Add3~31_combout ),
	.datad(\nn|Add3~1_combout ),
	.cin(gnd),
	.combout(\nn|Add3~33_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Add3~33 .lut_mask = 16'hDC50;
defparam \nn|Add3~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N20
fiftyfivenm_lcell_comb \nn|Add3~34 (
// Equation(s):
// \nn|Add3~34_combout  = (\nn|Add3~33_combout ) # ((\nn|Add0~16_combout  & \nn|Add3~5_combout ))

	.dataa(gnd),
	.datab(\nn|Add0~16_combout ),
	.datac(\nn|Add3~33_combout ),
	.datad(\nn|Add3~5_combout ),
	.cin(gnd),
	.combout(\nn|Add3~34_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Add3~34 .lut_mask = 16'hFCF0;
defparam \nn|Add3~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N16
fiftyfivenm_lcell_comb \nn|Add3~35 (
// Equation(s):
// \nn|Add3~35_combout  = \nn|Add3~32  $ (\nn|s0|Tick [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|s0|Tick [9]),
	.cin(\nn|Add3~32 ),
	.combout(\nn|Add3~35_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Add3~35 .lut_mask = 16'h0FF0;
defparam \nn|Add3~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N22
fiftyfivenm_lcell_comb \nn|Add3~37 (
// Equation(s):
// \nn|Add3~37_combout  = (\nn|s0|Layer[2]~3_combout  & (\nn|Add3~1_combout  & (\nn|s0|Tick [9]))) # (!\nn|s0|Layer[2]~3_combout  & ((\nn|Add3~35_combout ) # ((\nn|Add3~1_combout  & \nn|s0|Tick [9]))))

	.dataa(\nn|s0|Layer[2]~3_combout ),
	.datab(\nn|Add3~1_combout ),
	.datac(\nn|s0|Tick [9]),
	.datad(\nn|Add3~35_combout ),
	.cin(gnd),
	.combout(\nn|Add3~37_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Add3~37 .lut_mask = 16'hD5C0;
defparam \nn|Add3~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
fiftyfivenm_lcell_comb \nn|Add0~18 (
// Equation(s):
// \nn|Add0~18_combout  = \nn|Add0~17  $ (!\nn|s0|Tick [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|s0|Tick [9]),
	.cin(\nn|Add0~17 ),
	.combout(\nn|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Add0~18 .lut_mask = 16'hF00F;
defparam \nn|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N0
fiftyfivenm_lcell_comb \nn|Add3~38 (
// Equation(s):
// \nn|Add3~38_combout  = (\nn|Add3~37_combout ) # ((\nn|Add0~18_combout  & \nn|Add3~5_combout ))

	.dataa(\nn|Add3~37_combout ),
	.datab(\nn|Add0~18_combout ),
	.datac(gnd),
	.datad(\nn|Add3~5_combout ),
	.cin(gnd),
	.combout(\nn|Add3~38_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Add3~38 .lut_mask = 16'hEEAA;
defparam \nn|Add3~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y33_N0
fiftyfivenm_ram_block \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2 .init_file = "HEX/ram_1.hex";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component|altsyncram_i1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 9;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 9;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008210FCD80D239204A2B1A9B8C428100B05A7E318B0BE0919E7C4674D75B32323655908384E25AE2B50A910C532D8898A9DFB074A47AD6D58245CF66BAB7E1808D8F0EA8D0B6BFA89629C5B1AA9EAA954BCB9BC0AF967D839B8A608DB1EACA5A6BB40F3E9248DA83B985CB86E429E37881AEC5520AD4273354DB6DD0B93A3583E904D74D95CA08A6B467B1326142006E91BA67B935580816879735D4A753457A1B978;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h8AC49F1EE731DC9785EFA77F09224B5CB52D5966CAEE95B585C6665803D83FDC2A74DBB9CF9502670A6414AD94BB07DB09ACA36AAAFE2BEBADE286FB595EA62AEA9B8999610FEBBABE0C834C68F5CA5DC33677A3DBFA21100D1AE287D67586F43DEF5FCF59399EB8828A9978DFAD72B3BA94D14DA7F6D52E6F7F8017FAEEF4A773D087C7F7E809ED6419EF443BD742F437092E41F24817AD9A8B23FDBC2FE85A683A105A3E87BEF35723675BE622A44D12493D4B99969CF2AF1378546C1F35C80F9ACAF5228E9CF37CD33AAB70D4ADAD2A1653612001769D33ED13E8691EF487915AC5859023ABC28DB3F9AEEC4BCC78925D615FA99373F17B34BB853E6A06E7;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h8D15722982BA691F7907F7D905B4E7AB67325A67D71EFF68C8BF25112F3DD97056A6BC368B3F61FCCAEBC427E0E9F56A6A717D224AEFDFDB90941DACCD0B81713BCCD4A156928759BDC3F225E23AB817C0C59E695294563155B43769920D5FE6243C0BE3FE572353B8027CAC00C88ADB1817567762BF1AFEE69AEEE341C094B81A3CFFC403C5CD4A6C7E33F9D348121342E7C5040FE82E7204195EDB5D951453CF9431439EA6B5472FDE6BC3B3BB3E37B21610CF06BA4705C7D97B253009CCEEF5A8D40D9E095190B441EFB869DFE30535A67E9A3FFF397B1792C05F224FC142C12B822FCC5FEE26E121ABAD7AD1B6114CB22AAC131CFAE94E252A79431E61D6;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h244E3B36268C769AB9CE668C9D4D5F4C75B917C55E369CD551B718B369AF0FB6559A50D9CA5F9B844B5F7C3ED38A4F0511062D24421E8C8FD3E671F6AC282FD93BD9A9878A19AF49D18090A232DBBBF9AC1E295C168EB5BB43BD8D5A8FC78F0369755550DAFD2E3F934F80301024563367E1E6EA652D8D2C4A8DF2686700BA5277A1E4967C8A6DEECEDAA261EFACE4A96F999D5D6FB64A6DCA4A59A437416243B641796C538B6222FC2845D8E10A1661541530A9C68A9ED5F05947F342E64792BE67D27DA4E59E4BCD2F79A6137D55E7409E73075B1B4AFE90C207AAAF2D19E46838D4CF7BCE1E26DE5F390A200C6E9064EBBE88EC7B4F498E8A87E274FEAFE5;
// synopsys translate_on

// Location: FF_X57_Y34_N5
dffeas \nn|Probability[2][2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[2]|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[2][2] .is_wysiwyg = "true";
defparam \nn|Probability[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N11
dffeas \nn|Probability[6][2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[6]|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[6][2] .is_wysiwyg = "true";
defparam \nn|Probability[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N4
fiftyfivenm_lcell_comb \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = (\SW[3]~input_o  & (\SW[2]~input_o )) # (!\SW[3]~input_o  & ((\SW[2]~input_o  & ((\nn|Probability[6][2]~q ))) # (!\SW[2]~input_o  & (\nn|Probability[2][2]~q ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\nn|Probability[2][2]~q ),
	.datad(\nn|Probability[6][2]~q ),
	.cin(gnd),
	.combout(\Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~2 .lut_mask = 16'hDC98;
defparam \Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N31
dffeas \nn|Probability[14][2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[14]|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[14][2] .is_wysiwyg = "true";
defparam \nn|Probability[14][2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y29_N0
fiftyfivenm_ram_block \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1 .init_file = "HEX/ram_3.hex";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[3]|altsyncram:altsyncram_component|altsyncram_k1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 9;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 9;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010080400030180004010080C04020180002020000C04029513D5127C06551FF84CC888E5F9B3D7337A362DEA3AEDD74B900817EEC58DB4732BD31F00061D49D78D2150634660F7515E6D3BAD92E0C71F505768E7CC7F6A4071A5A1CEA61172FD7385D4774A6560286636279B43D1F550A767C8A3AD82577D81D3E871468C511684374E278A00EADDEE91CFAEC600288010B40A5A0DD03B4E3562965AF87D03AC6E9;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h80DD02BDCB6526997373B11599966CBC387B336C06735AE3283C7298F82FC4747648939C681B91092C57E8E84700AA28F0CD7D97ED10C08EC11F02F973E1D9E85E5286446E1F1A677CC8B333A5A48B2A20D3F3AC812E647627114B0DD03022E8CED39B3179F3D264893395A463398C0DC433F8F7FC742089898C5E0237E502815FD4FBF1D397CA9E8C057234AD0C7B5A20A1B09D07F42B2B7A6A7EBBD6266BB4DB9CB8ED8EFFB22340D6FE27BC19B627BF0BF5A6143A8EDF417734C3C3C3CD057EE9D0CBCC453B0DE62064B9D98115A4625668993202D19196F219E7C0E2884C0BFB79A4F5BD20D194F750BE1E7DF3AAA5C5D860759B8E16A57400AC5CF0E9A2;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h7AEFD1B18392C8ABA10A1331AE26C3DA83258987879C2D29E93E93F221D1DF786E8C52B560EA7C484C87F5623AA71CCBF2FB29A6DAEF21A994EFD4279D825358A632DD0B14187DDA4408DA265F982B3DB27836016D731C622A7AA373A33BC4C065731AFEDB2A1B5F4FD15E2E010A15F63C8F4FD3A941C2727C83F20ED0DEDA72F7F205879AF63E6A60EF76EEDCCF274F806566C758D16910A83F775C04D9F19B35BA61E63B93CFA609E600368D9F4E4C25EDECA41910D0CD755D527B33DA3C2684F1364E0C8CA60D6714E812E42B24D5581BE55C717C084C96099C429346DCA39CC45A20515095E3B8EB613BAF127FA616069E45BC465ECA8473E39BBA2A94EF;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h21BD98E60BA238166C94AA9681F3E10041513B98D14153B6645EDBFC2A14F55DEC571FFACFF85724594BBD8920FB61175BE5D5D9D02DD744D6D05BDFC38B675CB520B85DC02EB6717B2360923231717931B3F44C61D9CDCC2032783F024BE102B35DE61CAFD5E8019DEC1274C9AAE9074E96B5F789752B19AC036C08E416B69982184083D0A40017FD15B541DD6898A832DB09B45394F93C8FDF6A2DAE6BF402BD18C654B4CDEFD20ECAE484CD1479F22D5F3B95709E525810A1B71F079F3DA95DC274C289807DC0CBF0C20DEB8EF857D7B271883DBCD4CFE1F6CF752A98FDE03840A0B25806E1FF6B8D925A955E9937200B2CB09FEB5E5A9FEAD9788E8D4C07;
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
fiftyfivenm_lcell_comb \nn|Probability[10][2]~feeder (
// Equation(s):
// \nn|Probability[10][2]~feeder_combout  = \nn|r0|r[10]|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\nn|r0|r[10]|altsyncram_component|auto_generated|q_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\nn|Probability[10][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[10][2]~feeder .lut_mask = 16'hF0F0;
defparam \nn|Probability[10][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N25
dffeas \nn|Probability[10][2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[10][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[10][2] .is_wysiwyg = "true";
defparam \nn|Probability[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N30
fiftyfivenm_lcell_comb \Mux13~3 (
// Equation(s):
// \Mux13~3_combout  = (\SW[3]~input_o  & ((\Mux13~2_combout  & (\nn|Probability[14][2]~q )) # (!\Mux13~2_combout  & ((\nn|Probability[10][2]~q ))))) # (!\SW[3]~input_o  & (\Mux13~2_combout ))

	.dataa(\SW[3]~input_o ),
	.datab(\Mux13~2_combout ),
	.datac(\nn|Probability[14][2]~q ),
	.datad(\nn|Probability[10][2]~q ),
	.cin(gnd),
	.combout(\Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~3 .lut_mask = 16'hE6C4;
defparam \Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X73_Y34_N0
fiftyfivenm_ram_block \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2 .init_file = "HEX/ram_0.hex";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_h1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000406010180A00018140C02030040403008040204020100403F2DAEC285EE10ACCBDC51A487344580947984A4886F0D0521948299370FFCD7DDB464D8B622B050B77E73C6A90A395803B2E3083B5839EF28247705506D57982E01FFA414DA9D6B750B24649B1F08E2995222AD3EF6F2D99701061B46EABE2948F0CB56B342B82D0B22F85154761FC89E492443E93018A20CFB8FBBEBD633FA3253BDE7807FB6CA3DA4D3;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h9F4CCCEB4DCF64E8A75927AEE8D3368A0D6700E6105086EE0ACDBF72EBBB4397BA4F0568CF18946F0C78ECDBCD6E422D380BB88C7F84170E4A286DA02549832B7F095C3E5FABE5B3A00EB554665A4D2D8B5DC89AF1FEC4816844175C9A1A8174443B652F575202A42B4845F263F691C5C2E8F0239903E881994E43A407708AB95D1A00F982CAA87651AE7B54D6B02741D550302EBF09254D8A64EE8475149FE03FA3514C8A73F8D6356FED6D3A93FB29FDA73BC20A3C04639461C67829E4ED25DF6D4B773F871B684A966B801E6D49BE393455021F4FDDAF698B14CEF94DB02E119950F0AA2F040CA69AD2284F947194817C253BF15D51B1CB6FFDB71B51E597;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hC44F6CFB92D24CAC6977D39EFF1DBC01F9629D24E39540F525A39EB2D4C4951A5B74A71239C4940B7973DD960AF48DC8A896CE5702F4FAA55851AE1131FDA57E05A20523CE3016207813FE4DFDFF834D0E89EB8D8DCF061AD36C851D9CA6A7149ACDE0501D1DBFFB03082AA058207F11703A1B0169AC4D78ACC29194A6A8D366AD90C404F9190859137B36FB987CF5FFA3559C53ABFDBBB31E85E803119788E41B01E2569254CAD559536EAA0E191C66B06FA42CA83DD6C183CC2639894B9E30CCAE24D1DE8364B55EB23195D201407BC9E71781E645F5E442E6557D1022C57C8E4F97F74440A6F8CFD6249583D632B940470C8ECE8ABF10D31D8BD62A753C9A;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hAA67E4D412A070E5A32D9DD93FE85F36D2BE031B4CE38936ACC514E53FB580F890FDC37286879598BEBFAD004E7EE29093731A16BF3281D1709FBA8532E910B011D4F7D6D71CA525D1A1BB3FB20758F8B94CA1DC78B3751D21610F60D2454020E48FA4B3DCF57AE896F4D455BC2F2F3561B50111D91B975545C0C361FDC308AAD14ACA392570F1ADB294AC55279748EA0AC2C752201FA0B64A6568F38FBE156D952DF40B9BD503BE21A532D4AC4744D2F40CE1E006925EC12CFC1314C79BDD5ED0238EE608A2E1E48FEA0B96CF7EE2C15889E301A203D002ABBCB2C06731889762DBCE2AD774F07250181F1BC1CA8995CA1CC105A827B72E2DF0731E70D00FC7;
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N8
fiftyfivenm_lcell_comb \nn|Probability[7][2]~feeder (
// Equation(s):
// \nn|Probability[7][2]~feeder_combout  = \nn|r0|r[7]|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\nn|r0|r[7]|altsyncram_component|auto_generated|q_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\nn|Probability[7][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[7][2]~feeder .lut_mask = 16'hF0F0;
defparam \nn|Probability[7][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N9
dffeas \nn|Probability[7][2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[7][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[7][2] .is_wysiwyg = "true";
defparam \nn|Probability[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N23
dffeas \nn|Probability[15][2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[15]|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[15][2] .is_wysiwyg = "true";
defparam \nn|Probability[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
fiftyfivenm_lcell_comb \nn|Probability[11][2]~feeder (
// Equation(s):
// \nn|Probability[11][2]~feeder_combout  = \nn|r0|r[11]|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\nn|r0|r[11]|altsyncram_component|auto_generated|q_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\nn|Probability[11][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[11][2]~feeder .lut_mask = 16'hF0F0;
defparam \nn|Probability[11][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N27
dffeas \nn|Probability[11][2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[11][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[11][2] .is_wysiwyg = "true";
defparam \nn|Probability[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N21
dffeas \nn|Probability[3][2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[3]|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[3][2] .is_wysiwyg = "true";
defparam \nn|Probability[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
fiftyfivenm_lcell_comb \Mux13~9 (
// Equation(s):
// \Mux13~9_combout  = (\SW[2]~input_o  & (((\SW[3]~input_o )))) # (!\SW[2]~input_o  & ((\SW[3]~input_o  & (\nn|Probability[11][2]~q )) # (!\SW[3]~input_o  & ((\nn|Probability[3][2]~q )))))

	.dataa(\nn|Probability[11][2]~q ),
	.datab(\SW[2]~input_o ),
	.datac(\nn|Probability[3][2]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~9 .lut_mask = 16'hEE30;
defparam \Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
fiftyfivenm_lcell_comb \Mux13~10 (
// Equation(s):
// \Mux13~10_combout  = (\SW[2]~input_o  & ((\Mux13~9_combout  & ((\nn|Probability[15][2]~q ))) # (!\Mux13~9_combout  & (\nn|Probability[7][2]~q )))) # (!\SW[2]~input_o  & (((\Mux13~9_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\nn|Probability[7][2]~q ),
	.datac(\nn|Probability[15][2]~q ),
	.datad(\Mux13~9_combout ),
	.cin(gnd),
	.combout(\Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~10 .lut_mask = 16'hF588;
defparam \Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N23
dffeas \nn|Probability[0][2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[0]|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[0][2] .is_wysiwyg = "true";
defparam \nn|Probability[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N28
fiftyfivenm_lcell_comb \nn|Probability[4][2]~feeder (
// Equation(s):
// \nn|Probability[4][2]~feeder_combout  = \nn|r0|r[4]|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[4]|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\nn|Probability[4][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[4][2]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[4][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N29
dffeas \nn|Probability[4][2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[4][2] .is_wysiwyg = "true";
defparam \nn|Probability[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N22
fiftyfivenm_lcell_comb \Mux13~6 (
// Equation(s):
// \Mux13~6_combout  = (\SW[2]~input_o  & ((\SW[3]~input_o ) # ((\nn|Probability[4][2]~q )))) # (!\SW[2]~input_o  & (!\SW[3]~input_o  & (\nn|Probability[0][2]~q )))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\nn|Probability[0][2]~q ),
	.datad(\nn|Probability[4][2]~q ),
	.cin(gnd),
	.combout(\Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~6 .lut_mask = 16'hBA98;
defparam \Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N17
dffeas \nn|Probability[12][2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[12]|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[12][2] .is_wysiwyg = "true";
defparam \nn|Probability[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
fiftyfivenm_lcell_comb \nn|Probability[8][2]~feeder (
// Equation(s):
// \nn|Probability[8][2]~feeder_combout  = \nn|r0|r[8]|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[8]|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\nn|Probability[8][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[8][2]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[8][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N27
dffeas \nn|Probability[8][2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[8][2] .is_wysiwyg = "true";
defparam \nn|Probability[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
fiftyfivenm_lcell_comb \Mux13~7 (
// Equation(s):
// \Mux13~7_combout  = (\Mux13~6_combout  & (((\nn|Probability[12][2]~q )) # (!\SW[3]~input_o ))) # (!\Mux13~6_combout  & (\SW[3]~input_o  & ((\nn|Probability[8][2]~q ))))

	.dataa(\Mux13~6_combout ),
	.datab(\SW[3]~input_o ),
	.datac(\nn|Probability[12][2]~q ),
	.datad(\nn|Probability[8][2]~q ),
	.cin(gnd),
	.combout(\Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~7 .lut_mask = 16'hE6A2;
defparam \Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y36_N15
dffeas \nn|Probability[5][2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[5]|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[5][2] .is_wysiwyg = "true";
defparam \nn|Probability[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N5
dffeas \nn|Probability[13][2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[13]|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[13][2] .is_wysiwyg = "true";
defparam \nn|Probability[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
fiftyfivenm_lcell_comb \nn|Probability[9][2]~feeder (
// Equation(s):
// \nn|Probability[9][2]~feeder_combout  = \nn|r0|r[9]|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[9]|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\nn|Probability[9][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[9][2]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[9][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N17
dffeas \nn|Probability[9][2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[9][2] .is_wysiwyg = "true";
defparam \nn|Probability[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N11
dffeas \nn|Probability[1][2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[1]|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[1][2] .is_wysiwyg = "true";
defparam \nn|Probability[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
fiftyfivenm_lcell_comb \Mux13~4 (
// Equation(s):
// \Mux13~4_combout  = (\SW[2]~input_o  & (((\SW[3]~input_o )))) # (!\SW[2]~input_o  & ((\SW[3]~input_o  & (\nn|Probability[9][2]~q )) # (!\SW[3]~input_o  & ((\nn|Probability[1][2]~q )))))

	.dataa(\SW[2]~input_o ),
	.datab(\nn|Probability[9][2]~q ),
	.datac(\nn|Probability[1][2]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~4 .lut_mask = 16'hEE50;
defparam \Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N4
fiftyfivenm_lcell_comb \Mux13~5 (
// Equation(s):
// \Mux13~5_combout  = (\SW[2]~input_o  & ((\Mux13~4_combout  & ((\nn|Probability[13][2]~q ))) # (!\Mux13~4_combout  & (\nn|Probability[5][2]~q )))) # (!\SW[2]~input_o  & (((\Mux13~4_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\nn|Probability[5][2]~q ),
	.datac(\nn|Probability[13][2]~q ),
	.datad(\Mux13~4_combout ),
	.cin(gnd),
	.combout(\Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~5 .lut_mask = 16'hF588;
defparam \Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N2
fiftyfivenm_lcell_comb \Mux13~8 (
// Equation(s):
// \Mux13~8_combout  = (\SW[0]~input_o  & (((\Mux13~5_combout ) # (\SW[1]~input_o )))) # (!\SW[0]~input_o  & (\Mux13~7_combout  & ((!\SW[1]~input_o ))))

	.dataa(\Mux13~7_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\Mux13~5_combout ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~8 .lut_mask = 16'hCCE2;
defparam \Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N4
fiftyfivenm_lcell_comb \Mux13~11 (
// Equation(s):
// \Mux13~11_combout  = (\SW[1]~input_o  & ((\Mux13~8_combout  & ((\Mux13~10_combout ))) # (!\Mux13~8_combout  & (\Mux13~3_combout )))) # (!\SW[1]~input_o  & (((\Mux13~8_combout ))))

	.dataa(\Mux13~3_combout ),
	.datab(\SW[1]~input_o ),
	.datac(\Mux13~10_combout ),
	.datad(\Mux13~8_combout ),
	.cin(gnd),
	.combout(\Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~11 .lut_mask = 16'hF388;
defparam \Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N7
dffeas \nn|Probability[16][2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[16]|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[16][2] .is_wysiwyg = "true";
defparam \nn|Probability[16][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
fiftyfivenm_lcell_comb \nn|Probability[17][2]~feeder (
// Equation(s):
// \nn|Probability[17][2]~feeder_combout  = \nn|r0|r[17]|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\nn|r0|r[17]|altsyncram_component|auto_generated|q_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\nn|Probability[17][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[17][2]~feeder .lut_mask = 16'hF0F0;
defparam \nn|Probability[17][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N21
dffeas \nn|Probability[17][2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[17][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[17][2] .is_wysiwyg = "true";
defparam \nn|Probability[17][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
fiftyfivenm_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (\SW[0]~input_o  & ((\SW[1]~input_o ) # ((\nn|Probability[17][2]~q )))) # (!\SW[0]~input_o  & (!\SW[1]~input_o  & (\nn|Probability[16][2]~q )))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[16][2]~q ),
	.datad(\nn|Probability[17][2]~q ),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'hBA98;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N1
dffeas \nn|Probability[19][2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[19]|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[19][2] .is_wysiwyg = "true";
defparam \nn|Probability[19][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N18
fiftyfivenm_lcell_comb \nn|Probability[18][2]~feeder (
// Equation(s):
// \nn|Probability[18][2]~feeder_combout  = \nn|r0|r[18]|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\nn|r0|r[18]|altsyncram_component|auto_generated|q_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\nn|Probability[18][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[18][2]~feeder .lut_mask = 16'hF0F0;
defparam \nn|Probability[18][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N19
dffeas \nn|Probability[18][2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[18][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[18][2] .is_wysiwyg = "true";
defparam \nn|Probability[18][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N0
fiftyfivenm_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = (\Mux13~0_combout  & (((\nn|Probability[19][2]~q )) # (!\SW[1]~input_o ))) # (!\Mux13~0_combout  & (\SW[1]~input_o  & ((\nn|Probability[18][2]~q ))))

	.dataa(\Mux13~0_combout ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[19][2]~q ),
	.datad(\nn|Probability[18][2]~q ),
	.cin(gnd),
	.combout(\Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~1 .lut_mask = 16'hE6A2;
defparam \Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N30
fiftyfivenm_lcell_comb \Mux13~12 (
// Equation(s):
// \Mux13~12_combout  = (\Mux0~0_combout  & ((\Mux13~1_combout ) # ((!\SW[4]~input_o  & \Mux13~11_combout )))) # (!\Mux0~0_combout  & (!\SW[4]~input_o  & (\Mux13~11_combout )))

	.dataa(\Mux0~0_combout ),
	.datab(\SW[4]~input_o ),
	.datac(\Mux13~11_combout ),
	.datad(\Mux13~1_combout ),
	.cin(gnd),
	.combout(\Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~12 .lut_mask = 16'hBA30;
defparam \Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N18
fiftyfivenm_lcell_comb \nn|Probability[11][1]~feeder (
// Equation(s):
// \nn|Probability[11][1]~feeder_combout  = \nn|r0|r[11]|altsyncram_component|auto_generated|q_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\nn|r0|r[11]|altsyncram_component|auto_generated|q_a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\nn|Probability[11][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[11][1]~feeder .lut_mask = 16'hF0F0;
defparam \nn|Probability[11][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N19
dffeas \nn|Probability[11][1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[11][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[11][1] .is_wysiwyg = "true";
defparam \nn|Probability[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N29
dffeas \nn|Probability[3][1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[3]|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[3][1] .is_wysiwyg = "true";
defparam \nn|Probability[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
fiftyfivenm_lcell_comb \Mux14~9 (
// Equation(s):
// \Mux14~9_combout  = (\SW[2]~input_o  & (((\SW[3]~input_o )))) # (!\SW[2]~input_o  & ((\SW[3]~input_o  & (\nn|Probability[11][1]~q )) # (!\SW[3]~input_o  & ((\nn|Probability[3][1]~q )))))

	.dataa(\SW[2]~input_o ),
	.datab(\nn|Probability[11][1]~q ),
	.datac(\nn|Probability[3][1]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~9 .lut_mask = 16'hEE50;
defparam \Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N3
dffeas \nn|Probability[15][1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[15]|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[15][1] .is_wysiwyg = "true";
defparam \nn|Probability[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
fiftyfivenm_lcell_comb \nn|Probability[7][1]~feeder (
// Equation(s):
// \nn|Probability[7][1]~feeder_combout  = \nn|r0|r[7]|altsyncram_component|auto_generated|q_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\nn|r0|r[7]|altsyncram_component|auto_generated|q_a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\nn|Probability[7][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[7][1]~feeder .lut_mask = 16'hF0F0;
defparam \nn|Probability[7][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N25
dffeas \nn|Probability[7][1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[7][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[7][1] .is_wysiwyg = "true";
defparam \nn|Probability[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N2
fiftyfivenm_lcell_comb \Mux14~10 (
// Equation(s):
// \Mux14~10_combout  = (\Mux14~9_combout  & (((\nn|Probability[15][1]~q )) # (!\SW[2]~input_o ))) # (!\Mux14~9_combout  & (\SW[2]~input_o  & ((\nn|Probability[7][1]~q ))))

	.dataa(\Mux14~9_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\nn|Probability[15][1]~q ),
	.datad(\nn|Probability[7][1]~q ),
	.cin(gnd),
	.combout(\Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~10 .lut_mask = 16'hE6A2;
defparam \Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y38_N0
fiftyfivenm_ram_block \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1 .init_file = "HEX/ram_1.hex";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component|altsyncram_i1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 9;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 9;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000482C08040201C0A09028200C0D028181A06000100C0207837F198716D4244509B74E2F9C90DEB5670F0C470A6F83DC163AB210EE1660DA310BB50FF21C52C944B920958EB2BE77776C2D151AE64E2BD0983ABDC2E3B719F9A78E2EAF957172520E0F4A4EBC078B425E01A71930C258C250CBF66392554B9D33724FE3A70CA071D34DEBFFBF16B929DEB6DFC8777EDD307B54B97D078BB075F37D2CD44B849F12D9E65;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'hFBEB9F62FA9C1D96F6C3140DBB26512D1A07506DD782D056A7D6B9C282A4CC843BF4E305279B7A7463482BDAB556A9C7226E7BB2005319300FD8F307DF8A96BDBAAA227168821A5673D87DD068445E5645616356FFDDDA3241865244C3F46994F63714B1C82F68824FEF0E5366908C0AFE090CF53F52BD72C474C976B02D67C0CDD84B773B61CD3C23CB575A1C97BB643BBCFA915AC65DB475E69264675B6F3B01326C6FFC92D995835753343729EDD31A9B94AE121D16EE035EA795429C66DE9F44227F26F187A780FA085E6D7418607FB48AA5144CF7EF7A652C9465DA92CEF4303B79BE2876422E82217DFB74A816827A90F3C61996F5224B14740CFE3DDA;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hD70F8F3F83CEB84759C1E07F38AA98A2B6502F3CA10D70260D670163211E998F912BF1EBC6C9A5D678AFEE475ACB1DDA58526DC2DD946A2FAA5B94362771F43BB374A0F73316DCF1C469741969D48B8507D33455E5B84CDE5566B3E99DA1647EA3DF69DB8294D1F6001A22E0567831CCD873E65D25FC8F0C2E3873FE84EF00AA69EE49B475FB5CE3DFF1AC592EF292A42728967EF88F6316E3AEB52A101EE59FCDB980BE9141CBFF389416958F7471FEDE1C03AFBAC6D7F0834460EE732D4BC3368C78EB9B1451C0DED5271A42E4FDB564335669D736BB74C5188FD02D1EDA679280F24DBE5D3EA66F637803978601B2F0027FB431E3C957041D366F32AE90BB;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hE69206C35DA740EC1D86DF75A017390FFB80C7EDE058881622F0754CEADA27CB4E4A0F79B0C227B134E966251007724D63B95E01A98D390C75249663420FC6D4DA6BD62717857EEE604484A5E49B5AA7B0C1F352EA0EFEAE6F56EA4E44111D79A5253E20B2D703B32AAEDF12D89429B1324B19A27FDA2CE7B980B569D69A644A19C9F378F7B2532742413D9A39CB116DE43F5B4F552A812904BBC3D4A2268E46FFC866E71A0C9B5B443887B57F89C34B571B4BF6FDC29E2977C76C9B71A3256D416FDFE28A33FF266C9267E78358B9B6E42CAE1A82045935AE9509F97259B3274662D647681E42BAD15B6E73513FD2BF931859542196A98729BC8F01F8AAD55B;
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N12
fiftyfivenm_lcell_comb \nn|Probability[5][1]~feeder (
// Equation(s):
// \nn|Probability[5][1]~feeder_combout  = \nn|r0|r[5]|altsyncram_component|auto_generated|q_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[5]|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\nn|Probability[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[5][1]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N13
dffeas \nn|Probability[5][1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[5][1] .is_wysiwyg = "true";
defparam \nn|Probability[5][1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y36_N0
fiftyfivenm_ram_block \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1 .init_file = "HEX/ram_0.hex";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_h1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001808221C0A050040F0082C30000B8582E160D84C32070586489C9CBB64A7646FE7CA9FB7CAAF0860D66B36FB9BD4041860B6F7FAA6F98FA0C0D32A0CB96AAA1F315696C782EAECFA478A954D74E30109BDF7D11CB783AB0AC1D9CDA8DF69B63458B6AE4382E245067F15FC05E5F11354FEA56F9A00275DD3CD4EAABBAB3EF32B332305FF61FAC70EBE33DCCC663E2AA57FD20E9BD0AA2465BDC8C5F6D8FF6F78A591B;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h78C34D7FE4D0024008552B43C71E70486B4505F939E9CFB0425944477D2337B46F84C81D2297A18B90664DC189AB9B5C4BCEC4081D99D93E534C25D8B69809956A21F7CCF6A4C5DFBF533831241D6C5CC4D2443E9C9C827BE60BB63286D0F4AA34C6C52E61C05C0C9797AE13A16E238C16E0F2B62EE150951D64225CAAC3DCAD43309F4DC6E3B5791FC4CB0301CD85B7F835625205AF211E93627AF1B5F1C4A37BFC58076E48C7521181B155FD1AFB4431A1EA7E46E3863BCBDEA5D09187A32D1DA513E7BD13D8D6E47F9B099266C8DAFE34C0CF8778590CA600664F034D21755CEB656EC0295A5FFA7D04331C1963EB989E4DF626757105C0DC31FAC06E18AF;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h643BC539004EBFC1422B12D57AAE29DF43AA660E0544CA3C164736C454ED42D115273DD80D68ED377464BF57761D6086D61774D86F167B045F33851674044C1CC4CE7AAACFDE20B1F88B3EFC956531A2D9BDF8AE2C9E0B7B41D37C3FFE9A5F4109E796763E68553406ADDFB8523AAF661715173B84C6B4F9E122F7AC0110F4871FDD920A0EDBEE6B32D18DFF1F6231E93FADC5BE59D10859F051837C40F77725A3DFED0F6C900319277140F1A6F0C18168C2C214ECEBB301015CF5E3C46990C2C32549BDD5696106CCC3A2DC63B71D3B2396DA8B340C2D02B37B2DFF6FF7D1854E5290AAE52EE329B65A324F651E358CB9203AF2ECFC77DDACD489C32972924D;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h4E4C01DB1D57D776F8552C24AF67C3D5AB9A69B41D380CB064D15B4E395E17E657C911ECB955B2FD58F64DA2EDE9BDC8FFB1A8B2347AF78BD2E612DAF780E84172B75733104B6492347EC3FC9804BFD6A0D4EFEA9592B4EEA06A0E4C9AE8FEA999E8532540AB38B8D23D19E1A784C1A44115FDAA91971FDD4955E615FEB20841018885685224FA4391E6B27C02891DCE8E8393DEFA3B940EF69D01899A4CF2EB986017A1E608AD9F393FF86CA1EE1DD2F795FC6987E3CEC8C2FC5243067CC9885D60E73FDE515E3FFCA8DF6355A891271A40145C1273B598A42D52F52049E0F99B83F5B653FAAB8CC2E1E386A4312DCE57ACFFF4F5E7F1E7648F312AF0643A5F;
// synopsys translate_on

// Location: FF_X54_Y38_N19
dffeas \nn|Probability[13][1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[13]|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[13][1] .is_wysiwyg = "true";
defparam \nn|Probability[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N30
fiftyfivenm_lcell_comb \nn|Probability[9][1]~feeder (
// Equation(s):
// \nn|Probability[9][1]~feeder_combout  = \nn|r0|r[9]|altsyncram_component|auto_generated|q_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[9]|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\nn|Probability[9][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[9][1]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[9][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N31
dffeas \nn|Probability[9][1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[9][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[9][1] .is_wysiwyg = "true";
defparam \nn|Probability[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N1
dffeas \nn|Probability[1][1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[1]|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[1][1] .is_wysiwyg = "true";
defparam \nn|Probability[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N0
fiftyfivenm_lcell_comb \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = (\SW[2]~input_o  & (((\SW[3]~input_o )))) # (!\SW[2]~input_o  & ((\SW[3]~input_o  & (\nn|Probability[9][1]~q )) # (!\SW[3]~input_o  & ((\nn|Probability[1][1]~q )))))

	.dataa(\nn|Probability[9][1]~q ),
	.datab(\SW[2]~input_o ),
	.datac(\nn|Probability[1][1]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~2 .lut_mask = 16'hEE30;
defparam \Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N18
fiftyfivenm_lcell_comb \Mux14~3 (
// Equation(s):
// \Mux14~3_combout  = (\SW[2]~input_o  & ((\Mux14~2_combout  & ((\nn|Probability[13][1]~q ))) # (!\Mux14~2_combout  & (\nn|Probability[5][1]~q )))) # (!\SW[2]~input_o  & (((\Mux14~2_combout ))))

	.dataa(\nn|Probability[5][1]~q ),
	.datab(\SW[2]~input_o ),
	.datac(\nn|Probability[13][1]~q ),
	.datad(\Mux14~2_combout ),
	.cin(gnd),
	.combout(\Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~3 .lut_mask = 16'hF388;
defparam \Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
fiftyfivenm_lcell_comb \nn|Probability[6][1]~feeder (
// Equation(s):
// \nn|Probability[6][1]~feeder_combout  = \nn|r0|r[6]|altsyncram_component|auto_generated|q_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[6]|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\nn|Probability[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[6][1]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N27
dffeas \nn|Probability[6][1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[6][1] .is_wysiwyg = "true";
defparam \nn|Probability[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N21
dffeas \nn|Probability[2][1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[2]|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[2][1] .is_wysiwyg = "true";
defparam \nn|Probability[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
fiftyfivenm_lcell_comb \Mux14~4 (
// Equation(s):
// \Mux14~4_combout  = (\SW[2]~input_o  & ((\nn|Probability[6][1]~q ) # ((\SW[3]~input_o )))) # (!\SW[2]~input_o  & (((\nn|Probability[2][1]~q  & !\SW[3]~input_o ))))

	.dataa(\nn|Probability[6][1]~q ),
	.datab(\SW[2]~input_o ),
	.datac(\nn|Probability[2][1]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~4 .lut_mask = 16'hCCB8;
defparam \Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N31
dffeas \nn|Probability[14][1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[14]|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[14][1] .is_wysiwyg = "true";
defparam \nn|Probability[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
fiftyfivenm_lcell_comb \nn|Probability[10][1]~feeder (
// Equation(s):
// \nn|Probability[10][1]~feeder_combout  = \nn|r0|r[10]|altsyncram_component|auto_generated|q_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[10]|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\nn|Probability[10][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[10][1]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[10][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N25
dffeas \nn|Probability[10][1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[10][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[10][1] .is_wysiwyg = "true";
defparam \nn|Probability[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
fiftyfivenm_lcell_comb \Mux14~5 (
// Equation(s):
// \Mux14~5_combout  = (\SW[3]~input_o  & ((\Mux14~4_combout  & (\nn|Probability[14][1]~q )) # (!\Mux14~4_combout  & ((\nn|Probability[10][1]~q ))))) # (!\SW[3]~input_o  & (\Mux14~4_combout ))

	.dataa(\SW[3]~input_o ),
	.datab(\Mux14~4_combout ),
	.datac(\nn|Probability[14][1]~q ),
	.datad(\nn|Probability[10][1]~q ),
	.cin(gnd),
	.combout(\Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~5 .lut_mask = 16'hE6C4;
defparam \Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
fiftyfivenm_lcell_comb \nn|Probability[4][1]~feeder (
// Equation(s):
// \nn|Probability[4][1]~feeder_combout  = \nn|r0|r[4]|altsyncram_component|auto_generated|q_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[4]|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\nn|Probability[4][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[4][1]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[4][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N3
dffeas \nn|Probability[4][1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[4][1] .is_wysiwyg = "true";
defparam \nn|Probability[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N13
dffeas \nn|Probability[0][1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[0]|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[0][1] .is_wysiwyg = "true";
defparam \nn|Probability[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
fiftyfivenm_lcell_comb \Mux14~6 (
// Equation(s):
// \Mux14~6_combout  = (\SW[2]~input_o  & ((\nn|Probability[4][1]~q ) # ((\SW[3]~input_o )))) # (!\SW[2]~input_o  & (((\nn|Probability[0][1]~q  & !\SW[3]~input_o ))))

	.dataa(\SW[2]~input_o ),
	.datab(\nn|Probability[4][1]~q ),
	.datac(\nn|Probability[0][1]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~6 .lut_mask = 16'hAAD8;
defparam \Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
fiftyfivenm_lcell_comb \nn|Probability[8][1]~feeder (
// Equation(s):
// \nn|Probability[8][1]~feeder_combout  = \nn|r0|r[8]|altsyncram_component|auto_generated|q_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[8]|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\nn|Probability[8][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[8][1]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[8][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N9
dffeas \nn|Probability[8][1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[8][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[8][1] .is_wysiwyg = "true";
defparam \nn|Probability[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N7
dffeas \nn|Probability[12][1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[12]|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[12][1] .is_wysiwyg = "true";
defparam \nn|Probability[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N6
fiftyfivenm_lcell_comb \Mux14~7 (
// Equation(s):
// \Mux14~7_combout  = (\Mux14~6_combout  & (((\nn|Probability[12][1]~q ) # (!\SW[3]~input_o )))) # (!\Mux14~6_combout  & (\nn|Probability[8][1]~q  & ((\SW[3]~input_o ))))

	.dataa(\Mux14~6_combout ),
	.datab(\nn|Probability[8][1]~q ),
	.datac(\nn|Probability[12][1]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~7 .lut_mask = 16'hE4AA;
defparam \Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
fiftyfivenm_lcell_comb \Mux14~8 (
// Equation(s):
// \Mux14~8_combout  = (\SW[1]~input_o  & ((\Mux14~5_combout ) # ((\SW[0]~input_o )))) # (!\SW[1]~input_o  & (((!\SW[0]~input_o  & \Mux14~7_combout ))))

	.dataa(\Mux14~5_combout ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\Mux14~7_combout ),
	.cin(gnd),
	.combout(\Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~8 .lut_mask = 16'hCBC8;
defparam \Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
fiftyfivenm_lcell_comb \Mux14~11 (
// Equation(s):
// \Mux14~11_combout  = (\SW[0]~input_o  & ((\Mux14~8_combout  & (\Mux14~10_combout )) # (!\Mux14~8_combout  & ((\Mux14~3_combout ))))) # (!\SW[0]~input_o  & (((\Mux14~8_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\Mux14~10_combout ),
	.datac(\Mux14~3_combout ),
	.datad(\Mux14~8_combout ),
	.cin(gnd),
	.combout(\Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~11 .lut_mask = 16'hDDA0;
defparam \Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N18
fiftyfivenm_lcell_comb \nn|Probability[18][1]~feeder (
// Equation(s):
// \nn|Probability[18][1]~feeder_combout  = \nn|r0|r[18]|altsyncram_component|auto_generated|q_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[18]|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\nn|Probability[18][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[18][1]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[18][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N19
dffeas \nn|Probability[18][1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[18][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[18][1] .is_wysiwyg = "true";
defparam \nn|Probability[18][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N9
dffeas \nn|Probability[16][1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[16]|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[16][1] .is_wysiwyg = "true";
defparam \nn|Probability[16][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N8
fiftyfivenm_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (\SW[1]~input_o  & ((\nn|Probability[18][1]~q ) # ((\SW[0]~input_o )))) # (!\SW[1]~input_o  & (((\nn|Probability[16][1]~q  & !\SW[0]~input_o ))))

	.dataa(\nn|Probability[18][1]~q ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[16][1]~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'hCCB8;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N19
dffeas \nn|Probability[19][1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[19]|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[19][1] .is_wysiwyg = "true";
defparam \nn|Probability[19][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N9
dffeas \nn|Probability[17][1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[17]|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[17][1] .is_wysiwyg = "true";
defparam \nn|Probability[17][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N18
fiftyfivenm_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = (\SW[0]~input_o  & ((\Mux14~0_combout  & (\nn|Probability[19][1]~q )) # (!\Mux14~0_combout  & ((\nn|Probability[17][1]~q ))))) # (!\SW[0]~input_o  & (\Mux14~0_combout ))

	.dataa(\SW[0]~input_o ),
	.datab(\Mux14~0_combout ),
	.datac(\nn|Probability[19][1]~q ),
	.datad(\nn|Probability[17][1]~q ),
	.cin(gnd),
	.combout(\Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~1 .lut_mask = 16'hE6C4;
defparam \Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N6
fiftyfivenm_lcell_comb \Mux14~12 (
// Equation(s):
// \Mux14~12_combout  = (\Mux14~11_combout  & (((\Mux14~1_combout  & \Mux0~0_combout )) # (!\SW[4]~input_o ))) # (!\Mux14~11_combout  & (\Mux14~1_combout  & ((\Mux0~0_combout ))))

	.dataa(\Mux14~11_combout ),
	.datab(\Mux14~1_combout ),
	.datac(\SW[4]~input_o ),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~12 .lut_mask = 16'hCE0A;
defparam \Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y37_N0
fiftyfivenm_ram_block \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3 .init_file = "HEX/ram_1.hex";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component|altsyncram_i1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 9;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 9;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C2C140407824090E85836030F0200E0004838200B0382832C57F3CA8869BE07CB6EF0481070B3D9488A03CE4544C28A060155C3F1785F4F2559A12036B809B1F8146D90CC792A18463689E2B48A0FAE28FC96FDDAFCD613E2AA4A216E431C55836A00BA147F33B99BC6F37795BBCEB13371745EE74A33F168009C4AF194633DC0AE815A7D0919D4D6C64F039EF2D590BCA420F564EE30C2AC38A040FF4F2D3A73AFD;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h6FA7EAD73A316D7150A176B57D1936EF78455321A01E61BC8D467EA32BBD2865856783E2B4583C02DE6AFEBBFC56C5F60B7F635FD0AF0CA44C38E61EB2A82517AFBFDF79E3009F14E00812CEB7C751038079B7C883B7147DF9B2FC106B9E2AED09912B2E00C29EA6E60594075609D3FE185B4C857CEF215EEA66F5624658C84B7847FDE558654F450C13F7AAB65C40C9ABF690973EDC3B52604F87523C04AD6082B0705B30EFE3BC40058A27C34AB746F1F6EE78C38F4890DB6288A9A59F1D424D6F4420DEB69EF410C5D12FA204B3194E2B6DAAAA3E678B1964BC943B1540683D00151D99861DDE063EC4714B3AE27DEFDE6E4169CC7FF9684E7E44AA52B876;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h074ABB149369F4FA8D6886FE6275A55A033E3209E403C7204FF1A89E38A9A656C23C980AB214C49CBD444A8B669634FB3B99A0627087CF91CBA039F66B243E663549409B4830466CBADFFAA37FC187C1A3B5BDE8208C577DFD65FDA4AB03F840F91976752E3DE07EB0237A9341E0CF5457487F339C50CD0DFE90898E901F7D7569BCBEA0B3E0CDC0E4679266FB39C71B4A445D5DD530BCCC89D8898F1188067D5C184D94CC7474E5055895A5AEBBD98204CDB2801CDE1D1B85C2DFA2483CB37C2063C16D5CD1571ADA706EFDE11F0AAA1CE8188480EDAB9920148F87FA535C76AA256CE9110BAB9EA144086BC281818717367F4169E6CC20509399DE25B660CC;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h13725D2AA6D8D2A5A785CA3B6C0272AB069DA592B5F8099778F00036E2877C324A672C34A2C4CE94C06A0D44B41279B094D456D3A7C83310B44F5C2B4D720E4359E4B410A09C12514D5F6C013541FC3212C89194D8659D8D04929320CA564948497C59446EEBF7DB81E8AD685C78900BD79C962BC2A17DDF4E53059BDC5E242DCB860274B1435A74AE679C7A60EC51A4DD1F7C9B5A50BBE8CA634E56BC87651E4E529FF717F7689DC62403C55BC2A490331415E28384AACF347862F2D9D1FB6CC16B03C124040D4A9DED80FCBD07893C4ECD0E5134134D10E6BEE845367D9D4F1EA67A257E0C9CAFC325A374737E6EF44C44FDE7AA783DDA2EAB13D67FDA2D06;
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N26
fiftyfivenm_lcell_comb \nn|Probability[9][3]~feeder (
// Equation(s):
// \nn|Probability[9][3]~feeder_combout  = \nn|r0|r[9]|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[9]|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\nn|Probability[9][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[9][3]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[9][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N27
dffeas \nn|Probability[9][3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[9][3] .is_wysiwyg = "true";
defparam \nn|Probability[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N29
dffeas \nn|Probability[1][3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[1]|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[1][3] .is_wysiwyg = "true";
defparam \nn|Probability[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N28
fiftyfivenm_lcell_comb \Mux12~2 (
// Equation(s):
// \Mux12~2_combout  = (\SW[2]~input_o  & (((\SW[3]~input_o )))) # (!\SW[2]~input_o  & ((\SW[3]~input_o  & (\nn|Probability[9][3]~q )) # (!\SW[3]~input_o  & ((\nn|Probability[1][3]~q )))))

	.dataa(\nn|Probability[9][3]~q ),
	.datab(\SW[2]~input_o ),
	.datac(\nn|Probability[1][3]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~2 .lut_mask = 16'hEE30;
defparam \Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N15
dffeas \nn|Probability[13][3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[13]|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[13][3] .is_wysiwyg = "true";
defparam \nn|Probability[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N1
dffeas \nn|Probability[5][3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[5]|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[5][3] .is_wysiwyg = "true";
defparam \nn|Probability[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N14
fiftyfivenm_lcell_comb \Mux12~3 (
// Equation(s):
// \Mux12~3_combout  = (\SW[2]~input_o  & ((\Mux12~2_combout  & (\nn|Probability[13][3]~q )) # (!\Mux12~2_combout  & ((\nn|Probability[5][3]~q ))))) # (!\SW[2]~input_o  & (\Mux12~2_combout ))

	.dataa(\SW[2]~input_o ),
	.datab(\Mux12~2_combout ),
	.datac(\nn|Probability[13][3]~q ),
	.datad(\nn|Probability[5][3]~q ),
	.cin(gnd),
	.combout(\Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~3 .lut_mask = 16'hE6C4;
defparam \Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y40_N0
fiftyfivenm_ram_block \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3 .init_file = "HEX/ram_0.hex";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_h1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1023;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000503C221F0A82038120D85C1E030B0241E060E06016090D04541DAFCA4FDD8F0250498D06B2EC855DB6DDABE77CFEFBB2FEEC5BB39E5AED84C6EBE4E777D4ECC781E0EA6D8916BA25D2BCBDD28802A3522A95483191172C74EDDAB5C59CCF412C5A4927AD3433DA7EA9179376DB8C7111F6F8A4C17A4D4153019785C64FC6B7C85C476911F3B3AC9C47A748BA5FEF727EE11BCB4A8E95D16DC2022E44E22F4CEE820FA;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hB8575E4DA62AF512BA0491082D216383901CA3F7C8B4B9D081B6B98A5B46F3F135ECA2147224F5020F666C742DCEED74190D0D8C313B09F74BF3E4E7D2A46FD4D9401397F199307B8D5946A325AA94CB12B546FE2F97DCEDFD0064072D39A9735027120162919B61C0B8F8FA662FD029753D06B08B0B82248967F9B095AD42E7DAFD50651574B4D8407BDA10B3B7EE64ECE8DD533C08AA65C64577EBA51B42E97F1659B2D98CB22AB3EA01499486D4019BFECF2A6B0931DBF9766E32C275AD6B60A21DF1D1D2EB867F5EEBE3F077324EF4368C2A0A6E47616648B98F031C5278C8F73EAD294F154B01CEB877856FBBC4A458C1B5EB50B9EE7F963B1753513644;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hABF29D097B9D726F54A4DC2578A36812E9B9AF0B6CB44D12CA44CCC3DD7B96D4286B13BF2DD6446880638E0B0F30622587C63E0AB521A165AC2EA375713DD52E2178F382DA10C5753CB27366FF186FA6B0515700311C70945C856FADE94A4977600B76E604493DA515B4F267ADB491AC517A94467F3E76D162D41A903BAEABC241CB32BDC4F11E1663C2DE9238E3293A52099AF19635EE137E14DA90701AA724F5BD22158C5A2A26B8948E2B578D1B89B1AED559D5B3B6EC3BE77D708B1D4E5B38224C740592B3C445E5F86908293FA18495FA007306A9926F06DFE55108A37036991D8EDBF66344E2042169B3247193AB2455907C0218E8F935185297066012;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h66E2A572744026771019AD930EDE20003EDF86122F0FD83F1C5B92E50F6BECDC7AFBA5D8EBBCA2DBF1A777B192B51CEFA89C41ADE4CF8FD886725D609B71812284778658AAE52FB6F1505DBF5BB60F9F354F806B8EB7A0523E785B611B6BCB9BD4A3673F174CD2E40F88463814984EA84020585C5BDD2DE94EEECAC022A182405286EE358D1B10320A769DBE54ABC4B08D0D5F2E08901EA25D489BC9267436C8A64796023CE0EE2F235F05E39562AF8E7CBC4201A0C75A0346355CE5479805DE54F30A6C2D8101FE012B1015EE8A37234A4D3DB01C78E2059FF45FA659D2A7FABF17E033BE0FF5CCEC42FFF57C1E63028069B28EAB26DB843C6228540A95608F;
// synopsys translate_on

// Location: FF_X72_Y37_N21
dffeas \nn|Probability[3][3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[3]|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[3][3] .is_wysiwyg = "true";
defparam \nn|Probability[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N18
fiftyfivenm_lcell_comb \nn|Probability[11][3]~feeder (
// Equation(s):
// \nn|Probability[11][3]~feeder_combout  = \nn|r0|r[11]|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[11]|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\nn|Probability[11][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[11][3]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[11][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N19
dffeas \nn|Probability[11][3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[11][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[11][3] .is_wysiwyg = "true";
defparam \nn|Probability[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N20
fiftyfivenm_lcell_comb \Mux12~9 (
// Equation(s):
// \Mux12~9_combout  = (\SW[3]~input_o  & ((\SW[2]~input_o ) # ((\nn|Probability[11][3]~q )))) # (!\SW[3]~input_o  & (!\SW[2]~input_o  & (\nn|Probability[3][3]~q )))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\nn|Probability[3][3]~q ),
	.datad(\nn|Probability[11][3]~q ),
	.cin(gnd),
	.combout(\Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~9 .lut_mask = 16'hBA98;
defparam \Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N31
dffeas \nn|Probability[15][3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[15]|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[15][3] .is_wysiwyg = "true";
defparam \nn|Probability[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N25
dffeas \nn|Probability[7][3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[7]|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[7][3] .is_wysiwyg = "true";
defparam \nn|Probability[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N30
fiftyfivenm_lcell_comb \Mux12~10 (
// Equation(s):
// \Mux12~10_combout  = (\SW[2]~input_o  & ((\Mux12~9_combout  & (\nn|Probability[15][3]~q )) # (!\Mux12~9_combout  & ((\nn|Probability[7][3]~q ))))) # (!\SW[2]~input_o  & (\Mux12~9_combout ))

	.dataa(\SW[2]~input_o ),
	.datab(\Mux12~9_combout ),
	.datac(\nn|Probability[15][3]~q ),
	.datad(\nn|Probability[7][3]~q ),
	.cin(gnd),
	.combout(\Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~10 .lut_mask = 16'hE6C4;
defparam \Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N21
dffeas \nn|Probability[0][3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[0]|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[0][3] .is_wysiwyg = "true";
defparam \nn|Probability[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N18
fiftyfivenm_lcell_comb \nn|Probability[4][3]~feeder (
// Equation(s):
// \nn|Probability[4][3]~feeder_combout  = \nn|r0|r[4]|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[4]|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\nn|Probability[4][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[4][3]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[4][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N19
dffeas \nn|Probability[4][3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[4][3] .is_wysiwyg = "true";
defparam \nn|Probability[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N20
fiftyfivenm_lcell_comb \Mux12~6 (
// Equation(s):
// \Mux12~6_combout  = (\SW[3]~input_o  & (\SW[2]~input_o )) # (!\SW[3]~input_o  & ((\SW[2]~input_o  & ((\nn|Probability[4][3]~q ))) # (!\SW[2]~input_o  & (\nn|Probability[0][3]~q ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\nn|Probability[0][3]~q ),
	.datad(\nn|Probability[4][3]~q ),
	.cin(gnd),
	.combout(\Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~6 .lut_mask = 16'hDC98;
defparam \Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N23
dffeas \nn|Probability[12][3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[12]|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[12][3] .is_wysiwyg = "true";
defparam \nn|Probability[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N16
fiftyfivenm_lcell_comb \nn|Probability[8][3]~feeder (
// Equation(s):
// \nn|Probability[8][3]~feeder_combout  = \nn|r0|r[8]|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[8]|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\nn|Probability[8][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[8][3]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[8][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N17
dffeas \nn|Probability[8][3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[8][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[8][3] .is_wysiwyg = "true";
defparam \nn|Probability[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N22
fiftyfivenm_lcell_comb \Mux12~7 (
// Equation(s):
// \Mux12~7_combout  = (\SW[3]~input_o  & ((\Mux12~6_combout  & (\nn|Probability[12][3]~q )) # (!\Mux12~6_combout  & ((\nn|Probability[8][3]~q ))))) # (!\SW[3]~input_o  & (\Mux12~6_combout ))

	.dataa(\SW[3]~input_o ),
	.datab(\Mux12~6_combout ),
	.datac(\nn|Probability[12][3]~q ),
	.datad(\nn|Probability[8][3]~q ),
	.cin(gnd),
	.combout(\Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~7 .lut_mask = 16'hE6C4;
defparam \Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N5
dffeas \nn|Probability[2][3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[2]|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[2][3] .is_wysiwyg = "true";
defparam \nn|Probability[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N11
dffeas \nn|Probability[6][3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[6]|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[6][3] .is_wysiwyg = "true";
defparam \nn|Probability[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N4
fiftyfivenm_lcell_comb \Mux12~4 (
// Equation(s):
// \Mux12~4_combout  = (\SW[3]~input_o  & (\SW[2]~input_o )) # (!\SW[3]~input_o  & ((\SW[2]~input_o  & ((\nn|Probability[6][3]~q ))) # (!\SW[2]~input_o  & (\nn|Probability[2][3]~q ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\nn|Probability[2][3]~q ),
	.datad(\nn|Probability[6][3]~q ),
	.cin(gnd),
	.combout(\Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~4 .lut_mask = 16'hDC98;
defparam \Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N7
dffeas \nn|Probability[14][3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[14]|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[14][3] .is_wysiwyg = "true";
defparam \nn|Probability[14][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N0
fiftyfivenm_lcell_comb \nn|Probability[10][3]~feeder (
// Equation(s):
// \nn|Probability[10][3]~feeder_combout  = \nn|r0|r[10]|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[10]|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\nn|Probability[10][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[10][3]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[10][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N1
dffeas \nn|Probability[10][3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[10][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[10][3] .is_wysiwyg = "true";
defparam \nn|Probability[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N6
fiftyfivenm_lcell_comb \Mux12~5 (
// Equation(s):
// \Mux12~5_combout  = (\SW[3]~input_o  & ((\Mux12~4_combout  & (\nn|Probability[14][3]~q )) # (!\Mux12~4_combout  & ((\nn|Probability[10][3]~q ))))) # (!\SW[3]~input_o  & (\Mux12~4_combout ))

	.dataa(\SW[3]~input_o ),
	.datab(\Mux12~4_combout ),
	.datac(\nn|Probability[14][3]~q ),
	.datad(\nn|Probability[10][3]~q ),
	.cin(gnd),
	.combout(\Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~5 .lut_mask = 16'hE6C4;
defparam \Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N24
fiftyfivenm_lcell_comb \Mux12~8 (
// Equation(s):
// \Mux12~8_combout  = (\SW[0]~input_o  & (\SW[1]~input_o )) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\Mux12~5_combout ))) # (!\SW[1]~input_o  & (\Mux12~7_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\Mux12~7_combout ),
	.datad(\Mux12~5_combout ),
	.cin(gnd),
	.combout(\Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~8 .lut_mask = 16'hDC98;
defparam \Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N16
fiftyfivenm_lcell_comb \Mux12~11 (
// Equation(s):
// \Mux12~11_combout  = (\SW[0]~input_o  & ((\Mux12~8_combout  & ((\Mux12~10_combout ))) # (!\Mux12~8_combout  & (\Mux12~3_combout )))) # (!\SW[0]~input_o  & (((\Mux12~8_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\Mux12~3_combout ),
	.datac(\Mux12~10_combout ),
	.datad(\Mux12~8_combout ),
	.cin(gnd),
	.combout(\Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~11 .lut_mask = 16'hF588;
defparam \Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N8
fiftyfivenm_lcell_comb \nn|Probability[17][3]~feeder (
// Equation(s):
// \nn|Probability[17][3]~feeder_combout  = \nn|r0|r[17]|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[17]|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\nn|Probability[17][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[17][3]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[17][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N9
dffeas \nn|Probability[17][3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[17][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[17][3] .is_wysiwyg = "true";
defparam \nn|Probability[17][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N23
dffeas \nn|Probability[19][3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[19]|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[19][3] .is_wysiwyg = "true";
defparam \nn|Probability[19][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N5
dffeas \nn|Probability[16][3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[16]|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[16][3] .is_wysiwyg = "true";
defparam \nn|Probability[16][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N11
dffeas \nn|Probability[18][3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[18]|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[18][3] .is_wysiwyg = "true";
defparam \nn|Probability[18][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N4
fiftyfivenm_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (\SW[0]~input_o  & (\SW[1]~input_o )) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\nn|Probability[18][3]~q ))) # (!\SW[1]~input_o  & (\nn|Probability[16][3]~q ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[16][3]~q ),
	.datad(\nn|Probability[18][3]~q ),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'hDC98;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N22
fiftyfivenm_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = (\SW[0]~input_o  & ((\Mux12~0_combout  & ((\nn|Probability[19][3]~q ))) # (!\Mux12~0_combout  & (\nn|Probability[17][3]~q )))) # (!\SW[0]~input_o  & (((\Mux12~0_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\nn|Probability[17][3]~q ),
	.datac(\nn|Probability[19][3]~q ),
	.datad(\Mux12~0_combout ),
	.cin(gnd),
	.combout(\Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~1 .lut_mask = 16'hF588;
defparam \Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N2
fiftyfivenm_lcell_comb \Mux12~12 (
// Equation(s):
// \Mux12~12_combout  = (\Mux0~0_combout  & ((\Mux12~1_combout ) # ((\Mux12~11_combout  & !\SW[4]~input_o )))) # (!\Mux0~0_combout  & (\Mux12~11_combout  & ((!\SW[4]~input_o ))))

	.dataa(\Mux0~0_combout ),
	.datab(\Mux12~11_combout ),
	.datac(\Mux12~1_combout ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~12 .lut_mask = 16'hA0EC;
defparam \Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y39_N0
fiftyfivenm_ram_block \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0 .init_file = "HEX/ram_2.hex";
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[2]|altsyncram:altsyncram_component|altsyncram_j1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002018100C000101C04000300C00020200C0406020000C00026C4DD30C69CA17769C9DBFD6526791767FA41F639FFEFA4D4CC70262BC8070B10726B1565EE3566AAF8314761D53DEA2BDE6BB6AF266EDCC5108F2E05F3BF6E148F4DD33BCC48F5C21CA2752165A8B6E05DBB4517ED426628F8F05C3E58B35425A440A7D81BE50619BF2E489B941BFD15A451CA5EB3DF1068D2A3D7B09AC237502F8E64B33C9D98AB0B48;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hAC7E42FF35E5BEF176AC0C08AEEF07FCB048A40DC3B8B790CABF359E701660A2154879C10D0E71613E2661E834A9080CDF902AC0C062310ECCB68C38FF1C86DC2E23112293F47BB968A80905F51C64289D8EBB8F370BB6864B32A770EBD61FB132BFD566842C19B7E0E683F2E70C758A630BC571F6BFD37D2ECD15141FBC8F8B7CB79656DC9C8778BDAA84C685C782842D19664E332451D84C27BBB2C829DE09525514B6F8D3A441A624CAC9847EAC0AE850AA9941BE7C9DFFE00DA969F0101156259955DF5886E7BD2022BA5E46042CED364BD22FC14F1D0A68F3E1CAF22FA23A8D2C1AE7D38E2858DBB8D7DA6E75DD9141AC488507D7D0ED6411317CF37859;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h4C8F3F334AE1DDDA326FA8BD5B046C103DAEC622B5B7720AF4639D5F900E81E853297C93CF6DAFC099CB0B281B3450F080DAAB0F5519A8E94240B9CE5BA4F97454321BBC81D127C51F0D959119218A8096018BDAD4976489492ACDDDC441007E8F1165EE3E031A7D87A4E87E0067FA79C7F5A8ECDCE9ED4B29A4AA44EDE6D7E26C1DAF67AAAD0EAE8A92ABC34A9431412DFE3324C4C80EAF7AA59815AB9C2EF6D45AE574A264CE2166234F57557FC601FE11F10D2A0EBD0C38361B3E921BD49C5AD3E2B201BC9ED666A6351FA490F6666AF37D1BF184A4ACB921AAA049F07C7909E3EE4ED324126894AB03CEC6B4628D73B499693B4CA3FCAA4FEA0716EB0ACB;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h62D7D8715FD846E3C1AD14455E1C11A4E713450B94F5B781E2E5645BDB9AE91703417F181A4D7FE780E70CD338EEE7766C314F1686DC2B7DFA04F8588F171646192FA73466A8CFE6E89392349AE5AC38E6319E635D935A618C3595CF5010311ADFD9472F1C50CEE461CB240E7C2F82C0228322E40B1BBB82020639ACEC8AE96B104667C0401654EBA0AC178A118F73FADC06D687372E7FB87A1B2F542A58B4BD141FF88190578535F3A2EC873ED96EA11C3212FC1DEB0F2750996BB12A0F64C6E9028B9D09D6F7B58E9999D691DF4771B42037F50A71F9B6B404DE180E0B97603BCBF6F05D75A44C7AC2F0A6A43A542FD6DE48E3F615E245A510016BE63324D7;
// synopsys translate_on

// Location: FF_X57_Y43_N5
dffeas \nn|Probability[16][0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[16]|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[16][0] .is_wysiwyg = "true";
defparam \nn|Probability[16][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N10
fiftyfivenm_lcell_comb \nn|Probability[17][0]~feeder (
// Equation(s):
// \nn|Probability[17][0]~feeder_combout  = \nn|r0|r[17]|altsyncram_component|auto_generated|q_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[17]|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\nn|Probability[17][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[17][0]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[17][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N11
dffeas \nn|Probability[17][0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[17][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[17][0] .is_wysiwyg = "true";
defparam \nn|Probability[17][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N4
fiftyfivenm_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (\SW[1]~input_o  & (\SW[0]~input_o )) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\nn|Probability[17][0]~q ))) # (!\SW[0]~input_o  & (\nn|Probability[16][0]~q ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\nn|Probability[16][0]~q ),
	.datad(\nn|Probability[17][0]~q ),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'hDC98;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N23
dffeas \nn|Probability[19][0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[19]|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[19][0] .is_wysiwyg = "true";
defparam \nn|Probability[19][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N24
fiftyfivenm_lcell_comb \nn|Probability[18][0]~feeder (
// Equation(s):
// \nn|Probability[18][0]~feeder_combout  = \nn|r0|r[18]|altsyncram_component|auto_generated|q_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[18]|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\nn|Probability[18][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[18][0]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[18][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N25
dffeas \nn|Probability[18][0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[18][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[18][0] .is_wysiwyg = "true";
defparam \nn|Probability[18][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N22
fiftyfivenm_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = (\SW[1]~input_o  & ((\Mux15~0_combout  & (\nn|Probability[19][0]~q )) # (!\Mux15~0_combout  & ((\nn|Probability[18][0]~q ))))) # (!\SW[1]~input_o  & (\Mux15~0_combout ))

	.dataa(\SW[1]~input_o ),
	.datab(\Mux15~0_combout ),
	.datac(\nn|Probability[19][0]~q ),
	.datad(\nn|Probability[18][0]~q ),
	.cin(gnd),
	.combout(\Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~1 .lut_mask = 16'hE6C4;
defparam \Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N27
dffeas \nn|Probability[6][0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[6]|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[6][0] .is_wysiwyg = "true";
defparam \nn|Probability[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N13
dffeas \nn|Probability[2][0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[2]|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[2][0] .is_wysiwyg = "true";
defparam \nn|Probability[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N12
fiftyfivenm_lcell_comb \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = (\SW[2]~input_o  & ((\nn|Probability[6][0]~q ) # ((\SW[3]~input_o )))) # (!\SW[2]~input_o  & (((\nn|Probability[2][0]~q  & !\SW[3]~input_o ))))

	.dataa(\nn|Probability[6][0]~q ),
	.datab(\SW[2]~input_o ),
	.datac(\nn|Probability[2][0]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~2 .lut_mask = 16'hCCB8;
defparam \Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N31
dffeas \nn|Probability[14][0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[14]|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[14][0] .is_wysiwyg = "true";
defparam \nn|Probability[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N24
fiftyfivenm_lcell_comb \nn|Probability[10][0]~feeder (
// Equation(s):
// \nn|Probability[10][0]~feeder_combout  = \nn|r0|r[10]|altsyncram_component|auto_generated|q_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[10]|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\nn|Probability[10][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[10][0]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[10][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N25
dffeas \nn|Probability[10][0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[10][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[10][0] .is_wysiwyg = "true";
defparam \nn|Probability[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N30
fiftyfivenm_lcell_comb \Mux15~3 (
// Equation(s):
// \Mux15~3_combout  = (\Mux15~2_combout  & (((\nn|Probability[14][0]~q )) # (!\SW[3]~input_o ))) # (!\Mux15~2_combout  & (\SW[3]~input_o  & ((\nn|Probability[10][0]~q ))))

	.dataa(\Mux15~2_combout ),
	.datab(\SW[3]~input_o ),
	.datac(\nn|Probability[14][0]~q ),
	.datad(\nn|Probability[10][0]~q ),
	.cin(gnd),
	.combout(\Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~3 .lut_mask = 16'hE6A2;
defparam \Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N8
fiftyfivenm_lcell_comb \nn|Probability[5][0]~feeder (
// Equation(s):
// \nn|Probability[5][0]~feeder_combout  = \nn|r0|r[5]|altsyncram_component|auto_generated|q_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[5]|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\nn|Probability[5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[5][0]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N9
dffeas \nn|Probability[5][0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[5][0] .is_wysiwyg = "true";
defparam \nn|Probability[5][0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y31_N0
fiftyfivenm_ram_block \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0 .init_file = "HEX/ram_0.hex";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_h1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008300A1F8A06431048905619010882004110680C391B8E016F0764F82322EFA1B8CBBA22AA3370164AEFE18840952B3C023FC5296BF6EC6B9E73E4CE708F631200F817DF779E0F9FCDB532FBF11BECCAC42B0731E7D4B6263B0E5EDA0E4AFBB12C440A3B6036F9FA8E7C2ED8CBC70AB60E00DE769AB23164CC0745B8D452529BCEA54EB5A448D216741E05F218939860F956027AB15DD0DD986DD2D9DBEE7C69BA2EC;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h0F6C35FD69F3B4F86822B4DE1A9670A770DAB0FCBD86393F15311F42E4777A8575FED9DBAEEE5BD9F1C18CAB5E7DDF30EEAFA86B80658420FFA54480037167AFBF659E92F28BEBD8EE479EC0E6976DD64B205E5688D848EDA8B2436976D84AB651C102FBF0F8B5D5000100C241455235D9A34123DAF3C34D6FFC2CB6163D2EC0CCE7020FB2E7F3ACD58F3BAAFC225D756E7ADF6BB906BA33CD16DEE3F7F032FD7CF551A09CE4080269B886D4E846F7880D753200AB4FE4A3FC346C689593B30E76DF46F28EDA018F907A00917702D8F86294A5EA2C9328C7FF0FCDC4581E0BCF3EBC7C6D0C82D31300073F9F392FA2005C2B17152C436A8A01E5385F12B2348D;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h9D6380614AC33B4D58D5158959879A3B878730B019993ABF478EA66AEDB2AD776F968E4BC54BAF5CEEA7C19DD2FF16916D45927959F264F35F8911AF0C61631FA3A3B895FC0F83068DAB86CC0A764A1A1A365CB04892223B815A380ED54DE9315926503AE687BA14C1DF2C01EAB3B20CC5EA39A989090201217A0E28A259177B3BB4B9D39DD96F2FF5D05F83E5F2AF5FC118C281D6FE7CAFD745298D200BDF57CD6D2CC8334A3D9998052E5F056FAA064095837B05BC7573D19D1BF7295C15F7750AC635FEE11EEEA7BC3744EA76F6CE43FCD3091E0F4619B806F783F6F179CDE23BAF857DB43880E0DC1DA1E7DEB77812F3D9CE6E983AD43E3F97097BA6C472;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h3B129408B8CA71AA007169084B5A4D1396DE8F8FBC4E567C5061BAF80D44F168C44101C7FD75761B539C4775D6E62874481913F61D282DCBC27B8E976441829FB37B599E6FC38F4415DD9105F5392552BE5E7443B8B48F00CED39F918F49F4C82B6C89988471B0F5858D5CEB27FDB9196D75B1FE4CDC3EE2FAC923CE574B731D030ECEBD4D45DFE70B5AC704D11A36CE16E4DF088708E9FFA528C8915059B6D46E0D6E02240C48A9DC85E7EEE40D18AC508D2274F130CFE0FEA4FDB13BE4B4D1DEDEC43D9E0ECA2113B7A61A1CD27C890D3AD92FD06F620EF0F5D7843F875B9E68048171464B210C1C7A0CABB0CB36D6D3CF80BE559CD0ABB91383E7B875603C;
// synopsys translate_on

// Location: FF_X54_Y35_N15
dffeas \nn|Probability[13][0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[13]|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[13][0] .is_wysiwyg = "true";
defparam \nn|Probability[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N2
fiftyfivenm_lcell_comb \nn|Probability[9][0]~feeder (
// Equation(s):
// \nn|Probability[9][0]~feeder_combout  = \nn|r0|r[9]|altsyncram_component|auto_generated|q_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[9]|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\nn|Probability[9][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[9][0]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[9][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N3
dffeas \nn|Probability[9][0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[9][0] .is_wysiwyg = "true";
defparam \nn|Probability[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N21
dffeas \nn|Probability[1][0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[1]|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[1][0] .is_wysiwyg = "true";
defparam \nn|Probability[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N20
fiftyfivenm_lcell_comb \Mux15~4 (
// Equation(s):
// \Mux15~4_combout  = (\SW[2]~input_o  & (((\SW[3]~input_o )))) # (!\SW[2]~input_o  & ((\SW[3]~input_o  & (\nn|Probability[9][0]~q )) # (!\SW[3]~input_o  & ((\nn|Probability[1][0]~q )))))

	.dataa(\SW[2]~input_o ),
	.datab(\nn|Probability[9][0]~q ),
	.datac(\nn|Probability[1][0]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~4 .lut_mask = 16'hEE50;
defparam \Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N14
fiftyfivenm_lcell_comb \Mux15~5 (
// Equation(s):
// \Mux15~5_combout  = (\SW[2]~input_o  & ((\Mux15~4_combout  & ((\nn|Probability[13][0]~q ))) # (!\Mux15~4_combout  & (\nn|Probability[5][0]~q )))) # (!\SW[2]~input_o  & (((\Mux15~4_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\nn|Probability[5][0]~q ),
	.datac(\nn|Probability[13][0]~q ),
	.datad(\Mux15~4_combout ),
	.cin(gnd),
	.combout(\Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~5 .lut_mask = 16'hF588;
defparam \Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N8
fiftyfivenm_lcell_comb \nn|Probability[8][0]~feeder (
// Equation(s):
// \nn|Probability[8][0]~feeder_combout  = \nn|r0|r[8]|altsyncram_component|auto_generated|q_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\nn|r0|r[8]|altsyncram_component|auto_generated|q_a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\nn|Probability[8][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[8][0]~feeder .lut_mask = 16'hF0F0;
defparam \nn|Probability[8][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N9
dffeas \nn|Probability[8][0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[8][0] .is_wysiwyg = "true";
defparam \nn|Probability[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N15
dffeas \nn|Probability[12][0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[12]|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[12][0] .is_wysiwyg = "true";
defparam \nn|Probability[12][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N27
dffeas \nn|Probability[4][0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[4]|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[4][0] .is_wysiwyg = "true";
defparam \nn|Probability[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N29
dffeas \nn|Probability[0][0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[0]|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[0][0] .is_wysiwyg = "true";
defparam \nn|Probability[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N28
fiftyfivenm_lcell_comb \Mux15~6 (
// Equation(s):
// \Mux15~6_combout  = (\SW[2]~input_o  & ((\nn|Probability[4][0]~q ) # ((\SW[3]~input_o )))) # (!\SW[2]~input_o  & (((\nn|Probability[0][0]~q  & !\SW[3]~input_o ))))

	.dataa(\nn|Probability[4][0]~q ),
	.datab(\SW[2]~input_o ),
	.datac(\nn|Probability[0][0]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~6 .lut_mask = 16'hCCB8;
defparam \Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N14
fiftyfivenm_lcell_comb \Mux15~7 (
// Equation(s):
// \Mux15~7_combout  = (\SW[3]~input_o  & ((\Mux15~6_combout  & ((\nn|Probability[12][0]~q ))) # (!\Mux15~6_combout  & (\nn|Probability[8][0]~q )))) # (!\SW[3]~input_o  & (((\Mux15~6_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\nn|Probability[8][0]~q ),
	.datac(\nn|Probability[12][0]~q ),
	.datad(\Mux15~6_combout ),
	.cin(gnd),
	.combout(\Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~7 .lut_mask = 16'hF588;
defparam \Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N8
fiftyfivenm_lcell_comb \Mux15~8 (
// Equation(s):
// \Mux15~8_combout  = (\SW[1]~input_o  & (((\SW[0]~input_o )))) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & (\Mux15~5_combout )) # (!\SW[0]~input_o  & ((\Mux15~7_combout )))))

	.dataa(\Mux15~5_combout ),
	.datab(\SW[1]~input_o ),
	.datac(\Mux15~7_combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~8 .lut_mask = 16'hEE30;
defparam \Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N3
dffeas \nn|Probability[3][0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[3]|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[3][0] .is_wysiwyg = "true";
defparam \nn|Probability[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N24
fiftyfivenm_lcell_comb \nn|Probability[11][0]~feeder (
// Equation(s):
// \nn|Probability[11][0]~feeder_combout  = \nn|r0|r[11]|altsyncram_component|auto_generated|q_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[11]|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\nn|Probability[11][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[11][0]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[11][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N25
dffeas \nn|Probability[11][0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[11][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[11][0] .is_wysiwyg = "true";
defparam \nn|Probability[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N2
fiftyfivenm_lcell_comb \Mux15~9 (
// Equation(s):
// \Mux15~9_combout  = (\SW[3]~input_o  & ((\SW[2]~input_o ) # ((\nn|Probability[11][0]~q )))) # (!\SW[3]~input_o  & (!\SW[2]~input_o  & (\nn|Probability[3][0]~q )))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\nn|Probability[3][0]~q ),
	.datad(\nn|Probability[11][0]~q ),
	.cin(gnd),
	.combout(\Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~9 .lut_mask = 16'hBA98;
defparam \Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N13
dffeas \nn|Probability[15][0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[15]|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[15][0] .is_wysiwyg = "true";
defparam \nn|Probability[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
fiftyfivenm_lcell_comb \nn|Probability[7][0]~feeder (
// Equation(s):
// \nn|Probability[7][0]~feeder_combout  = \nn|r0|r[7]|altsyncram_component|auto_generated|q_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[7]|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\nn|Probability[7][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[7][0]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[7][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N11
dffeas \nn|Probability[7][0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[7][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[7][0] .is_wysiwyg = "true";
defparam \nn|Probability[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N12
fiftyfivenm_lcell_comb \Mux15~10 (
// Equation(s):
// \Mux15~10_combout  = (\SW[2]~input_o  & ((\Mux15~9_combout  & (\nn|Probability[15][0]~q )) # (!\Mux15~9_combout  & ((\nn|Probability[7][0]~q ))))) # (!\SW[2]~input_o  & (\Mux15~9_combout ))

	.dataa(\SW[2]~input_o ),
	.datab(\Mux15~9_combout ),
	.datac(\nn|Probability[15][0]~q ),
	.datad(\nn|Probability[7][0]~q ),
	.cin(gnd),
	.combout(\Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~10 .lut_mask = 16'hE6C4;
defparam \Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N14
fiftyfivenm_lcell_comb \Mux15~11 (
// Equation(s):
// \Mux15~11_combout  = (\SW[1]~input_o  & ((\Mux15~8_combout  & ((\Mux15~10_combout ))) # (!\Mux15~8_combout  & (\Mux15~3_combout )))) # (!\SW[1]~input_o  & (((\Mux15~8_combout ))))

	.dataa(\Mux15~3_combout ),
	.datab(\SW[1]~input_o ),
	.datac(\Mux15~8_combout ),
	.datad(\Mux15~10_combout ),
	.cin(gnd),
	.combout(\Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~11 .lut_mask = 16'hF838;
defparam \Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
fiftyfivenm_lcell_comb \Mux15~12 (
// Equation(s):
// \Mux15~12_combout  = (\Mux15~1_combout  & ((\Mux0~0_combout ) # ((!\SW[4]~input_o  & \Mux15~11_combout )))) # (!\Mux15~1_combout  & (!\SW[4]~input_o  & (\Mux15~11_combout )))

	.dataa(\Mux15~1_combout ),
	.datab(\SW[4]~input_o ),
	.datac(\Mux15~11_combout ),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~12 .lut_mask = 16'hBA30;
defparam \Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N24
fiftyfivenm_lcell_comb \hex_display[0]|WideOr6~0 (
// Equation(s):
// \hex_display[0]|WideOr6~0_combout  = (\Mux13~12_combout  & (!\Mux14~12_combout  & (\Mux12~12_combout  $ (!\Mux15~12_combout )))) # (!\Mux13~12_combout  & (\Mux15~12_combout  & (\Mux14~12_combout  $ (!\Mux12~12_combout ))))

	.dataa(\Mux13~12_combout ),
	.datab(\Mux14~12_combout ),
	.datac(\Mux12~12_combout ),
	.datad(\Mux15~12_combout ),
	.cin(gnd),
	.combout(\hex_display[0]|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_display[0]|WideOr6~0 .lut_mask = 16'h6102;
defparam \hex_display[0]|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N2
fiftyfivenm_lcell_comb \hex_display[0]|WideOr5~0 (
// Equation(s):
// \hex_display[0]|WideOr5~0_combout  = (\Mux14~12_combout  & ((\Mux15~12_combout  & ((\Mux12~12_combout ))) # (!\Mux15~12_combout  & (\Mux13~12_combout )))) # (!\Mux14~12_combout  & (\Mux13~12_combout  & (\Mux12~12_combout  $ (\Mux15~12_combout ))))

	.dataa(\Mux13~12_combout ),
	.datab(\Mux14~12_combout ),
	.datac(\Mux12~12_combout ),
	.datad(\Mux15~12_combout ),
	.cin(gnd),
	.combout(\hex_display[0]|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_display[0]|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \hex_display[0]|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N4
fiftyfivenm_lcell_comb \hex_display[0]|WideOr4~0 (
// Equation(s):
// \hex_display[0]|WideOr4~0_combout  = (\Mux13~12_combout  & (\Mux12~12_combout  & ((\Mux14~12_combout ) # (!\Mux15~12_combout )))) # (!\Mux13~12_combout  & (\Mux14~12_combout  & (!\Mux12~12_combout  & !\Mux15~12_combout )))

	.dataa(\Mux13~12_combout ),
	.datab(\Mux14~12_combout ),
	.datac(\Mux12~12_combout ),
	.datad(\Mux15~12_combout ),
	.cin(gnd),
	.combout(\hex_display[0]|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_display[0]|WideOr4~0 .lut_mask = 16'h80A4;
defparam \hex_display[0]|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N30
fiftyfivenm_lcell_comb \hex_display[0]|WideOr3~0 (
// Equation(s):
// \hex_display[0]|WideOr3~0_combout  = (\Mux14~12_combout  & ((\Mux13~12_combout  & ((\Mux15~12_combout ))) # (!\Mux13~12_combout  & (\Mux12~12_combout  & !\Mux15~12_combout )))) # (!\Mux14~12_combout  & (!\Mux12~12_combout  & (\Mux13~12_combout  $ 
// (\Mux15~12_combout ))))

	.dataa(\Mux13~12_combout ),
	.datab(\Mux14~12_combout ),
	.datac(\Mux12~12_combout ),
	.datad(\Mux15~12_combout ),
	.cin(gnd),
	.combout(\hex_display[0]|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_display[0]|WideOr3~0 .lut_mask = 16'h8942;
defparam \hex_display[0]|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N0
fiftyfivenm_lcell_comb \hex_display[0]|WideOr2~0 (
// Equation(s):
// \hex_display[0]|WideOr2~0_combout  = (\Mux14~12_combout  & (((!\Mux12~12_combout  & \Mux15~12_combout )))) # (!\Mux14~12_combout  & ((\Mux13~12_combout  & (!\Mux12~12_combout )) # (!\Mux13~12_combout  & ((\Mux15~12_combout )))))

	.dataa(\Mux13~12_combout ),
	.datab(\Mux14~12_combout ),
	.datac(\Mux12~12_combout ),
	.datad(\Mux15~12_combout ),
	.cin(gnd),
	.combout(\hex_display[0]|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_display[0]|WideOr2~0 .lut_mask = 16'h1F02;
defparam \hex_display[0]|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N10
fiftyfivenm_lcell_comb \hex_display[0]|WideOr1~0 (
// Equation(s):
// \hex_display[0]|WideOr1~0_combout  = (\Mux13~12_combout  & (\Mux15~12_combout  & (\Mux14~12_combout  $ (\Mux12~12_combout )))) # (!\Mux13~12_combout  & (!\Mux12~12_combout  & ((\Mux14~12_combout ) # (\Mux15~12_combout ))))

	.dataa(\Mux13~12_combout ),
	.datab(\Mux14~12_combout ),
	.datac(\Mux12~12_combout ),
	.datad(\Mux15~12_combout ),
	.cin(gnd),
	.combout(\hex_display[0]|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_display[0]|WideOr1~0 .lut_mask = 16'h2D04;
defparam \hex_display[0]|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N12
fiftyfivenm_lcell_comb \hex_display[0]|WideOr0~0 (
// Equation(s):
// \hex_display[0]|WideOr0~0_combout  = (\Mux15~12_combout  & ((\Mux12~12_combout ) # (\Mux13~12_combout  $ (\Mux14~12_combout )))) # (!\Mux15~12_combout  & ((\Mux14~12_combout ) # (\Mux13~12_combout  $ (\Mux12~12_combout ))))

	.dataa(\Mux13~12_combout ),
	.datab(\Mux14~12_combout ),
	.datac(\Mux12~12_combout ),
	.datad(\Mux15~12_combout ),
	.cin(gnd),
	.combout(\hex_display[0]|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_display[0]|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \hex_display[0]|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y44_N0
fiftyfivenm_ram_block \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5 .init_file = "HEX/ram_8.hex";
defparam \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[8]|altsyncram:altsyncram_component|altsyncram_p1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 9;
defparam \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 4;
defparam \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 1023;
defparam \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 9;
defparam \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002010000000000000406030100C02000180006010100C0200BD3A67EC2ABCEA7BECEA3779D672E49D412AE4584682E60E5689FB2ACBF1E78241E17F2ED23607572B5F1DFD65B16AC292CD369137F9841944C9D3662860CF7C2DE1C4A2A39401C6EA4756E289123EE80228D72605286AFFF3C1EDDA7B4000C8AF75F8D59C29A95ED0B70C323E55FF91ADBEDE23451692CC70F415DD599D65F73E3DA5D127E91CCF7D3F2;
defparam \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h1222A19EF982EFA499CAE6D471AAD6732676A83A3F8986265BDEB441B7943053B4E195510EF84F92A24AE051D3CDA78B900C9F0BB4319D4A344246E8C951BE41290DCAE3F110FA4BC63F9CF83BC91DE6DEB89095F8A3835F8C97FA9B69E61601DA0CA0FA7894C9D6748CF77B9321EE5B7552B86434CB709C1380F079660B487280484E83A2210727E3F4F9371C5213EB574BB3B9153B3B7EFD5E6C91C2F366447263FDEADADF405C10BAA05A7CDF6560FBF9B7D34033A700D091AC97A7DB4D7A494B3B801C119E124DC2FB3C8D27B7F88FEB49A7021C4F27C20BDC08C54F871AABCFB22300DCCFA9EDCC5B3DBBEF21EDADA36AADF6FBD1DFC68F9B9734FE9FA8;
defparam \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hA3985F377CB24E3D41C88DB427F6ADD9896E1F2DF6FF507B139D1C822AC3D98EDE06642CD071D5B913BF508CEA023955AF26BAC7D833CDFDBE2A28C43ADC879C70B6E7B01312D8DF3534C6E02F18198A799C876BE73BB503D07C755DA67D6BB0EBC3CB598D747312A41DBDF01950102D5A7A06C80B00485F3EE2F08CD16AC12527617B57BA24905946023DEB73A2A73F80BC934DC81736A500DDA492F1968262C5142A4872AA6A6E4BDE554B6D63B9907722DF69FD89237EA15D944F680669641DE120727538B2964C7D622397A482B93DE47A57527158FF9C7828E3008329BFC83FF6B7EACFBA5FA8A7A89A512143C59B534B16D7F38647038BD7B788E84FB9;
defparam \nn|r0|r[8]|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hE54640F333E55ECF40E834BDAA929792550F2EE85555E19EF01566252DB7A50AD6656944D4BC5691D71E09CAA6B79D0DF14D9DDBC3441A594DECD0C409F1C823FD132581FA1FA6DCAEBCE7FFB308FE53C0D0EAC0703C79ED340275720976599535A90EB73DF138126EDEF5EFED7735A10897787ACD8C485E7FC8315DE48D4E5EAAC3CEAF7FA4152CAE7109CE84A4427E435BE23DAEF206EBDFF95EA6B4DBE81B254CFCF83CC5F7CDD62C45E56A9FA7F3C7015B0FEBA820FC9CB3FE2485C24E79200A813880AA2E1707BD6CC4932B13F7A0BBBD7CBDFAD39D87CC96B7E522DD52FED384B3768493B8A9A6319A6A3A7920DA9750C36FC28633685C066810620914;
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N26
fiftyfivenm_lcell_comb \nn|Probability[10][5]~feeder (
// Equation(s):
// \nn|Probability[10][5]~feeder_combout  = \nn|r0|r[10]|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[10]|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\nn|Probability[10][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[10][5]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[10][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N27
dffeas \nn|Probability[10][5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[10][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[10][5] .is_wysiwyg = "true";
defparam \nn|Probability[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N29
dffeas \nn|Probability[8][5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[8]|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[8][5] .is_wysiwyg = "true";
defparam \nn|Probability[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N28
fiftyfivenm_lcell_comb \Mux10~2 (
// Equation(s):
// \Mux10~2_combout  = (\SW[1]~input_o  & ((\nn|Probability[10][5]~q ) # ((\SW[0]~input_o )))) # (!\SW[1]~input_o  & (((\nn|Probability[8][5]~q  & !\SW[0]~input_o ))))

	.dataa(\nn|Probability[10][5]~q ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[8][5]~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~2 .lut_mask = 16'hCCB8;
defparam \Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N7
dffeas \nn|Probability[11][5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[11]|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[11][5] .is_wysiwyg = "true";
defparam \nn|Probability[11][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N0
fiftyfivenm_lcell_comb \nn|Probability[9][5]~feeder (
// Equation(s):
// \nn|Probability[9][5]~feeder_combout  = \nn|r0|r[9]|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\nn|r0|r[9]|altsyncram_component|auto_generated|q_a [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\nn|Probability[9][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[9][5]~feeder .lut_mask = 16'hF0F0;
defparam \nn|Probability[9][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N1
dffeas \nn|Probability[9][5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[9][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[9][5] .is_wysiwyg = "true";
defparam \nn|Probability[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N6
fiftyfivenm_lcell_comb \Mux10~3 (
// Equation(s):
// \Mux10~3_combout  = (\SW[0]~input_o  & ((\Mux10~2_combout  & (\nn|Probability[11][5]~q )) # (!\Mux10~2_combout  & ((\nn|Probability[9][5]~q ))))) # (!\SW[0]~input_o  & (\Mux10~2_combout ))

	.dataa(\SW[0]~input_o ),
	.datab(\Mux10~2_combout ),
	.datac(\nn|Probability[11][5]~q ),
	.datad(\nn|Probability[9][5]~q ),
	.cin(gnd),
	.combout(\Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~3 .lut_mask = 16'hE6C4;
defparam \Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y40_N0
fiftyfivenm_ram_block \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6 .init_file = "HEX/ram_5.hex";
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[5]|altsyncram:altsyncram_component|altsyncram_m1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 9;
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 5;
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 9;
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010080004000100400020180800000100C00010100C00021BAFA89ED2D478A4FA857E3E4CD4CF1DDEB518321BCB7EC0F95C79C57BCB46A566C9CFD87D9B90EAF5510C8948720E891E58D7D95AB80A62FD976ACD507E8FBE86C79041C90A9B2C348E1D53B0EECBA749F3DE3B0E409A61372751718417C515C55EAD036B73DB1BB907EAB6F49C870476C3AB0B0618C713D18CC8A9FFF9C8EA0EE0CC2356A3C7EDAF98D;
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h0378860A0F9177D82643AA35DB2D1BBB6D0AD94AC8AEC057F07DC0D3042A48BF024C5B4D1EF5310BC5AF58D5CE0E11D027EE45E77E3F7252AC8D6B87D95D2ADB07B646562E71633D02B919D058B29F2BEC06D12531BD20C7A26053881D5C0109BBD822A1F23A82ECDFE8F6EE7D2276E7FEE11C85A9AC182DAD110B5028292E90D8A57590B19A52CD45C946DB35C680A51BD813899C5A535522C97AFD02D5097AC966A69653040E179DFBEB16AD0345C6FA9971DAF68BD817BC965638F3A5176A7BDE758D546483723DDD7DA35E84627507583E3B801AC2E3261A40706F915B99BB0BCCB9A3EC9B5346A9A878261D771708DF6EC1F69FBA8C9D6E698ABCF8F4EA;
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h0D644BF09B46F8A2D480BCDED3EA97B6E242E16014B6D7B52F79641A7E86B369837DADD6597B41989AF693E0A772A4C9EF4199289B99F626F1BB1C84290E6DD451EF42D7E1B28AA0A8525462595C6B7992AFAB69D2813F89AFE6847AA7B7AF31AE608119686A109A145CA804B67BB7C07630099161E19B26F7B6A9F97DD33AE3C45D0856479CC732DA5A489F95F20F03F558CB2BD39C737B81BD14E2F1BBDC5651ECBCA0CDEE4B5B559D1312FA930476AECB4E3108FEA3163DE3C403B28AAAAD2494737D05D6CE53DE6B986358C221B22B2CCCE768F3C110AB8F80FC84261BEF0E50F73845070994943C5F608268F20EEF857E320A5A72E985DB242656A02B43;
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hA7B71BA76A6DCA54AF4FA983CFA9F932250D4E53BC02D0B364FB3DBA591A3ED426040244A2B83F83BB4D15BED679AB041B2D1EC4A825E501872ECD452CD1E6926A975987428075381BCAD2D335204C43A78739F6238DCE2E24C073B6342731AAB831E4C181B4B457E710C745E3697A31DE78A8C7D7BE8305F180B40D0AE8ED75A23C0243607AF6F4B523E146EF39E525FBA5631F9897B3B1AB99B3CD6C01CE67FE5AB6A1E4504B3147E67F841E97132B56C7E8A18BD82FEEEF3241D970773983751A5D6C0BBAF95D3285547440BD837E2198B77184E69EE03B6E9E2EFA3A71037BA08161F2F03C1661097F69F5CD373B816FBD0B6C0488ED1B2841664FCA4302;
// synopsys translate_on

// Location: FF_X54_Y44_N23
dffeas \nn|Probability[12][5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[12]|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[12][5] .is_wysiwyg = "true";
defparam \nn|Probability[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N20
fiftyfivenm_lcell_comb \nn|Probability[13][5]~feeder (
// Equation(s):
// \nn|Probability[13][5]~feeder_combout  = \nn|r0|r[13]|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[13]|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\nn|Probability[13][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[13][5]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[13][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N21
dffeas \nn|Probability[13][5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[13][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[13][5] .is_wysiwyg = "true";
defparam \nn|Probability[13][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N22
fiftyfivenm_lcell_comb \Mux10~9 (
// Equation(s):
// \Mux10~9_combout  = (\SW[0]~input_o  & ((\SW[1]~input_o ) # ((\nn|Probability[13][5]~q )))) # (!\SW[0]~input_o  & (!\SW[1]~input_o  & (\nn|Probability[12][5]~q )))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[12][5]~q ),
	.datad(\nn|Probability[13][5]~q ),
	.cin(gnd),
	.combout(\Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~9 .lut_mask = 16'hBA98;
defparam \Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N17
dffeas \nn|Probability[15][5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[15]|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[15][5] .is_wysiwyg = "true";
defparam \nn|Probability[15][5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y44_N0
fiftyfivenm_ram_block \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5 .init_file = "HEX/ram_0.hex";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_h1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 1023;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000730EAC8BC597B8B894770AAF586540A38C52B228BF88627018662E7E54B831A91E26A543F25E87310FE75E163DDBDD6B65A8582B22C18209435886A7AF43B11DECAFDD7B124D2483A1273236C884A95DB559642676E0550761705E4DDB51B4516ED1291BB110C666318BA986B205BED39B44E44DC6029955C438A4F6F6C63551247F3E96E074F3EBCF71652C6D7E938964C84D98256A57239085F501FE46B036A859C;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h8335E0305553536134F6A36560F78C34FC0158092655566FDF4604AD6F75ED7F71C1EDF3B2F969F4EDF40A547C351DEEF516293ED407D556F8EA562F20372CADE7F9F7957625B3776CB1FD80FD9AAB8879D72FD47EB3D63B47E126F805D2BB9D568F65582AA254C0D1930D1DF94B04F2CC466C44FD6288DCB0E8A0D3778B9E8EB6B0CCFCE48CACB2E06846CE53539AE1B80EDDAD6E6DFA4E0CB628ADE69FA428C23F34AEE95C4C3176FB1DFF0CC683967074D2423A23EC01EEA13DF1708175BFEF85604929BDD48528F3E8C109052FA41351BEC272AD4D5D9F241C2BCBDD1ADB4A7A492751D2496C72D0077A00C8DA02BF4D1B38CC1B0530AD3FF9C2CC3A581A;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h43E04D0410D63C4A7A025E1E999BD733DF81D749FD5B7558A2AE0F94D24014532EE0B3FBC362F92D5DEA04D26EF38FA668706A40E6421558BF1681926F73198F82CA0B23A91A3EE6478BD46F1AC5D0FEDECFC7176EA046233B8A86A85114F8018ADD7208CD719FAFA65674A61E5865CC8D3C399BF864FF992CE553AC6B23D60E18100BC559FBA8D7448D5080249415517B5C05D32BD665C94597B55E2F64CED8B6A4F4563757C9F8D89E74B0A16418392CCD246E5B209EC9F21D3C13F7D9DE6A2F1E2EA0BC519204A122E6747E59FD4460097279548DF95917CACB46B9CBDF796A88C0AA603C31D02F60289EB81A9B9D2DB39D075C84BE4A445D1F44C6710F8C;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00A489377CC228A17554FDEAB03FD6A8F84A8CE7D48008A76F3AE9CD07E6CD23D2EB846FCA3770AC2C612A87958C4AD924E710A136DF4A5A644FDD42F38DD386D33C0E68A2185FECF7B6D7A8208233C655E0E46059298A90222C24C55C4620E43FE86CC941975E4C4505D2DCE2180D98B25B6B3A9B638FE13E5C4E4C81728CC215CCEC08DFFCB9666C8DD3D6956DE086F3719110EE3A16DE5E389246BD04457D8FC4E442096288939EB9CDF697E305F5CB88B661CCC11301A8B57499B1EC48FC0B62E71D88BF40FB2912D7EC51B2EB70AE516D8A5662925D6D484799FD0C5288DB415B2D1478BB344676F66A50D41AC420D8E6D3370D8DF613AF8CD3AB89D191;
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N2
fiftyfivenm_lcell_comb \nn|Probability[14][5]~feeder (
// Equation(s):
// \nn|Probability[14][5]~feeder_combout  = \nn|r0|r[14]|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[14]|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\nn|Probability[14][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[14][5]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[14][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N3
dffeas \nn|Probability[14][5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[14][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[14][5] .is_wysiwyg = "true";
defparam \nn|Probability[14][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N16
fiftyfivenm_lcell_comb \Mux10~10 (
// Equation(s):
// \Mux10~10_combout  = (\Mux10~9_combout  & (((\nn|Probability[15][5]~q )) # (!\SW[1]~input_o ))) # (!\Mux10~9_combout  & (\SW[1]~input_o  & ((\nn|Probability[14][5]~q ))))

	.dataa(\Mux10~9_combout ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[15][5]~q ),
	.datad(\nn|Probability[14][5]~q ),
	.cin(gnd),
	.combout(\Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~10 .lut_mask = 16'hE6A2;
defparam \Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N5
dffeas \nn|Probability[0][5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[0]|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[0][5] .is_wysiwyg = "true";
defparam \nn|Probability[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N18
fiftyfivenm_lcell_comb \nn|Probability[2][5]~feeder (
// Equation(s):
// \nn|Probability[2][5]~feeder_combout  = \nn|r0|r[2]|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[2]|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\nn|Probability[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[2][5]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N19
dffeas \nn|Probability[2][5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[2][5] .is_wysiwyg = "true";
defparam \nn|Probability[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N4
fiftyfivenm_lcell_comb \Mux10~6 (
// Equation(s):
// \Mux10~6_combout  = (\SW[0]~input_o  & (\SW[1]~input_o )) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\nn|Probability[2][5]~q ))) # (!\SW[1]~input_o  & (\nn|Probability[0][5]~q ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[0][5]~q ),
	.datad(\nn|Probability[2][5]~q ),
	.cin(gnd),
	.combout(\Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~6 .lut_mask = 16'hDC98;
defparam \Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N31
dffeas \nn|Probability[3][5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[3]|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[3][5] .is_wysiwyg = "true";
defparam \nn|Probability[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N24
fiftyfivenm_lcell_comb \nn|Probability[1][5]~feeder (
// Equation(s):
// \nn|Probability[1][5]~feeder_combout  = \nn|r0|r[1]|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[1]|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\nn|Probability[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[1][5]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N25
dffeas \nn|Probability[1][5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[1][5] .is_wysiwyg = "true";
defparam \nn|Probability[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N30
fiftyfivenm_lcell_comb \Mux10~7 (
// Equation(s):
// \Mux10~7_combout  = (\SW[0]~input_o  & ((\Mux10~6_combout  & (\nn|Probability[3][5]~q )) # (!\Mux10~6_combout  & ((\nn|Probability[1][5]~q ))))) # (!\SW[0]~input_o  & (\Mux10~6_combout ))

	.dataa(\SW[0]~input_o ),
	.datab(\Mux10~6_combout ),
	.datac(\nn|Probability[3][5]~q ),
	.datad(\nn|Probability[1][5]~q ),
	.cin(gnd),
	.combout(\Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~7 .lut_mask = 16'hE6C4;
defparam \Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N29
dffeas \nn|Probability[4][5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[4]|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[4][5] .is_wysiwyg = "true";
defparam \nn|Probability[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N18
fiftyfivenm_lcell_comb \nn|Probability[5][5]~feeder (
// Equation(s):
// \nn|Probability[5][5]~feeder_combout  = \nn|r0|r[5]|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[5]|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\nn|Probability[5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[5][5]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N19
dffeas \nn|Probability[5][5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[5][5] .is_wysiwyg = "true";
defparam \nn|Probability[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N28
fiftyfivenm_lcell_comb \Mux10~4 (
// Equation(s):
// \Mux10~4_combout  = (\SW[1]~input_o  & (\SW[0]~input_o )) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\nn|Probability[5][5]~q ))) # (!\SW[0]~input_o  & (\nn|Probability[4][5]~q ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\nn|Probability[4][5]~q ),
	.datad(\nn|Probability[5][5]~q ),
	.cin(gnd),
	.combout(\Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~4 .lut_mask = 16'hDC98;
defparam \Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N15
dffeas \nn|Probability[7][5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[7]|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[7][5] .is_wysiwyg = "true";
defparam \nn|Probability[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N17
dffeas \nn|Probability[6][5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[6]|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[6][5] .is_wysiwyg = "true";
defparam \nn|Probability[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N14
fiftyfivenm_lcell_comb \Mux10~5 (
// Equation(s):
// \Mux10~5_combout  = (\SW[1]~input_o  & ((\Mux10~4_combout  & (\nn|Probability[7][5]~q )) # (!\Mux10~4_combout  & ((\nn|Probability[6][5]~q ))))) # (!\SW[1]~input_o  & (\Mux10~4_combout ))

	.dataa(\SW[1]~input_o ),
	.datab(\Mux10~4_combout ),
	.datac(\nn|Probability[7][5]~q ),
	.datad(\nn|Probability[6][5]~q ),
	.cin(gnd),
	.combout(\Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~5 .lut_mask = 16'hE6C4;
defparam \Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N8
fiftyfivenm_lcell_comb \Mux10~8 (
// Equation(s):
// \Mux10~8_combout  = (\SW[3]~input_o  & (\SW[2]~input_o )) # (!\SW[3]~input_o  & ((\SW[2]~input_o  & ((\Mux10~5_combout ))) # (!\SW[2]~input_o  & (\Mux10~7_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\Mux10~7_combout ),
	.datad(\Mux10~5_combout ),
	.cin(gnd),
	.combout(\Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~8 .lut_mask = 16'hDC98;
defparam \Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N10
fiftyfivenm_lcell_comb \Mux10~11 (
// Equation(s):
// \Mux10~11_combout  = (\Mux10~8_combout  & (((\Mux10~10_combout ) # (!\SW[3]~input_o )))) # (!\Mux10~8_combout  & (\Mux10~3_combout  & ((\SW[3]~input_o ))))

	.dataa(\Mux10~3_combout ),
	.datab(\Mux10~10_combout ),
	.datac(\Mux10~8_combout ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~11 .lut_mask = 16'hCAF0;
defparam \Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N24
fiftyfivenm_lcell_comb \nn|Probability[17][5]~feeder (
// Equation(s):
// \nn|Probability[17][5]~feeder_combout  = \nn|r0|r[17]|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\nn|r0|r[17]|altsyncram_component|auto_generated|q_a [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\nn|Probability[17][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[17][5]~feeder .lut_mask = 16'hF0F0;
defparam \nn|Probability[17][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y48_N25
dffeas \nn|Probability[17][5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[17][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[17][5] .is_wysiwyg = "true";
defparam \nn|Probability[17][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y48_N29
dffeas \nn|Probability[19][5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[19]|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[19][5] .is_wysiwyg = "true";
defparam \nn|Probability[19][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y48_N19
dffeas \nn|Probability[16][5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[16]|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[16][5] .is_wysiwyg = "true";
defparam \nn|Probability[16][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N16
fiftyfivenm_lcell_comb \nn|Probability[18][5]~feeder (
// Equation(s):
// \nn|Probability[18][5]~feeder_combout  = \nn|r0|r[18]|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[18]|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\nn|Probability[18][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[18][5]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[18][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y48_N17
dffeas \nn|Probability[18][5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[18][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[18][5] .is_wysiwyg = "true";
defparam \nn|Probability[18][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N18
fiftyfivenm_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (\SW[0]~input_o  & (\SW[1]~input_o )) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\nn|Probability[18][5]~q ))) # (!\SW[1]~input_o  & (\nn|Probability[16][5]~q ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[16][5]~q ),
	.datad(\nn|Probability[18][5]~q ),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'hDC98;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N28
fiftyfivenm_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = (\SW[0]~input_o  & ((\Mux10~0_combout  & ((\nn|Probability[19][5]~q ))) # (!\Mux10~0_combout  & (\nn|Probability[17][5]~q )))) # (!\SW[0]~input_o  & (((\Mux10~0_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\nn|Probability[17][5]~q ),
	.datac(\nn|Probability[19][5]~q ),
	.datad(\Mux10~0_combout ),
	.cin(gnd),
	.combout(\Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~1 .lut_mask = 16'hF588;
defparam \Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N30
fiftyfivenm_lcell_comb \Mux10~12 (
// Equation(s):
// \Mux10~12_combout  = (\SW[4]~input_o  & (\Mux0~0_combout  & ((\Mux10~1_combout )))) # (!\SW[4]~input_o  & ((\Mux10~11_combout ) # ((\Mux0~0_combout  & \Mux10~1_combout ))))

	.dataa(\SW[4]~input_o ),
	.datab(\Mux0~0_combout ),
	.datac(\Mux10~11_combout ),
	.datad(\Mux10~1_combout ),
	.cin(gnd),
	.combout(\Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~12 .lut_mask = 16'hDC50;
defparam \Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N8
fiftyfivenm_lcell_comb \nn|Probability[18][4]~feeder (
// Equation(s):
// \nn|Probability[18][4]~feeder_combout  = \nn|r0|r[18]|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[18]|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\nn|Probability[18][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[18][4]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[18][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N9
dffeas \nn|Probability[18][4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[18][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[18][4] .is_wysiwyg = "true";
defparam \nn|Probability[18][4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y43_N0
fiftyfivenm_ram_block \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4 .init_file = "HEX/ram_2.hex";
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[2]|altsyncram:altsyncram_component|altsyncram_j1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 9;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 9;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000183C160706800140D04820160F018001A0E02830020A0401F6F3C50B60E8CBDB5A445159499912342DACE9471B8B6D2F7CD90B82F6E4327406C5E772BB81A76E06A02999534D8F4AB293E12E2B123FE769BE4898FA4564DEF0D6FCA5642627A419F9C2331B2D1A599D29C933F9BE6F1A8E9E2F9CAF05539A351321C987E0D82F16247601FF4A9E973DECD9FECA4C3A510B2A007175BF20D1173AFFF931598C316A2F9;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hB162BE6D30B0ED404BD3394C12CE17A590F93F46FC932FE89923E9A6ED5124DDA029E0EE0988BEE26FE4050CD5A9F1260B7A9E9D450BA5C1AE1B40E8A10800450D9E3316E3328B04D6C8DE0306E51BDA6863B3D3557E070D8325A8D059909DCE75BBBD91308FD6302EDA51E706F37373242271568EBBCC3D5BAB298BC5B6EF8BDB043122B5602F193917E2E6A638C263E97288586A0436CF731A9A754A9BDC7D7E77DF82036A72FADDF9B31A11F0271B56C077D9AAB478743CF675AF683BFB6F71A67C491AE8B7DCCC5335F0ADDA72D0865F9286A9904C57864672059DD3A6D7C4F27B0794298E46034AE1711E305E97358363F7D7A8C6D5B1AAA069746EF67E;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hA6507201286EED9EF9A89F62F634CBCDFFCA1689BF2FF276CBB05ED43A8F977377F809C2DC294E4FC14AA063C711826AE9DC9AC5683CEAC4BB0B00E39979C4817281FB11DAB8D44656FAE50BDBA6AF2FB18E26FD99DFF0073B99F57EC1ED74462AD996EA0A352766BF724CAA53EBEFEAC8E2BF477C8144144E18E91804698997ACE76AB6C6F2EEC46DA681138F4DA63F742959D64EE0E02C7F3E32456C73739ABD2040D91CD3B816FD48D30CB82BBCA61354E2043FC6BE22C58EBA9D9F343DD512DBCAFCA4C80A24A032C6248A843ACCA439352034DEFE8539227588EFD13AF5E2028A27383C2C5C9481EC4EE071B03A88B1444428C17E81810727DE161A3E3C;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h2F767DF4F90D270308E15863377FA9D2E676810338FF27B822E29D1EA6558EB61A3BE558CEF9BC525AD1A10296244C9FF61DC7BB6D16A2AED2F7CFFC523536783EF77580105C722A762D4AB90D7853F94F912BF01E9FFD56A67AD3129FD776AA728E8D0434009370333ED706443794E6508DFF36C24C08562E412550B9889F2DBD2A9CEE1C3950084036237B9ECE1467E6FDA2436CA2A765A9B72CE146F85640D10C39A3CEE919C9FA3E53294DAD3927421F48F5D48A821AC6A53686F57450FA5E7E40CDBA4B4749051082143C96F650BFFF5B4AA87163E3663ED93D4DBAFF74273E3A6D15136E9867EB69E5A5757F7D9F93F92A6F58DF26515BAA2DF129CE62;
// synopsys translate_on

// Location: FF_X57_Y43_N7
dffeas \nn|Probability[19][4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[19]|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[19][4] .is_wysiwyg = "true";
defparam \nn|Probability[19][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N26
fiftyfivenm_lcell_comb \nn|Probability[17][4]~feeder (
// Equation(s):
// \nn|Probability[17][4]~feeder_combout  = \nn|r0|r[17]|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[17]|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\nn|Probability[17][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[17][4]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[17][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N27
dffeas \nn|Probability[17][4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[17][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[17][4] .is_wysiwyg = "true";
defparam \nn|Probability[17][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N21
dffeas \nn|Probability[16][4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[16]|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[16][4] .is_wysiwyg = "true";
defparam \nn|Probability[16][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N20
fiftyfivenm_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (\SW[0]~input_o  & ((\nn|Probability[17][4]~q ) # ((\SW[1]~input_o )))) # (!\SW[0]~input_o  & (((\nn|Probability[16][4]~q  & !\SW[1]~input_o ))))

	.dataa(\nn|Probability[17][4]~q ),
	.datab(\SW[0]~input_o ),
	.datac(\nn|Probability[16][4]~q ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'hCCB8;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N6
fiftyfivenm_lcell_comb \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = (\SW[1]~input_o  & ((\Mux11~0_combout  & ((\nn|Probability[19][4]~q ))) # (!\Mux11~0_combout  & (\nn|Probability[18][4]~q )))) # (!\SW[1]~input_o  & (((\Mux11~0_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\nn|Probability[18][4]~q ),
	.datac(\nn|Probability[19][4]~q ),
	.datad(\Mux11~0_combout ),
	.cin(gnd),
	.combout(\Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~1 .lut_mask = 16'hF588;
defparam \Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N29
dffeas \nn|Probability[2][4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[2]|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[2][4] .is_wysiwyg = "true";
defparam \nn|Probability[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N2
fiftyfivenm_lcell_comb \nn|Probability[6][4]~feeder (
// Equation(s):
// \nn|Probability[6][4]~feeder_combout  = \nn|r0|r[6]|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[6]|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\nn|Probability[6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[6][4]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N3
dffeas \nn|Probability[6][4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[6][4] .is_wysiwyg = "true";
defparam \nn|Probability[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N28
fiftyfivenm_lcell_comb \Mux11~2 (
// Equation(s):
// \Mux11~2_combout  = (\SW[3]~input_o  & (\SW[2]~input_o )) # (!\SW[3]~input_o  & ((\SW[2]~input_o  & ((\nn|Probability[6][4]~q ))) # (!\SW[2]~input_o  & (\nn|Probability[2][4]~q ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\nn|Probability[2][4]~q ),
	.datad(\nn|Probability[6][4]~q ),
	.cin(gnd),
	.combout(\Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~2 .lut_mask = 16'hDC98;
defparam \Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N23
dffeas \nn|Probability[14][4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[14]|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[14][4] .is_wysiwyg = "true";
defparam \nn|Probability[14][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N24
fiftyfivenm_lcell_comb \nn|Probability[10][4]~feeder (
// Equation(s):
// \nn|Probability[10][4]~feeder_combout  = \nn|r0|r[10]|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[10]|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\nn|Probability[10][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[10][4]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[10][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N25
dffeas \nn|Probability[10][4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[10][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[10][4] .is_wysiwyg = "true";
defparam \nn|Probability[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N22
fiftyfivenm_lcell_comb \Mux11~3 (
// Equation(s):
// \Mux11~3_combout  = (\SW[3]~input_o  & ((\Mux11~2_combout  & (\nn|Probability[14][4]~q )) # (!\Mux11~2_combout  & ((\nn|Probability[10][4]~q ))))) # (!\SW[3]~input_o  & (\Mux11~2_combout ))

	.dataa(\SW[3]~input_o ),
	.datab(\Mux11~2_combout ),
	.datac(\nn|Probability[14][4]~q ),
	.datad(\nn|Probability[10][4]~q ),
	.cin(gnd),
	.combout(\Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~3 .lut_mask = 16'hE6C4;
defparam \Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y42_N0
fiftyfivenm_ram_block \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4 .init_file = "HEX/ram_0.hex";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_h1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000242C24040B02E1315000400509068221B0B0B81E1A0700007DE8F1F8744AD7E86AEFC585857C58FAD86099151FD47CCCC5CDE9E880D921348DEED88932BCA558D735ED0A7ED59D151C1AE73E9167DB05C2BDB157C7FE95ED9BA1E17FF8BC824362BDAF49D2A35D87F3A1A822CC92BE327C3F60096ECD33100D1E22CBF4F1AEAE7EC3A4081EC1853595C4B8F5469BC43AB81D056874C37A7ED96D381363D3083D884F2;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hADA2680074529D88AFF88C583AC6D91A1975636231776044534D74A00FAC52842D489FDE779FACA092BD2C07E72184172C6E5FD3E9C116A19ECD0C157BA5C1790EE2E895E7575081DC74FE6B4A2E9FFC6F3DEEAB531CA65548DFD9297BCE9A5E5B36A3AA74BE077EF2B32D655548863425A2D28788BBA738A73A562B271F435CA135D21CA7D74A2B7C5D6538ADEF75170D0EF65AC40B64ECE919DF45D6AE0076ED74BD78AF5500B4FA28EFB5D7AE8EEB15FE8A94463EC349F927C1C6C60586F529772BDF0F0647F0541251D2043D180146D5DCAD2ECE3D38C073EC323D3DDA9D51D9B29FE201C99D68BB0C7447FE26ECA37AE9798E77DC45D4FA6B0B5E00364A;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h0C17BC9D2DB6D95605F7366883F69CD6071D1EBAB90403476414F5EADB6CC5659479BE65CF8A3AFDC517D2261458A46D15EF461BA0BE9F3947150D5F3F9E43CD5C637128CBD7591D03FF9F1A7AA6855B6C5A1B8733DB42F007B9FAE90704AAA447959557742F37CA752087703EFFED0FCD873F21BFBD79FACF9F90538261A3477AE75098F2FC4C122F2D613A7913499868EA910E32658F4DCE21BD7A00305779954061D1F3944695EF82EBA766039898F48EC896999B3BB4CFBDDA1D66A386E8CCA8B345C7C7390D9AF7E0695F8309C77278EA1DA27956A8B0CEE2FFC159CCD9336F442C5154365A40676C4F7DE7438D868E29C3A96AC3120E8C0C8D6836F177;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h60CADF26AE7A72A5611067FD91E7C35C84525CE31ED8B00411E0C22A4F67F0BD755033AA1C738F409B93C540C3C8161C7B95AEA4912B058E2273EB1B2ED9FC26517F3DCEEB8884DAFE0C9826561ED754E3552F580A9F61874DD010020A0B22149FE5909DB167223DF262FDE02AB7603833C8D3FA05A28256623694FF6DEF0993517BCB76EAF551F4CB511F55349F8C40F6580A2A41362173224F2994668F6ED2BC747EE7AA8744B7A7595E6549FC62C0EC4E181E114DF25FAE566BFD9B59B7FD1D046ACD75900501F7F55A70DF691E6F5F2A6875D1F9BD2F130DAEE612B297CF08AB68480215CFEBE3ABF7678354EBA32D2AAEA1C76F7076628D8463DF682D76;
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N10
fiftyfivenm_lcell_comb \nn|Probability[7][4]~feeder (
// Equation(s):
// \nn|Probability[7][4]~feeder_combout  = \nn|r0|r[7]|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[7]|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\nn|Probability[7][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[7][4]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[7][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N11
dffeas \nn|Probability[7][4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[7][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[7][4] .is_wysiwyg = "true";
defparam \nn|Probability[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N21
dffeas \nn|Probability[15][4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[15]|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[15][4] .is_wysiwyg = "true";
defparam \nn|Probability[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N4
fiftyfivenm_lcell_comb \nn|Probability[11][4]~feeder (
// Equation(s):
// \nn|Probability[11][4]~feeder_combout  = \nn|r0|r[11]|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[11]|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\nn|Probability[11][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[11][4]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[11][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N5
dffeas \nn|Probability[11][4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[11][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[11][4] .is_wysiwyg = "true";
defparam \nn|Probability[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N7
dffeas \nn|Probability[3][4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[3]|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[3][4] .is_wysiwyg = "true";
defparam \nn|Probability[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N6
fiftyfivenm_lcell_comb \Mux11~9 (
// Equation(s):
// \Mux11~9_combout  = (\SW[2]~input_o  & (((\SW[3]~input_o )))) # (!\SW[2]~input_o  & ((\SW[3]~input_o  & (\nn|Probability[11][4]~q )) # (!\SW[3]~input_o  & ((\nn|Probability[3][4]~q )))))

	.dataa(\SW[2]~input_o ),
	.datab(\nn|Probability[11][4]~q ),
	.datac(\nn|Probability[3][4]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~9 .lut_mask = 16'hEE50;
defparam \Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N20
fiftyfivenm_lcell_comb \Mux11~10 (
// Equation(s):
// \Mux11~10_combout  = (\SW[2]~input_o  & ((\Mux11~9_combout  & ((\nn|Probability[15][4]~q ))) # (!\Mux11~9_combout  & (\nn|Probability[7][4]~q )))) # (!\SW[2]~input_o  & (((\Mux11~9_combout ))))

	.dataa(\nn|Probability[7][4]~q ),
	.datab(\SW[2]~input_o ),
	.datac(\nn|Probability[15][4]~q ),
	.datad(\Mux11~9_combout ),
	.cin(gnd),
	.combout(\Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~10 .lut_mask = 16'hF388;
defparam \Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N5
dffeas \nn|Probability[0][4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[0]|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[0][4] .is_wysiwyg = "true";
defparam \nn|Probability[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N18
fiftyfivenm_lcell_comb \nn|Probability[4][4]~feeder (
// Equation(s):
// \nn|Probability[4][4]~feeder_combout  = \nn|r0|r[4]|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[4]|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\nn|Probability[4][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[4][4]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[4][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N19
dffeas \nn|Probability[4][4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[4][4] .is_wysiwyg = "true";
defparam \nn|Probability[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N4
fiftyfivenm_lcell_comb \Mux11~6 (
// Equation(s):
// \Mux11~6_combout  = (\SW[3]~input_o  & (\SW[2]~input_o )) # (!\SW[3]~input_o  & ((\SW[2]~input_o  & ((\nn|Probability[4][4]~q ))) # (!\SW[2]~input_o  & (\nn|Probability[0][4]~q ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\nn|Probability[0][4]~q ),
	.datad(\nn|Probability[4][4]~q ),
	.cin(gnd),
	.combout(\Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~6 .lut_mask = 16'hDC98;
defparam \Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N15
dffeas \nn|Probability[12][4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[12]|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[12][4] .is_wysiwyg = "true";
defparam \nn|Probability[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N17
dffeas \nn|Probability[8][4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[8]|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[8][4] .is_wysiwyg = "true";
defparam \nn|Probability[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N14
fiftyfivenm_lcell_comb \Mux11~7 (
// Equation(s):
// \Mux11~7_combout  = (\SW[3]~input_o  & ((\Mux11~6_combout  & (\nn|Probability[12][4]~q )) # (!\Mux11~6_combout  & ((\nn|Probability[8][4]~q ))))) # (!\SW[3]~input_o  & (\Mux11~6_combout ))

	.dataa(\SW[3]~input_o ),
	.datab(\Mux11~6_combout ),
	.datac(\nn|Probability[12][4]~q ),
	.datad(\nn|Probability[8][4]~q ),
	.cin(gnd),
	.combout(\Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~7 .lut_mask = 16'hE6C4;
defparam \Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N13
dffeas \nn|Probability[1][4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[1]|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[1][4] .is_wysiwyg = "true";
defparam \nn|Probability[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N27
dffeas \nn|Probability[9][4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[9]|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[9][4] .is_wysiwyg = "true";
defparam \nn|Probability[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N12
fiftyfivenm_lcell_comb \Mux11~4 (
// Equation(s):
// \Mux11~4_combout  = (\SW[3]~input_o  & ((\SW[2]~input_o ) # ((\nn|Probability[9][4]~q )))) # (!\SW[3]~input_o  & (!\SW[2]~input_o  & (\nn|Probability[1][4]~q )))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\nn|Probability[1][4]~q ),
	.datad(\nn|Probability[9][4]~q ),
	.cin(gnd),
	.combout(\Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~4 .lut_mask = 16'hBA98;
defparam \Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N8
fiftyfivenm_lcell_comb \nn|Probability[5][4]~feeder (
// Equation(s):
// \nn|Probability[5][4]~feeder_combout  = \nn|r0|r[5]|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[5]|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\nn|Probability[5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[5][4]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N9
dffeas \nn|Probability[5][4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[5][4] .is_wysiwyg = "true";
defparam \nn|Probability[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N7
dffeas \nn|Probability[13][4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[13]|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[13][4] .is_wysiwyg = "true";
defparam \nn|Probability[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N6
fiftyfivenm_lcell_comb \Mux11~5 (
// Equation(s):
// \Mux11~5_combout  = (\Mux11~4_combout  & (((\nn|Probability[13][4]~q ) # (!\SW[2]~input_o )))) # (!\Mux11~4_combout  & (\nn|Probability[5][4]~q  & ((\SW[2]~input_o ))))

	.dataa(\Mux11~4_combout ),
	.datab(\nn|Probability[5][4]~q ),
	.datac(\nn|Probability[13][4]~q ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~5 .lut_mask = 16'hE4AA;
defparam \Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N0
fiftyfivenm_lcell_comb \Mux11~8 (
// Equation(s):
// \Mux11~8_combout  = (\SW[1]~input_o  & (((\SW[0]~input_o )))) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\Mux11~5_combout ))) # (!\SW[0]~input_o  & (\Mux11~7_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\Mux11~7_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\Mux11~5_combout ),
	.cin(gnd),
	.combout(\Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~8 .lut_mask = 16'hF4A4;
defparam \Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N30
fiftyfivenm_lcell_comb \Mux11~11 (
// Equation(s):
// \Mux11~11_combout  = (\SW[1]~input_o  & ((\Mux11~8_combout  & ((\Mux11~10_combout ))) # (!\Mux11~8_combout  & (\Mux11~3_combout )))) # (!\SW[1]~input_o  & (((\Mux11~8_combout ))))

	.dataa(\Mux11~3_combout ),
	.datab(\Mux11~10_combout ),
	.datac(\SW[1]~input_o ),
	.datad(\Mux11~8_combout ),
	.cin(gnd),
	.combout(\Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~11 .lut_mask = 16'hCFA0;
defparam \Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N0
fiftyfivenm_lcell_comb \Mux11~12 (
// Equation(s):
// \Mux11~12_combout  = (\Mux11~1_combout  & ((\Mux0~0_combout ) # ((!\SW[4]~input_o  & \Mux11~11_combout )))) # (!\Mux11~1_combout  & (!\SW[4]~input_o  & ((\Mux11~11_combout ))))

	.dataa(\Mux11~1_combout ),
	.datab(\SW[4]~input_o ),
	.datac(\Mux0~0_combout ),
	.datad(\Mux11~11_combout ),
	.cin(gnd),
	.combout(\Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~12 .lut_mask = 16'hB3A0;
defparam \Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y35_N0
fiftyfivenm_ram_block \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6 .init_file = "HEX/ram_3.hex";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[3]|altsyncram:altsyncram_component|altsyncram_k1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 9;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 9;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600018080203018000600008080201018040402010080202D60DE4DDEB5BEF2330B122690A26DFD3672296C51DFCA343C72635C401817705086E15D226F3F46F41BC25309350E24A7D4D5813FE9D787E6255AD17DB5BDE01E6E9B2963A35A211A8AF7777C901195989055052CF22FDE755F81734316AE0C193E53742E2321871B67C6FD0A459A8AB1F53A2D7B32CD237360F8E63E13C662791621A695B4B1C204EA4B;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h30A24260A55233EC3466C7AE041D2C617AD21EA717138A55B8E4AC86DE84FCE21A1BFE03D895F958EE64CA5EDB7D390EEC919602033C8C9CD81C3A51B61E5D334665039655F83FCF5E04FAFE4B24858D42C2013FBAEAF99D26ACFB646616DAA5B3C072639ACCAC4FD48147F034C2122FEF0CBB67FF0B8D9B4893413DACD016CA54AA5DA8A112C4F021F160D175D9893333F0B9047D49EAB1A30A6B370610D55287B33A8D232BA9F12F0C9F96FE795E879C79807CB867C443E4F1CDF9FB2C92F543F8F845F3800578C08791F68EF65D26FA46DA4C38D2FB2F6AEDC1DE184975139F986D59B869AA76C180BB111D5DF0A287E3617D377818AAB6CEF5466AF6B0E1;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h5C5E4C6713B24BCDE9D7870FA34E8D71A02D3E627A39494D77A715434DC7C6104DF808E0D87ACB295C92CEAC143DF6F051DB5C18788E1C75B18BD9F6740AB9377CE7EF166D70B6DD1D39580A6C9944BCA76C0DC62A7516F486DD8A5E20C3C1443B38C8287E82D335E736A2E0AB1BEF0AE7C21AF76BF75C5A7BDD0E3ECB49F68184A137ECB7EF29BDD84AF04436485706315C6082B87FE65CCEF0A03E18627C5147A52B06AC436685CDCE6D549B5E8B8076AF991FEC7E562917800588A4E7D30408C7122712410525497755E4C2C434F94F06DD94B31A5407531861ECED4B8C01E48202D3DDF809971E847DBEA22ED264151C2520E2F0DEE7299DE74316B661BD;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hBC4FE656709939412D629B2D361BD9BB57AB1992E0F5516E0E4F01C18E0C5CD4EC3F8C3E03F7BF48BAD0A631995CBC630C683C575298DAA1B2E2CE7F816E0EC0D535F4ABCCABF9485C3910756156259C6B176229C2400E19C8713F62A4112DCD5690FA7CA082EE7FF28BBB74BD69B7E15A4477619685C060CEFC9DCD927F88E50B4DB80AB87CF29C10DF98C08A2A1163550D6DD89F0229E2928BA10C02EAC5282E3076FC30732F51A2F6786CAA007F7AF79F8068B39D0DD73AFF6234D508CC860C4B738DC3C359C80EB86C042CF324A0DF513BE168E4ADD97348D9766C59ED8C104F3BAC953C9E31780B114D4B5EF4A4C5A69E0F27973B127963022AE27107D9;
// synopsys translate_on

// Location: FF_X54_Y32_N25
dffeas \nn|Probability[17][7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[17]|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[17][7] .is_wysiwyg = "true";
defparam \nn|Probability[17][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N7
dffeas \nn|Probability[19][7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[19]|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[19][7] .is_wysiwyg = "true";
defparam \nn|Probability[19][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N21
dffeas \nn|Probability[16][7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[16]|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[16][7] .is_wysiwyg = "true";
defparam \nn|Probability[16][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N10
fiftyfivenm_lcell_comb \nn|Probability[18][7]~feeder (
// Equation(s):
// \nn|Probability[18][7]~feeder_combout  = \nn|r0|r[18]|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[18]|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\nn|Probability[18][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[18][7]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[18][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N11
dffeas \nn|Probability[18][7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[18][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[18][7] .is_wysiwyg = "true";
defparam \nn|Probability[18][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N20
fiftyfivenm_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\SW[0]~input_o  & (\SW[1]~input_o )) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\nn|Probability[18][7]~q ))) # (!\SW[1]~input_o  & (\nn|Probability[16][7]~q ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[16][7]~q ),
	.datad(\nn|Probability[18][7]~q ),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'hDC98;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N6
fiftyfivenm_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = (\SW[0]~input_o  & ((\Mux8~0_combout  & ((\nn|Probability[19][7]~q ))) # (!\Mux8~0_combout  & (\nn|Probability[17][7]~q )))) # (!\SW[0]~input_o  & (((\Mux8~0_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\nn|Probability[17][7]~q ),
	.datac(\nn|Probability[19][7]~q ),
	.datad(\Mux8~0_combout ),
	.cin(gnd),
	.combout(\Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~1 .lut_mask = 16'hF588;
defparam \Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y48_N0
fiftyfivenm_ram_block \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7 .init_file = "HEX/ram_0.hex";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_h1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 1023;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200408030080C00020080802040181006060280C020110FC7611A43D7900636B20AA3C981CFF975D63F9F98D08D7533F342BFBEBE73FA0779C7E01C5F7F52DEB3AF0E10C1322F01C468A0AD6B9EA8492A81C2F49B75EAC5CBE6E41ACCA78772D57BC875E0CB5D22D1E50D1609002D3EEA6F824D409835C70161F4D774E9EE3DA52AF13A86F07A390671A527060264021E7218382BB1008DA701FC4B680255CE49;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h2F74225BA75E3F2220263947067C1AC72EFDCA4ECAE0410C20EF01A2B7406C5DE2A7E6566EF98C65166312B447C0DAFCF41E7A7DD7D655DA594E6B2B27E4845C3B91A278A4E66A81A7E0B782AA31ECCB80CBA0B4D774333E9ABC6F9E63E1B2B0B6DDCF6519C8472BE4D59CB7AC7A55FD18B9657279EF2CC00362F6A06854811336C7E8CBC40384862A5ACD95C4F6D14619800EDBF42E09BFB2C3740256917B01BB656909DF0F0844644C76DA87483BCD1F4212BC77030A5D91DBEB7F2DE7EE6A498EC9B13F6F0AD9A510B038F15AFCAE7B262AA1C7C0C440AE2C90B28AA5F1E118CFF94F0929105EC56D50A381FAA8275CCD8E7611588E60E0C7757F7464B43A;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hA8DD07681B28F19245DED6F6707F4052AD57AD25F0BE4D4EB9A9AA5067140EBC68B9617682417844BFFD3EFF05FE8A0EB918D796E3DCB6C2CC6266B31AAA747383722084CFFA7261CC43B60F6195DA65A2154F3639171FE6FD62E74949A47F363D56FFA64F6F1FBAB03B6BBD6DE4DB06510ED6B483B841060DA183A7C8EB42C7FF38455A10C5BA2A2521B3BC6FFA3AFDF9743FFC1BCE4610F198617305CFCE635A317A9444F5FAA2FC67A943F38AFA1B9513E40D669576439C8519E3873C4C5A7E6F581BC55E94A7775466EE6FF80567C582176196C9CCC9048E55DF8CDC73C2AA7FB3717DF9736C0ECA1C5D83916CA40FCD2B5AEE2375D1FBE34D41951F5597;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hDAE1D6EA619374E6205A68C2BC3093A9A6BAEF8DF89B30ABB3828BFE6BE337112FB99A1509F76D4E0081226CB4677AD3D978B873E2EAEE83EAA3060282D54A4E9819861A174E9C920ADC642173004E134DFE2809E7CE1B222BE1C0BFFB0D9E5FE862E1F9CDE5A2D633DEC970B42C9F6E013D128436BBD69E265E36C967F31FEFA3CC95AF1DD7013F591A58CB61F31737BA2AD7C9D11FB10542AFD9B6A90E88A323BFFA9A1070BCDB7B924A69A6309CA4EE25DB5D9DEEE87788F24F7369D337246BD3CE928294979EE2AC5992A40FE38CEDD3C9B6844D8DA933599F4CB3E37C32A8B290038C2D302F826848447A72C58598B51DCD0199B206EAFC35234B48AEE1;
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N26
fiftyfivenm_lcell_comb \nn|Probability[1][7]~feeder (
// Equation(s):
// \nn|Probability[1][7]~feeder_combout  = \nn|r0|r[1]|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[1]|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\nn|Probability[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[1][7]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N27
dffeas \nn|Probability[1][7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[1][7] .is_wysiwyg = "true";
defparam \nn|Probability[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y44_N5
dffeas \nn|Probability[0][7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[0]|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[0][7] .is_wysiwyg = "true";
defparam \nn|Probability[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N4
fiftyfivenm_lcell_comb \Mux8~6 (
// Equation(s):
// \Mux8~6_combout  = (\SW[0]~input_o  & ((\nn|Probability[1][7]~q ) # ((\SW[1]~input_o )))) # (!\SW[0]~input_o  & (((\nn|Probability[0][7]~q  & !\SW[1]~input_o ))))

	.dataa(\nn|Probability[1][7]~q ),
	.datab(\SW[0]~input_o ),
	.datac(\nn|Probability[0][7]~q ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~6 .lut_mask = 16'hCCB8;
defparam \Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N23
dffeas \nn|Probability[3][7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[3]|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[3][7] .is_wysiwyg = "true";
defparam \nn|Probability[3][7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y47_N0
fiftyfivenm_ram_block \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7 .init_file = "HEX/ram_2.hex";
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[2]|altsyncram:altsyncram_component|altsyncram_j1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 9;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 1023;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 9;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000783E82CBE401880420252D8BCEE4602028265E059047E172C421401F6D142273DAC97A0C4E992EB8C3CC14C559CDF98671E40FD5395A5CEF059700D1F559E793363ACF675FE57D0534000A3B67605CB48B2F2F2344C4DFB9CB9265420EAC919EE756D4710EA81F40884277B84F9F63EB7A47B5D796A7FE1DC0D1A4298174A78AE397962B9FFE63C3908C12346AA7FF3AC8400CA9AF6FB4BDAFC12E2062E8019F55823;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h6DDAD548B9ADDBB14C35F5BC5C277B224E6EDAC729F141FF4C3C3B410141A24428780BA16616CDE287C6889FF1E3DC0643427E8A94DC70AC5FDF629F125E09BB8BE5BA5450EFA5FB1C3A641AFD18282E6EC856AA66807961BF8A6F4F29A5826AF15EC3B6BEDF9E33CA9A92BE5CD6FE640FDE70548B16C701AD603D31A1C7C5F661B31FAA8ED83DB930536B5F19CAEAC739FD942AD42E41D159C55A2B7FD1322A515DD370278FD2863C8FD73C1D17D548C0C4041CBB60707228BFC3370FD050143642B1A04AED74C5CC3D8899763120F0117C04595C70F0A20CACEF204FC3E0C29CC8A196E9ED63B991B26D9BC27026D0EE586032563DA0F89D0AFD17B5A5FED2;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hC05CB95674CD5578CFB2A45F8DFDF73857E7687BB96A6633126433A47F2E42D4C49EF6D54182C79E0CB70DA6F552D9E5FB2B1EE26782B2CF54E43C4638E458F516C99F64C2C331882913C2F0A8CF7DDAE056025FEB86B58959CF3EF2B242A2C9624831A2E375CEB787C669E3C6A5E665C3FA24E35BAF9F86EB56214A71DE81D3CD7A8F6BC101DF2D8123CDF444FE371AF6841E8F9677FC0B94326331B029D1EB4F7ABE4CAAFAEF36FC2E6E27ABF7102D7DB118EA5CEE1EB71E0E04874D6877FCE69BE0BDFE2FA9A98790703B2E6BA1C1D711ECF02D378A25E47E3680AFBFED1D9BE691335DF57BDD7EC2C1B456C071C8A1CFED70B127E712FC3A0ED5B33CD7C2;
defparam \nn|r0|r[2]|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h03BEF5DF4F03132BAA57F3F4BA812572EDCE100AE1C55424A195A51F113B7CC135C597B166EA416D87677F7AE78258EAC73413BCE6920808D1A001859E65AA80F548DEC295B0FAEE47A878DE1292BE679B6DA1F6AF4C50B51EBF3D1A3FAC1612FEE362FE81F13F32042333832237C0DF5F1D4038FBFA9374F203E31E15A15AF0E3ECD7283866FFEAB0FD42F75026250F1BE94C58F2DCB65E2BABCED869CF92ED4535CF41F6C84EB9F15164E98686C2884E76C758B3C2903E2BAEBC540C62D6E6512CCA7A4CD43FABD1577DABAA2261CEACC2AAD67029A9A0302ACF92EA6565E5DB011CE13C94B28CC9E016B2F5FC0F74DCA572E917DCA33090FC307D9EBF2C43;
// synopsys translate_on

// Location: FF_X52_Y44_N25
dffeas \nn|Probability[2][7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[2]|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[2][7] .is_wysiwyg = "true";
defparam \nn|Probability[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N22
fiftyfivenm_lcell_comb \Mux8~7 (
// Equation(s):
// \Mux8~7_combout  = (\SW[1]~input_o  & ((\Mux8~6_combout  & (\nn|Probability[3][7]~q )) # (!\Mux8~6_combout  & ((\nn|Probability[2][7]~q ))))) # (!\SW[1]~input_o  & (\Mux8~6_combout ))

	.dataa(\SW[1]~input_o ),
	.datab(\Mux8~6_combout ),
	.datac(\nn|Probability[3][7]~q ),
	.datad(\nn|Probability[2][7]~q ),
	.cin(gnd),
	.combout(\Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~7 .lut_mask = 16'hE6C4;
defparam \Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N16
fiftyfivenm_lcell_comb \nn|Probability[10][7]~feeder (
// Equation(s):
// \nn|Probability[10][7]~feeder_combout  = \nn|r0|r[10]|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[10]|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\nn|Probability[10][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[10][7]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[10][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N17
dffeas \nn|Probability[10][7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[10][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[10][7] .is_wysiwyg = "true";
defparam \nn|Probability[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y44_N31
dffeas \nn|Probability[11][7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[11]|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[11][7] .is_wysiwyg = "true";
defparam \nn|Probability[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y44_N21
dffeas \nn|Probability[8][7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[8]|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[8][7] .is_wysiwyg = "true";
defparam \nn|Probability[8][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N10
fiftyfivenm_lcell_comb \nn|Probability[9][7]~feeder (
// Equation(s):
// \nn|Probability[9][7]~feeder_combout  = \nn|r0|r[9]|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[9]|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\nn|Probability[9][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[9][7]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[9][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N11
dffeas \nn|Probability[9][7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[9][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[9][7] .is_wysiwyg = "true";
defparam \nn|Probability[9][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N20
fiftyfivenm_lcell_comb \Mux8~4 (
// Equation(s):
// \Mux8~4_combout  = (\SW[1]~input_o  & (\SW[0]~input_o )) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\nn|Probability[9][7]~q ))) # (!\SW[0]~input_o  & (\nn|Probability[8][7]~q ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\nn|Probability[8][7]~q ),
	.datad(\nn|Probability[9][7]~q ),
	.cin(gnd),
	.combout(\Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~4 .lut_mask = 16'hDC98;
defparam \Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N30
fiftyfivenm_lcell_comb \Mux8~5 (
// Equation(s):
// \Mux8~5_combout  = (\SW[1]~input_o  & ((\Mux8~4_combout  & ((\nn|Probability[11][7]~q ))) # (!\Mux8~4_combout  & (\nn|Probability[10][7]~q )))) # (!\SW[1]~input_o  & (((\Mux8~4_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\nn|Probability[10][7]~q ),
	.datac(\nn|Probability[11][7]~q ),
	.datad(\Mux8~4_combout ),
	.cin(gnd),
	.combout(\Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~5 .lut_mask = 16'hF588;
defparam \Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N16
fiftyfivenm_lcell_comb \Mux8~8 (
// Equation(s):
// \Mux8~8_combout  = (\SW[2]~input_o  & (((\SW[3]~input_o )))) # (!\SW[2]~input_o  & ((\SW[3]~input_o  & ((\Mux8~5_combout ))) # (!\SW[3]~input_o  & (\Mux8~7_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\Mux8~7_combout ),
	.datac(\SW[3]~input_o ),
	.datad(\Mux8~5_combout ),
	.cin(gnd),
	.combout(\Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~8 .lut_mask = 16'hF4A4;
defparam \Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N19
dffeas \nn|Probability[13][7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[13]|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[13][7] .is_wysiwyg = "true";
defparam \nn|Probability[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y49_N5
dffeas \nn|Probability[15][7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[15]|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[15][7] .is_wysiwyg = "true";
defparam \nn|Probability[15][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N8
fiftyfivenm_lcell_comb \nn|Probability[14][7]~feeder (
// Equation(s):
// \nn|Probability[14][7]~feeder_combout  = \nn|r0|r[14]|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[14]|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\nn|Probability[14][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[14][7]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[14][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N9
dffeas \nn|Probability[14][7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[14][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[14][7] .is_wysiwyg = "true";
defparam \nn|Probability[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N3
dffeas \nn|Probability[12][7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[12]|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[12][7] .is_wysiwyg = "true";
defparam \nn|Probability[12][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N2
fiftyfivenm_lcell_comb \Mux8~9 (
// Equation(s):
// \Mux8~9_combout  = (\SW[0]~input_o  & (((\SW[1]~input_o )))) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & (\nn|Probability[14][7]~q )) # (!\SW[1]~input_o  & ((\nn|Probability[12][7]~q )))))

	.dataa(\nn|Probability[14][7]~q ),
	.datab(\SW[0]~input_o ),
	.datac(\nn|Probability[12][7]~q ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~9 .lut_mask = 16'hEE30;
defparam \Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N4
fiftyfivenm_lcell_comb \Mux8~10 (
// Equation(s):
// \Mux8~10_combout  = (\SW[0]~input_o  & ((\Mux8~9_combout  & ((\nn|Probability[15][7]~q ))) # (!\Mux8~9_combout  & (\nn|Probability[13][7]~q )))) # (!\SW[0]~input_o  & (((\Mux8~9_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\nn|Probability[13][7]~q ),
	.datac(\nn|Probability[15][7]~q ),
	.datad(\Mux8~9_combout ),
	.cin(gnd),
	.combout(\Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~10 .lut_mask = 16'hF588;
defparam \Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N24
fiftyfivenm_lcell_comb \nn|Probability[5][7]~feeder (
// Equation(s):
// \nn|Probability[5][7]~feeder_combout  = \nn|r0|r[5]|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[5]|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\nn|Probability[5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[5][7]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N25
dffeas \nn|Probability[5][7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[5][7] .is_wysiwyg = "true";
defparam \nn|Probability[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y49_N7
dffeas \nn|Probability[7][7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[7]|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[7][7] .is_wysiwyg = "true";
defparam \nn|Probability[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N26
fiftyfivenm_lcell_comb \nn|Probability[6][7]~feeder (
// Equation(s):
// \nn|Probability[6][7]~feeder_combout  = \nn|r0|r[6]|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[6]|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\nn|Probability[6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[6][7]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N27
dffeas \nn|Probability[6][7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[6][7] .is_wysiwyg = "true";
defparam \nn|Probability[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y49_N13
dffeas \nn|Probability[4][7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[4]|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[4][7] .is_wysiwyg = "true";
defparam \nn|Probability[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N12
fiftyfivenm_lcell_comb \Mux8~2 (
// Equation(s):
// \Mux8~2_combout  = (\SW[1]~input_o  & ((\nn|Probability[6][7]~q ) # ((\SW[0]~input_o )))) # (!\SW[1]~input_o  & (((\nn|Probability[4][7]~q  & !\SW[0]~input_o ))))

	.dataa(\nn|Probability[6][7]~q ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[4][7]~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~2 .lut_mask = 16'hCCB8;
defparam \Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N6
fiftyfivenm_lcell_comb \Mux8~3 (
// Equation(s):
// \Mux8~3_combout  = (\SW[0]~input_o  & ((\Mux8~2_combout  & ((\nn|Probability[7][7]~q ))) # (!\Mux8~2_combout  & (\nn|Probability[5][7]~q )))) # (!\SW[0]~input_o  & (((\Mux8~2_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\nn|Probability[5][7]~q ),
	.datac(\nn|Probability[7][7]~q ),
	.datad(\Mux8~2_combout ),
	.cin(gnd),
	.combout(\Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~3 .lut_mask = 16'hF588;
defparam \Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N30
fiftyfivenm_lcell_comb \Mux8~11 (
// Equation(s):
// \Mux8~11_combout  = (\SW[2]~input_o  & ((\Mux8~8_combout  & (\Mux8~10_combout )) # (!\Mux8~8_combout  & ((\Mux8~3_combout ))))) # (!\SW[2]~input_o  & (\Mux8~8_combout ))

	.dataa(\SW[2]~input_o ),
	.datab(\Mux8~8_combout ),
	.datac(\Mux8~10_combout ),
	.datad(\Mux8~3_combout ),
	.cin(gnd),
	.combout(\Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~11 .lut_mask = 16'hE6C4;
defparam \Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N26
fiftyfivenm_lcell_comb \Mux8~12 (
// Equation(s):
// \Mux8~12_combout  = (\SW[4]~input_o  & (\Mux8~1_combout  & (\Mux0~0_combout ))) # (!\SW[4]~input_o  & ((\Mux8~11_combout ) # ((\Mux8~1_combout  & \Mux0~0_combout ))))

	.dataa(\SW[4]~input_o ),
	.datab(\Mux8~1_combout ),
	.datac(\Mux0~0_combout ),
	.datad(\Mux8~11_combout ),
	.cin(gnd),
	.combout(\Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~12 .lut_mask = 16'hD5C0;
defparam \Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N9
dffeas \nn|Probability[18][6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[18]|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[18][6] .is_wysiwyg = "true";
defparam \nn|Probability[18][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y44_N7
dffeas \nn|Probability[19][6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[19]|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[19][6] .is_wysiwyg = "true";
defparam \nn|Probability[19][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y44_N29
dffeas \nn|Probability[16][6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[16]|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[16][6] .is_wysiwyg = "true";
defparam \nn|Probability[16][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N18
fiftyfivenm_lcell_comb \nn|Probability[17][6]~feeder (
// Equation(s):
// \nn|Probability[17][6]~feeder_combout  = \nn|r0|r[17]|altsyncram_component|auto_generated|q_a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[17]|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\nn|Probability[17][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[17][6]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[17][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N19
dffeas \nn|Probability[17][6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[17][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[17][6] .is_wysiwyg = "true";
defparam \nn|Probability[17][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N28
fiftyfivenm_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (\SW[1]~input_o  & (\SW[0]~input_o )) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\nn|Probability[17][6]~q ))) # (!\SW[0]~input_o  & (\nn|Probability[16][6]~q ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\nn|Probability[16][6]~q ),
	.datad(\nn|Probability[17][6]~q ),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'hDC98;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N6
fiftyfivenm_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = (\SW[1]~input_o  & ((\Mux9~0_combout  & ((\nn|Probability[19][6]~q ))) # (!\Mux9~0_combout  & (\nn|Probability[18][6]~q )))) # (!\SW[1]~input_o  & (((\Mux9~0_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\nn|Probability[18][6]~q ),
	.datac(\nn|Probability[19][6]~q ),
	.datad(\Mux9~0_combout ),
	.cin(gnd),
	.combout(\Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~1 .lut_mask = 16'hF588;
defparam \Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N0
fiftyfivenm_lcell_comb \nn|Probability[11][6]~feeder (
// Equation(s):
// \nn|Probability[11][6]~feeder_combout  = \nn|r0|r[11]|altsyncram_component|auto_generated|q_a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[11]|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\nn|Probability[11][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[11][6]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[11][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N1
dffeas \nn|Probability[11][6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[11][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[11][6] .is_wysiwyg = "true";
defparam \nn|Probability[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N7
dffeas \nn|Probability[15][6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[15]|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[15][6] .is_wysiwyg = "true";
defparam \nn|Probability[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N10
fiftyfivenm_lcell_comb \nn|Probability[7][6]~feeder (
// Equation(s):
// \nn|Probability[7][6]~feeder_combout  = \nn|r0|r[7]|altsyncram_component|auto_generated|q_a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[7]|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\nn|Probability[7][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[7][6]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[7][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N11
dffeas \nn|Probability[7][6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[7][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[7][6] .is_wysiwyg = "true";
defparam \nn|Probability[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N29
dffeas \nn|Probability[3][6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[3]|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[3][6] .is_wysiwyg = "true";
defparam \nn|Probability[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N28
fiftyfivenm_lcell_comb \Mux9~9 (
// Equation(s):
// \Mux9~9_combout  = (\SW[2]~input_o  & ((\nn|Probability[7][6]~q ) # ((\SW[3]~input_o )))) # (!\SW[2]~input_o  & (((\nn|Probability[3][6]~q  & !\SW[3]~input_o ))))

	.dataa(\nn|Probability[7][6]~q ),
	.datab(\SW[2]~input_o ),
	.datac(\nn|Probability[3][6]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~9 .lut_mask = 16'hCCB8;
defparam \Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N6
fiftyfivenm_lcell_comb \Mux9~10 (
// Equation(s):
// \Mux9~10_combout  = (\SW[3]~input_o  & ((\Mux9~9_combout  & ((\nn|Probability[15][6]~q ))) # (!\Mux9~9_combout  & (\nn|Probability[11][6]~q )))) # (!\SW[3]~input_o  & (((\Mux9~9_combout ))))

	.dataa(\nn|Probability[11][6]~q ),
	.datab(\SW[3]~input_o ),
	.datac(\nn|Probability[15][6]~q ),
	.datad(\Mux9~9_combout ),
	.cin(gnd),
	.combout(\Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~10 .lut_mask = 16'hF388;
defparam \Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y37_N0
fiftyfivenm_ram_block \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6 .init_file = "HEX/ram_0.hex";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_h1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000064383C0706438380A89468320B0D4301B148044A020B0B044A500BE8962C17DC6DC4EF2A62E6B552DDAF1AAA8E7D94263629A484F324075E15FF16BE99FA959838EAA70D130F3C0678B15B8B603ED5C64F6156FB87CC2D3EA16F8D1C47EC2A339FF1F9B38D5912113A1CE60B70E12FCB16A834DFAB9F7E87993D0805A38CA7797D6FDCF996E2D75FD757609A4EEE556EEA4067E83BBED0BA1B035DDCA6E5DF8EC49ED;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hE10538F083FE9527EEACFA6B049FA551348F16E847E910ACF1B32DE7A73090AE03C556EC876FD7D74EE8DE9104FB4CC4682AA0971C220E09CA525B437F07C8BC72F68B5E0FB82AE9AE7E8285998AB2BC1B005D0EBF657AA4E5477C96638CBE8C0E4B2F843162BA27B8B429A785B3CCC9737A8EAC1EE9B3E2319F35C6085190E040F08AA549D2D6590ACBF9A196969D91F38A8B41812D795CB402DDB5008E894ACFE3A2B6A353693E6D34269714308A6E6A199526EAA2EF378B79E263E963C955AD6D932CCADADED799B246935C7BE3CCCECF85D6614025465CAADA947746B858D2F06BBB7D9324929176E4B3FC261E1B98F572042AD9F879033439993A96B892;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h50704857910C55D5DD0B5DD466CD6880C83C513ED8DE3CB2F7AB1F2A790D6D9AE8B88C826316A6298FF5B1684219B56C522BB103DDD6D1356F79584C156071CFC3D0E2C6C8E15D64F13D8A45524F46BFB3E905619586308AAD4A841BFFB12F7847DE25B88469FE9EB5E6A4366300E150B620F390CBCA1A7E6AA10F9AC0FFD1C6436361E3FB3DED9C2F0BB2E5C68E89E48591AC20554C0A355E45D61F0EA290AE54FA877D2A5596B2E2D941A5CE0171E61FE01BF1E225A390D80371B60005E575E4324B0E6B6D67D15BAA3937476062E68779F60372094253AEC618F0C11FFD457C5F0A6DFB8F715956CE48BAF96621BE9C815B0CE2C2293E50A78EC7C41E5031;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h860E54B4FD14E5AC081EC139A2318EAA9AA027A86AE6C37E89473C443171DE54610828BD56590822C8FECE02B4CAF88F1FE56FEE007CC26631595FF6DFBF0C11EBB177B0F21D2377C7B2889F848823044A412515E35843AD7A055A310C7210C6C3995343E19D7D9D1D234B71D7D60F3DF78CD4D51DC6028A42EF1A293428F5223EE848688A35BE8DFA8A95F6A2A710FE42B17BBD1C34D444B39D28901C2BAD34E1A2DE9161E41E63D62063815CFA696C65143E63CF5B8A8EBBD7830662F3E959559C2B2B735C228A6178F511B84C12B6A9564D8F669B358EA361FEBC9FCB4B5BC2601E036DBE7C2072ED332BD0B08072C65D4401D0FF87D2A651FBEEE0974F46;
// synopsys translate_on

// Location: FF_X52_Y37_N29
dffeas \nn|Probability[2][6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[2]|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[2][6] .is_wysiwyg = "true";
defparam \nn|Probability[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N10
fiftyfivenm_lcell_comb \nn|Probability[10][6]~feeder (
// Equation(s):
// \nn|Probability[10][6]~feeder_combout  = \nn|r0|r[10]|altsyncram_component|auto_generated|q_a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[10]|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\nn|Probability[10][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[10][6]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[10][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N11
dffeas \nn|Probability[10][6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[10][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[10][6] .is_wysiwyg = "true";
defparam \nn|Probability[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N28
fiftyfivenm_lcell_comb \Mux9~4 (
// Equation(s):
// \Mux9~4_combout  = (\SW[3]~input_o  & ((\SW[2]~input_o ) # ((\nn|Probability[10][6]~q )))) # (!\SW[3]~input_o  & (!\SW[2]~input_o  & (\nn|Probability[2][6]~q )))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\nn|Probability[2][6]~q ),
	.datad(\nn|Probability[10][6]~q ),
	.cin(gnd),
	.combout(\Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~4 .lut_mask = 16'hBA98;
defparam \Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N23
dffeas \nn|Probability[14][6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[14]|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[14][6] .is_wysiwyg = "true";
defparam \nn|Probability[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N25
dffeas \nn|Probability[6][6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[6]|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[6][6] .is_wysiwyg = "true";
defparam \nn|Probability[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N22
fiftyfivenm_lcell_comb \Mux9~5 (
// Equation(s):
// \Mux9~5_combout  = (\SW[2]~input_o  & ((\Mux9~4_combout  & (\nn|Probability[14][6]~q )) # (!\Mux9~4_combout  & ((\nn|Probability[6][6]~q ))))) # (!\SW[2]~input_o  & (\Mux9~4_combout ))

	.dataa(\SW[2]~input_o ),
	.datab(\Mux9~4_combout ),
	.datac(\nn|Probability[14][6]~q ),
	.datad(\nn|Probability[6][6]~q ),
	.cin(gnd),
	.combout(\Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~5 .lut_mask = 16'hE6C4;
defparam \Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N21
dffeas \nn|Probability[0][6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[0]|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[0][6] .is_wysiwyg = "true";
defparam \nn|Probability[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N26
fiftyfivenm_lcell_comb \nn|Probability[8][6]~feeder (
// Equation(s):
// \nn|Probability[8][6]~feeder_combout  = \nn|r0|r[8]|altsyncram_component|auto_generated|q_a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[8]|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\nn|Probability[8][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[8][6]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[8][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N27
dffeas \nn|Probability[8][6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[8][6] .is_wysiwyg = "true";
defparam \nn|Probability[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N20
fiftyfivenm_lcell_comb \Mux9~6 (
// Equation(s):
// \Mux9~6_combout  = (\SW[3]~input_o  & ((\SW[2]~input_o ) # ((\nn|Probability[8][6]~q )))) # (!\SW[3]~input_o  & (!\SW[2]~input_o  & (\nn|Probability[0][6]~q )))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\nn|Probability[0][6]~q ),
	.datad(\nn|Probability[8][6]~q ),
	.cin(gnd),
	.combout(\Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~6 .lut_mask = 16'hBA98;
defparam \Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N31
dffeas \nn|Probability[12][6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[12]|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[12][6] .is_wysiwyg = "true";
defparam \nn|Probability[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N1
dffeas \nn|Probability[4][6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[4]|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[4][6] .is_wysiwyg = "true";
defparam \nn|Probability[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N30
fiftyfivenm_lcell_comb \Mux9~7 (
// Equation(s):
// \Mux9~7_combout  = (\SW[2]~input_o  & ((\Mux9~6_combout  & (\nn|Probability[12][6]~q )) # (!\Mux9~6_combout  & ((\nn|Probability[4][6]~q ))))) # (!\SW[2]~input_o  & (\Mux9~6_combout ))

	.dataa(\SW[2]~input_o ),
	.datab(\Mux9~6_combout ),
	.datac(\nn|Probability[12][6]~q ),
	.datad(\nn|Probability[4][6]~q ),
	.cin(gnd),
	.combout(\Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~7 .lut_mask = 16'hE6C4;
defparam \Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N16
fiftyfivenm_lcell_comb \Mux9~8 (
// Equation(s):
// \Mux9~8_combout  = (\SW[0]~input_o  & (\SW[1]~input_o )) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & (\Mux9~5_combout )) # (!\SW[1]~input_o  & ((\Mux9~7_combout )))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\Mux9~5_combout ),
	.datad(\Mux9~7_combout ),
	.cin(gnd),
	.combout(\Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~8 .lut_mask = 16'hD9C8;
defparam \Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N16
fiftyfivenm_lcell_comb \nn|Probability[9][6]~feeder (
// Equation(s):
// \nn|Probability[9][6]~feeder_combout  = \nn|r0|r[9]|altsyncram_component|auto_generated|q_a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[9]|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\nn|Probability[9][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[9][6]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[9][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N17
dffeas \nn|Probability[9][6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[9][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[9][6] .is_wysiwyg = "true";
defparam \nn|Probability[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N19
dffeas \nn|Probability[5][6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[5]|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[5][6] .is_wysiwyg = "true";
defparam \nn|Probability[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N5
dffeas \nn|Probability[1][6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[1]|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[1][6] .is_wysiwyg = "true";
defparam \nn|Probability[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N4
fiftyfivenm_lcell_comb \Mux9~2 (
// Equation(s):
// \Mux9~2_combout  = (\SW[2]~input_o  & ((\nn|Probability[5][6]~q ) # ((\SW[3]~input_o )))) # (!\SW[2]~input_o  & (((\nn|Probability[1][6]~q  & !\SW[3]~input_o ))))

	.dataa(\SW[2]~input_o ),
	.datab(\nn|Probability[5][6]~q ),
	.datac(\nn|Probability[1][6]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~2 .lut_mask = 16'hAAD8;
defparam \Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N23
dffeas \nn|Probability[13][6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[13]|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[13][6] .is_wysiwyg = "true";
defparam \nn|Probability[13][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N22
fiftyfivenm_lcell_comb \Mux9~3 (
// Equation(s):
// \Mux9~3_combout  = (\Mux9~2_combout  & (((\nn|Probability[13][6]~q ) # (!\SW[3]~input_o )))) # (!\Mux9~2_combout  & (\nn|Probability[9][6]~q  & ((\SW[3]~input_o ))))

	.dataa(\nn|Probability[9][6]~q ),
	.datab(\Mux9~2_combout ),
	.datac(\nn|Probability[13][6]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~3 .lut_mask = 16'hE2CC;
defparam \Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N0
fiftyfivenm_lcell_comb \Mux9~11 (
// Equation(s):
// \Mux9~11_combout  = (\SW[0]~input_o  & ((\Mux9~8_combout  & (\Mux9~10_combout )) # (!\Mux9~8_combout  & ((\Mux9~3_combout ))))) # (!\SW[0]~input_o  & (((\Mux9~8_combout ))))

	.dataa(\Mux9~10_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\Mux9~8_combout ),
	.datad(\Mux9~3_combout ),
	.cin(gnd),
	.combout(\Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~11 .lut_mask = 16'hBCB0;
defparam \Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N16
fiftyfivenm_lcell_comb \Mux9~12 (
// Equation(s):
// \Mux9~12_combout  = (\SW[4]~input_o  & (\Mux0~0_combout  & (\Mux9~1_combout ))) # (!\SW[4]~input_o  & ((\Mux9~11_combout ) # ((\Mux0~0_combout  & \Mux9~1_combout ))))

	.dataa(\SW[4]~input_o ),
	.datab(\Mux0~0_combout ),
	.datac(\Mux9~1_combout ),
	.datad(\Mux9~11_combout ),
	.cin(gnd),
	.combout(\Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~12 .lut_mask = 16'hD5C0;
defparam \Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N4
fiftyfivenm_lcell_comb \hex_display[1]|WideOr6~0 (
// Equation(s):
// \hex_display[1]|WideOr6~0_combout  = (\Mux8~12_combout  & (\Mux11~12_combout  & (\Mux10~12_combout  $ (\Mux9~12_combout )))) # (!\Mux8~12_combout  & (!\Mux10~12_combout  & (\Mux11~12_combout  $ (\Mux9~12_combout ))))

	.dataa(\Mux10~12_combout ),
	.datab(\Mux11~12_combout ),
	.datac(\Mux8~12_combout ),
	.datad(\Mux9~12_combout ),
	.cin(gnd),
	.combout(\hex_display[1]|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_display[1]|WideOr6~0 .lut_mask = 16'h4184;
defparam \hex_display[1]|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N6
fiftyfivenm_lcell_comb \hex_display[1]|WideOr5~0 (
// Equation(s):
// \hex_display[1]|WideOr5~0_combout  = (\Mux10~12_combout  & ((\Mux11~12_combout  & (\Mux8~12_combout )) # (!\Mux11~12_combout  & ((\Mux9~12_combout ))))) # (!\Mux10~12_combout  & (\Mux9~12_combout  & (\Mux11~12_combout  $ (\Mux8~12_combout ))))

	.dataa(\Mux10~12_combout ),
	.datab(\Mux11~12_combout ),
	.datac(\Mux8~12_combout ),
	.datad(\Mux9~12_combout ),
	.cin(gnd),
	.combout(\hex_display[1]|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_display[1]|WideOr5~0 .lut_mask = 16'hB680;
defparam \hex_display[1]|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N0
fiftyfivenm_lcell_comb \hex_display[1]|WideOr4~0 (
// Equation(s):
// \hex_display[1]|WideOr4~0_combout  = (\Mux8~12_combout  & (\Mux9~12_combout  & ((\Mux10~12_combout ) # (!\Mux11~12_combout )))) # (!\Mux8~12_combout  & (\Mux10~12_combout  & (!\Mux11~12_combout  & !\Mux9~12_combout )))

	.dataa(\Mux10~12_combout ),
	.datab(\Mux11~12_combout ),
	.datac(\Mux8~12_combout ),
	.datad(\Mux9~12_combout ),
	.cin(gnd),
	.combout(\hex_display[1]|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_display[1]|WideOr4~0 .lut_mask = 16'hB002;
defparam \hex_display[1]|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N10
fiftyfivenm_lcell_comb \hex_display[1]|WideOr3~0 (
// Equation(s):
// \hex_display[1]|WideOr3~0_combout  = (\Mux10~12_combout  & ((\Mux11~12_combout  & ((\Mux9~12_combout ))) # (!\Mux11~12_combout  & (\Mux8~12_combout  & !\Mux9~12_combout )))) # (!\Mux10~12_combout  & (!\Mux8~12_combout  & (\Mux11~12_combout  $ 
// (\Mux9~12_combout ))))

	.dataa(\Mux10~12_combout ),
	.datab(\Mux11~12_combout ),
	.datac(\Mux8~12_combout ),
	.datad(\Mux9~12_combout ),
	.cin(gnd),
	.combout(\hex_display[1]|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_display[1]|WideOr3~0 .lut_mask = 16'h8924;
defparam \hex_display[1]|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N20
fiftyfivenm_lcell_comb \hex_display[1]|WideOr2~0 (
// Equation(s):
// \hex_display[1]|WideOr2~0_combout  = (\Mux10~12_combout  & (\Mux11~12_combout  & (!\Mux8~12_combout ))) # (!\Mux10~12_combout  & ((\Mux9~12_combout  & ((!\Mux8~12_combout ))) # (!\Mux9~12_combout  & (\Mux11~12_combout ))))

	.dataa(\Mux10~12_combout ),
	.datab(\Mux11~12_combout ),
	.datac(\Mux8~12_combout ),
	.datad(\Mux9~12_combout ),
	.cin(gnd),
	.combout(\hex_display[1]|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_display[1]|WideOr2~0 .lut_mask = 16'h0D4C;
defparam \hex_display[1]|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N22
fiftyfivenm_lcell_comb \hex_display[1]|WideOr1~0 (
// Equation(s):
// \hex_display[1]|WideOr1~0_combout  = (\Mux10~12_combout  & (!\Mux8~12_combout  & ((\Mux11~12_combout ) # (!\Mux9~12_combout )))) # (!\Mux10~12_combout  & (\Mux11~12_combout  & (\Mux8~12_combout  $ (!\Mux9~12_combout ))))

	.dataa(\Mux10~12_combout ),
	.datab(\Mux11~12_combout ),
	.datac(\Mux8~12_combout ),
	.datad(\Mux9~12_combout ),
	.cin(gnd),
	.combout(\hex_display[1]|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_display[1]|WideOr1~0 .lut_mask = 16'h480E;
defparam \hex_display[1]|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N8
fiftyfivenm_lcell_comb \hex_display[1]|WideOr0~0 (
// Equation(s):
// \hex_display[1]|WideOr0~0_combout  = (\Mux11~12_combout  & ((\Mux8~12_combout ) # (\Mux10~12_combout  $ (\Mux9~12_combout )))) # (!\Mux11~12_combout  & ((\Mux10~12_combout ) # (\Mux8~12_combout  $ (\Mux9~12_combout ))))

	.dataa(\Mux10~12_combout ),
	.datab(\Mux11~12_combout ),
	.datac(\Mux8~12_combout ),
	.datad(\Mux9~12_combout ),
	.cin(gnd),
	.combout(\hex_display[1]|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_display[1]|WideOr0~0 .lut_mask = 16'hE7FA;
defparam \hex_display[1]|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y32_N0
fiftyfivenm_ram_block \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9 .init_file = "HEX/ram_6.hex";
defparam \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[6]|altsyncram:altsyncram_component|altsyncram_n1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000301006050080806070100C08020100802050201C0C0001FE723FEA132B8DD787428093A625F7CE413E8FB40CD91A2883A5980ADBBF5590A233A50C88509A7FE9540AA824E263DDAFC5CF7AB007667AD37BBE2473A46B82148821B1B2585A8F572641EFB293A9273D630A71B7D408F3BE4B295552555EF1A7728876974C91D719214E2473982AEAAD08BF688197AB5E75EDDB465AC0485C57F64ED4AB7CCA32DDAF2;
defparam \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'hE8F0CFD45CA117736597D0275EA8FEC10DF2463767CB181D62B2306EEC1B72F6AAAC9BB4AB95E52E35D4FE29B7ABD084F2CA787072F159E145A770A6F350E2A07BE89B69E1C01EE8E896622EFAC0AE8346FE853744CE20553DA1B2601120B61E56AE0CE870A33EE3BB487B127B1B4CEA0F82FE4CBB21439092F32C19F68B372FA02D333C008A8101D2179105365050363B141D001CE9C20838302F3E4486AE65ABE26BE16945D23217787229E860D7A88E7E3A4CB31DE09970C09D57CC1ACA4D39CD30F538C3F7FCAE71A8844511B726174D439D0B8DBD14801D39768AD372572273CD52E53C896180465B83434FBD2ED1968CA5F86F6ECEC6C986B425320A61;
defparam \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h87DC839BE69BFFE131C58B15F543352FB6C7587B909688DE9939584CFAC1D5B23E7B56304BCD9E3E30424EE99DD1D5F87F372C09E7EB01B4B00F70254E3E13F85D4A00D3682118F2900B5E3A7A0954F0E3C9D47B527A94AE49138704A82362EED6A405A0AFD066D9BE02E1EE28C4F6B5F837077578D9423B2359D5C8488B22CB61FB24E489732F823FEC76DF16AB8A7B50B57802E2DB0BA38BAE8A1E0B976D0A9B29A77E0D3374FFBC73018B7993F36CB6EFA33B882BF52C381917651EB6DB7EBB0D612B9315F9022B862CA8FEA7EE772A3E40900BA44E0E6F9EBAC90C0782F31FD6ABB5EBA62817F56B8E2BD5D0168AFF6AC74746F70BA1201ABCBE25C19386;
defparam \nn|r0|r[6]|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h93AFDFCA6B101D92D0A33704BFBEDEB75AAF47D6C9541201B2C593AB8C5DDBB7BBCF736933ED31CBF65078D21B655083E3340446CC288E52CA233E61DA7065DCB54EDD74C4632D2EA3D884474161CF848B8B8DC23922626240860B001563F6F6B37A6168515ADA7978D9BB9C78664BACAC47D2574A6C33113272285305A3536969C46637419F60EABD40AF98F586EE979C1EA3A6714B5B399DF37564DA21E0B440454279A1B0C58DFE51EEA46494164B61176867DDDECA011F194700FDE3784531AF621E5ED509E7B173565D333F598734B07494326A8ADFF33203154D0CD132C3A11BD985C0B41FDA23D0B1CD9C12A6D3ABC001FF5FF7E93BD51BB7AFA6ADAC;
// synopsys translate_on

// Location: FF_X54_Y32_N29
dffeas \nn|Probability[16][9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[16]|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[16][9] .is_wysiwyg = "true";
defparam \nn|Probability[16][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N2
fiftyfivenm_lcell_comb \nn|Probability[18][9]~feeder (
// Equation(s):
// \nn|Probability[18][9]~feeder_combout  = \nn|r0|r[18]|altsyncram_component|auto_generated|q_a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[18]|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\nn|Probability[18][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[18][9]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[18][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N3
dffeas \nn|Probability[18][9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[18][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[18][9] .is_wysiwyg = "true";
defparam \nn|Probability[18][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N28
fiftyfivenm_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\SW[0]~input_o  & (\SW[1]~input_o )) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\nn|Probability[18][9]~q ))) # (!\SW[1]~input_o  & (\nn|Probability[16][9]~q ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[16][9]~q ),
	.datad(\nn|Probability[18][9]~q ),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'hDC98;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N15
dffeas \nn|Probability[19][9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[19]|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[19][9] .is_wysiwyg = "true";
defparam \nn|Probability[19][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N0
fiftyfivenm_lcell_comb \nn|Probability[17][9]~feeder (
// Equation(s):
// \nn|Probability[17][9]~feeder_combout  = \nn|r0|r[17]|altsyncram_component|auto_generated|q_a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[17]|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\nn|Probability[17][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[17][9]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[17][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N1
dffeas \nn|Probability[17][9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[17][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[17][9] .is_wysiwyg = "true";
defparam \nn|Probability[17][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N14
fiftyfivenm_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (\SW[0]~input_o  & ((\Mux6~0_combout  & (\nn|Probability[19][9]~q )) # (!\Mux6~0_combout  & ((\nn|Probability[17][9]~q ))))) # (!\SW[0]~input_o  & (\Mux6~0_combout ))

	.dataa(\SW[0]~input_o ),
	.datab(\Mux6~0_combout ),
	.datac(\nn|Probability[19][9]~q ),
	.datad(\nn|Probability[17][9]~q ),
	.cin(gnd),
	.combout(\Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = 16'hE6C4;
defparam \Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N9
dffeas \nn|Probability[10][9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[10]|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[10][9] .is_wysiwyg = "true";
defparam \nn|Probability[10][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N19
dffeas \nn|Probability[8][9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[8]|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[8][9] .is_wysiwyg = "true";
defparam \nn|Probability[8][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N18
fiftyfivenm_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = (\SW[0]~input_o  & (((\SW[1]~input_o )))) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & (\nn|Probability[10][9]~q )) # (!\SW[1]~input_o  & ((\nn|Probability[8][9]~q )))))

	.dataa(\SW[0]~input_o ),
	.datab(\nn|Probability[10][9]~q ),
	.datac(\nn|Probability[8][9]~q ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~2 .lut_mask = 16'hEE50;
defparam \Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N5
dffeas \nn|Probability[11][9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[11]|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[11][9] .is_wysiwyg = "true";
defparam \nn|Probability[11][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
fiftyfivenm_lcell_comb \nn|Probability[9][9]~feeder (
// Equation(s):
// \nn|Probability[9][9]~feeder_combout  = \nn|r0|r[9]|altsyncram_component|auto_generated|q_a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[9]|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\nn|Probability[9][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[9][9]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[9][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N9
dffeas \nn|Probability[9][9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[9][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[9][9] .is_wysiwyg = "true";
defparam \nn|Probability[9][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N4
fiftyfivenm_lcell_comb \Mux6~3 (
// Equation(s):
// \Mux6~3_combout  = (\SW[0]~input_o  & ((\Mux6~2_combout  & (\nn|Probability[11][9]~q )) # (!\Mux6~2_combout  & ((\nn|Probability[9][9]~q ))))) # (!\SW[0]~input_o  & (\Mux6~2_combout ))

	.dataa(\SW[0]~input_o ),
	.datab(\Mux6~2_combout ),
	.datac(\nn|Probability[11][9]~q ),
	.datad(\nn|Probability[9][9]~q ),
	.cin(gnd),
	.combout(\Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~3 .lut_mask = 16'hE6C4;
defparam \Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y35_N0
fiftyfivenm_ram_block \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9 .init_file = "HEX/ram_0.hex";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_h1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000621316904C23A3E8A06262051EC3A201C8E0D25C0E0E01C4935CB2E923A99E2E282945A2A77211714CE40C35547236AFEB8C57C63EA5A8F198DA193F25611B133C841666790CA823021214DAAFFD89E841234FEF80F29B9FC7BA9420336799A7F2C9834D7D4C1D02784EBA64712118CC3207B7D84C751CE7206F5003CFEC7A8934B027CAFC497E443E1D6F6321E15357733CF38A8E0739B47256486B843BDD7D464BE;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'hB6A4C7FE53793CC3B63A3CD8AE461758CF340CEDA9A368DF9A5753FE375C911F182FC277B2D16592338E0681E2B160909437DAD56B8A538C14648BAC648F14C03F63CA7B152AC9CED59F1A5DCEBF2551CE15847A0B3AAF8748D1F32F48A04BFDAC7DF8E5922C6151467F2FD8965D99E16709E891AE6B609EE6EDD1615E34FB9254292AB6AF4C3F2B91ACBD449F0DF70C87DE3C64106BBA6A1980F74A4A6BF3A1705F0A8016E0CC92111659D426F20296865F6E4BAF4670642E399833697B1FDAA403157EE2795804F7A31AD662E24D2AE52DB13277FE9E215837D69D5E57A7282C621BDCB834411C96707CF343485ADEA4AE4ED089BBF1FD12028F0D48B1953A;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'hF5066EF4DDE07915F9C0980CC50BB53CA58A2D7473B0CAA35A62E9C70A2097D40726601B2E2F86805DC32D9C9D8AFC19C354C6E875D1ECF26B853A1D48319BFDDE7AE2057DD26507CD8FD86718F667B6E287DA0A006F860C7EB6FB906FE15D11C879A1F5660109DF4263FEE826CA5BD3B2958EE51496181AC6FAE705905668A051822EE3D846B51E7420612AB61DD72774E21BD7E6918EB655836ACE7191614B302E6ADD9951B6F9EA6B7EFE32856278E940392AABA67ED46F787280DFD1A55224C1A387F121D2607B4312A5D0127BDFBC0EEA2E7D6FF47DE3E4E17BAB0B6DECDE0F6DD3A5DEDDB91B0642E7F5A800A6C45D9E89131A1F4C928151C581FC08C9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hA4E5BB942AD726605A9EA41C0FC853730AE2791763A2E048A9866CE4684869997283FACD30F7E2F53E2FD724B2651B03D4A1EDF78374968A2C5926BAE60F0DE91B1B0A63D2ECAAFB4FACD403A89F22B78B0C4F0D5C080629772671983DDA3793EE6B8F61FAB9A3E0E211EB419D4ED758C82209450812664F728D9B203047D2723AD62A23A15F52B8C94E17A51D0BA5DF6CF9C04BB0E24F7CFDCCE2B5D594D0557A46868D7AAEF8C1F7622B4ABD05138D92958F8DBE255185703F01DD2B317959E61D945B9FF5C53D9431EFA23C0BAD7A8EFA681F0702B2C84782326915A4B2EB186A970E653C9BE380089E043D8D1E94723B35793443DD071155A264DECAAD80;
// synopsys translate_on

// Location: FF_X69_Y35_N27
dffeas \nn|Probability[2][9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[2]|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[2][9] .is_wysiwyg = "true";
defparam \nn|Probability[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N29
dffeas \nn|Probability[0][9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[0]|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[0][9] .is_wysiwyg = "true";
defparam \nn|Probability[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N28
fiftyfivenm_lcell_comb \Mux6~6 (
// Equation(s):
// \Mux6~6_combout  = (\SW[1]~input_o  & ((\nn|Probability[2][9]~q ) # ((\SW[0]~input_o )))) # (!\SW[1]~input_o  & (((\nn|Probability[0][9]~q  & !\SW[0]~input_o ))))

	.dataa(\nn|Probability[2][9]~q ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[0][9]~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~6 .lut_mask = 16'hCCB8;
defparam \Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N15
dffeas \nn|Probability[3][9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[3]|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[3][9] .is_wysiwyg = "true";
defparam \nn|Probability[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N1
dffeas \nn|Probability[1][9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[1]|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[1][9] .is_wysiwyg = "true";
defparam \nn|Probability[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N14
fiftyfivenm_lcell_comb \Mux6~7 (
// Equation(s):
// \Mux6~7_combout  = (\SW[0]~input_o  & ((\Mux6~6_combout  & (\nn|Probability[3][9]~q )) # (!\Mux6~6_combout  & ((\nn|Probability[1][9]~q ))))) # (!\SW[0]~input_o  & (\Mux6~6_combout ))

	.dataa(\SW[0]~input_o ),
	.datab(\Mux6~6_combout ),
	.datac(\nn|Probability[3][9]~q ),
	.datad(\nn|Probability[1][9]~q ),
	.cin(gnd),
	.combout(\Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~7 .lut_mask = 16'hE6C4;
defparam \Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N2
fiftyfivenm_lcell_comb \nn|Probability[5][9]~feeder (
// Equation(s):
// \nn|Probability[5][9]~feeder_combout  = \nn|r0|r[5]|altsyncram_component|auto_generated|q_a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[5]|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\nn|Probability[5][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[5][9]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[5][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N3
dffeas \nn|Probability[5][9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[5][9] .is_wysiwyg = "true";
defparam \nn|Probability[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N13
dffeas \nn|Probability[4][9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[4]|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[4][9] .is_wysiwyg = "true";
defparam \nn|Probability[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N12
fiftyfivenm_lcell_comb \Mux6~4 (
// Equation(s):
// \Mux6~4_combout  = (\SW[0]~input_o  & ((\nn|Probability[5][9]~q ) # ((\SW[1]~input_o )))) # (!\SW[0]~input_o  & (((\nn|Probability[4][9]~q  & !\SW[1]~input_o ))))

	.dataa(\SW[0]~input_o ),
	.datab(\nn|Probability[5][9]~q ),
	.datac(\nn|Probability[4][9]~q ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~4 .lut_mask = 16'hAAD8;
defparam \Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N7
dffeas \nn|Probability[7][9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[7]|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[7][9] .is_wysiwyg = "true";
defparam \nn|Probability[7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N24
fiftyfivenm_lcell_comb \nn|Probability[6][9]~feeder (
// Equation(s):
// \nn|Probability[6][9]~feeder_combout  = \nn|r0|r[6]|altsyncram_component|auto_generated|q_a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[6]|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\nn|Probability[6][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[6][9]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[6][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N25
dffeas \nn|Probability[6][9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[6][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[6][9] .is_wysiwyg = "true";
defparam \nn|Probability[6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N6
fiftyfivenm_lcell_comb \Mux6~5 (
// Equation(s):
// \Mux6~5_combout  = (\Mux6~4_combout  & (((\nn|Probability[7][9]~q )) # (!\SW[1]~input_o ))) # (!\Mux6~4_combout  & (\SW[1]~input_o  & ((\nn|Probability[6][9]~q ))))

	.dataa(\Mux6~4_combout ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[7][9]~q ),
	.datad(\nn|Probability[6][9]~q ),
	.cin(gnd),
	.combout(\Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~5 .lut_mask = 16'hE6A2;
defparam \Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N8
fiftyfivenm_lcell_comb \Mux6~8 (
// Equation(s):
// \Mux6~8_combout  = (\SW[2]~input_o  & (((\SW[3]~input_o ) # (\Mux6~5_combout )))) # (!\SW[2]~input_o  & (\Mux6~7_combout  & (!\SW[3]~input_o )))

	.dataa(\SW[2]~input_o ),
	.datab(\Mux6~7_combout ),
	.datac(\SW[3]~input_o ),
	.datad(\Mux6~5_combout ),
	.cin(gnd),
	.combout(\Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~8 .lut_mask = 16'hAEA4;
defparam \Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N4
fiftyfivenm_lcell_comb \nn|Probability[13][9]~feeder (
// Equation(s):
// \nn|Probability[13][9]~feeder_combout  = \nn|r0|r[13]|altsyncram_component|auto_generated|q_a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[13]|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\nn|Probability[13][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[13][9]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[13][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N5
dffeas \nn|Probability[13][9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[13][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[13][9] .is_wysiwyg = "true";
defparam \nn|Probability[13][9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y32_N0
fiftyfivenm_ram_block \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10 .init_file = "HEX/ram_1.hex";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component|altsyncram_i1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 10;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 9;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 9;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 1023;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 10;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 9;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060280C02030200C0C02030140E00000080C0603008060700EDFFDEB0A903EB497F6988E45F378A955C6A009FE32C728C71A4954859AEF118EE31ED8D04139A5EB1103AAB2160E39D1ED7C740BB2260D9C2EBAEAC43A66B92D7B158A63C7B3B3F8FC083F7BC7BED17A5678971274C4CC5B66BADD7FA7D2EBACE35B37B5882D9CC38C1259EC883E7CBB5E88F738115287FE575AF7E6DDE6A37526FAB44F375069A0CCFF;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h898602E44DB2BFE15F97CEE57FBE3EBDAE0E8144A11B32E0FED62F6411C45B90E3390F65D4EE0B0F2544D60337A30E84B1C860A0D47A4FB01DEFC0BB449D32566F3B178DC61EECCAE590680ED2D88025353BB8FBAEF35C247498D93E700FA33C87E8A5B13B46684323686700719EA42251817BC50852EE4D79028B6BC30F6614EED2BB98E095BA20D6D5B08590A06A7D47E5022E7E50CA82EC17A9A9D5D199420A0675D2495642739B4E682EA3041A87BDF387CE37B5722A5694FB5E8A99FE82AC422E8473F0627C2E0080A88A35584E79BE4F29CC979692AD8BBFC5CEE94B1894C31EB9102E092D0649544C4EBE33559C299F785D33270E3CB05ECB339F97FC;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hE8C4FDC0DD8AFF625195D379E4199D43DB3294B5CAFAACCF1F4E2054FE14E032C8D7D404FB85E62A384D4EA376AB5C636B71548C7DBD1662BCBE815C41D13911DD5240D12DA11ABB800F70D7222E1C4B3A10BC215D0DB992E5329E95546DFFBAC5A20400679152CABC43ECD41077A519C77AA67C5B820CF4BA7D856A5EA34910399D3FE08F23AE12614CF438CCC5F6A9163A7D3E45B339F485DDA6974E7FDACA990CB73E49016D69942BCD5B796F4BBF43C0827AA81E5E1ADC5087C41023C14C2064492590155254A5217407EA54B8182295B8661A3528279EB1EFA0BBE8847D3D566BE5DFED89F67188D9EF35A4092131457C0FF3DDDE470E0D998B03D547B2;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hF0AFDB992A98E3B1A729AD5AD789678EAF5B94140C1AB17381445D9C4E0E09B52B0F3F0D356E9DAF3397E374FE1DE6355FCC21EC8EDFE557C104091F856CF5D1BDCE7ED4D420A3E9ECB99F9F6003FD8104EBE7BD11AB261B4787D81C0BAE17D6F37E4771D8DFDC5F27CAE7A4050706C2EB2F922F743759E6C905024361A74B6CEF82063789B97FFD9F8F81E698E9A0A159BCB58DC492998D6FCB7E640A2140EC78716271A1B3D50DBE77DFAF61483679FB5BAA77F6DFDAEF5B394F68FBF951C1912FC2DE7AD719EEB73977DD337FCFDE3CBC71B5922BC6FAF29683552CAC115AD3A01A4B0521DC4FE223C6ACCBFF338653AB7608F65FF6A90B1D53B7BEAA29A5;
// synopsys translate_on

// Location: FF_X69_Y35_N31
dffeas \nn|Probability[12][9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[12]|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[12][9] .is_wysiwyg = "true";
defparam \nn|Probability[12][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N30
fiftyfivenm_lcell_comb \Mux6~9 (
// Equation(s):
// \Mux6~9_combout  = (\SW[0]~input_o  & ((\nn|Probability[13][9]~q ) # ((\SW[1]~input_o )))) # (!\SW[0]~input_o  & (((\nn|Probability[12][9]~q  & !\SW[1]~input_o ))))

	.dataa(\SW[0]~input_o ),
	.datab(\nn|Probability[13][9]~q ),
	.datac(\nn|Probability[12][9]~q ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~9 .lut_mask = 16'hAAD8;
defparam \Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N17
dffeas \nn|Probability[15][9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[15]|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[15][9] .is_wysiwyg = "true";
defparam \nn|Probability[15][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N10
fiftyfivenm_lcell_comb \nn|Probability[14][9]~feeder (
// Equation(s):
// \nn|Probability[14][9]~feeder_combout  = \nn|r0|r[14]|altsyncram_component|auto_generated|q_a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[14]|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\nn|Probability[14][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[14][9]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[14][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N11
dffeas \nn|Probability[14][9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[14][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[14][9] .is_wysiwyg = "true";
defparam \nn|Probability[14][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N16
fiftyfivenm_lcell_comb \Mux6~10 (
// Equation(s):
// \Mux6~10_combout  = (\Mux6~9_combout  & (((\nn|Probability[15][9]~q )) # (!\SW[1]~input_o ))) # (!\Mux6~9_combout  & (\SW[1]~input_o  & ((\nn|Probability[14][9]~q ))))

	.dataa(\Mux6~9_combout ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[15][9]~q ),
	.datad(\nn|Probability[14][9]~q ),
	.cin(gnd),
	.combout(\Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~10 .lut_mask = 16'hE6A2;
defparam \Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N18
fiftyfivenm_lcell_comb \Mux6~11 (
// Equation(s):
// \Mux6~11_combout  = (\SW[3]~input_o  & ((\Mux6~8_combout  & ((\Mux6~10_combout ))) # (!\Mux6~8_combout  & (\Mux6~3_combout )))) # (!\SW[3]~input_o  & (((\Mux6~8_combout ))))

	.dataa(\Mux6~3_combout ),
	.datab(\SW[3]~input_o ),
	.datac(\Mux6~8_combout ),
	.datad(\Mux6~10_combout ),
	.cin(gnd),
	.combout(\Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~11 .lut_mask = 16'hF838;
defparam \Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N10
fiftyfivenm_lcell_comb \Mux6~12 (
// Equation(s):
// \Mux6~12_combout  = (\Mux6~1_combout  & ((\Mux0~0_combout ) # ((\Mux6~11_combout  & !\SW[4]~input_o )))) # (!\Mux6~1_combout  & (\Mux6~11_combout  & (!\SW[4]~input_o )))

	.dataa(\Mux6~1_combout ),
	.datab(\Mux6~11_combout ),
	.datac(\SW[4]~input_o ),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~12 .lut_mask = 16'hAE0C;
defparam \Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y50_N0
fiftyfivenm_ram_block \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11 .init_file = "HEX/ram_0.hex";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_h1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 1023;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020180C020200808000300000020301800020200000059321AF1039C2CF4777FE7E3A32BE82F369C6A1E1AFC1CDB83D08AA4BCE73C94741F7387E2993D6360B01B5D17118126E349E0A854D1519C2121EF5B20D677096BF0C86131040600019080632038D8081713F46083AC206C5F3456AB250AE5727910C0300898100A8550A8100A4422C162B04CBC012A045FF6AADEB23DAE572B91CAC53229100445329245;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'hA8D67934B6DAAF8AF0947C237C3134CDA170B07F27D3D5F87F0D668041281056FAFDD6E3118955FDABA61029C52660241B0984C7DBEEDFBEF3798CC6331139B5DADB6F3698A46E1F2E8247F3D5A4A361B198FC6C3ACA636BBDDDC0E660329F6FBE976B75A846631AFAF3483FA4FC2711592DB69198EE5B7B10D9CE077B95B0EB77B31D8884663100A5AA82AD24C2232D98BA593C564E772BEDC94F36988FDDF7FBF9E8A84423511C0A1B3D094C20331DAB159AC5C0C52A9A247EA9AC846D973C9E8FE694463311E975074584D24BA550B47A25C974B3C86E23C390806644B64BECDE69C6A13008481272BC6D76F311EB2512494F462892F075126FD5E8D76134;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'hCAE75C4E3443D41883AD9ADF601008025321C4D603F4EB49CC76075A864313848251A0A6592F5101BE587D1A150F82233385C57836E03375E0A998CA4E251ACB61F2A6816B03D15DC33AD3E99CC47279BD9A219926A7058264F8DA4F63C94CA63F1BAA029C4B2EB98A072F19DCE6B31399149BD4F3AD3A347F29FE53209C0B41AD89DF027C1F7250E86211896AB402011A0FDED54E91A64195CA4582D17AB47BD168797108D37778930B8A04002038546877B8F132D613E1E86872331D9AAA140206413A892B90C431F97C2830192814987A7D6AB94C1C9ADF8E8729914A29C0E872BFDE6FB81C823516C0D138C8A4490D15F7F7D0BCDBE4F06C329B55A81D0E;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h854CD6CAD180CC6749348C13D4E83A1BC45A1528A8C5064F06D268041A8543AA1919F8896F4CC7671EA87C66B357D2D277BB190E37D6B4D80C0A8150E8542EC9F876E42FA10C7E1F0F87E9F3B5DBA9570F6FD7DAF5B6D329B462B55A8D44BFB77AB21BC2F0F7E1F078BCBC0AA1586C32783C1A8F0BA1D2AD562B569A6D8AB7697C1C343F4CDBBFFCDA6E3F1B4984C44621918874281CEEEBAEBFC928598884C3F2A30797129CAAAF72FF2D9B4C6CB74B9D9FD367FACEEC7BD84A9AC76FF2B2118EFB945156F8937DACC33FA83A5E4EFDDFFB8AAF121F37A7A4C81FA5E3A30BB6354CE45F2D89E3DF410E296C78F39CB0DCFB787BACE7B94E1A6BBDE539515A60;
// synopsys translate_on

// Location: FF_X54_Y49_N31
dffeas \nn|Probability[14][11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[14]|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[14][11] .is_wysiwyg = "true";
defparam \nn|Probability[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N1
dffeas \nn|Probability[12][11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[12]|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[12][11] .is_wysiwyg = "true";
defparam \nn|Probability[12][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N0
fiftyfivenm_lcell_comb \Mux4~9 (
// Equation(s):
// \Mux4~9_combout  = (\SW[0]~input_o  & (((\SW[1]~input_o )))) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & (\nn|Probability[14][11]~q )) # (!\SW[1]~input_o  & ((\nn|Probability[12][11]~q )))))

	.dataa(\nn|Probability[14][11]~q ),
	.datab(\SW[0]~input_o ),
	.datac(\nn|Probability[12][11]~q ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~9 .lut_mask = 16'hEE30;
defparam \Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N27
dffeas \nn|Probability[15][11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[15]|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[15][11] .is_wysiwyg = "true";
defparam \nn|Probability[15][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N28
fiftyfivenm_lcell_comb \nn|Probability[13][11]~feeder (
// Equation(s):
// \nn|Probability[13][11]~feeder_combout  = \nn|r0|r[13]|altsyncram_component|auto_generated|q_a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[13]|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\nn|Probability[13][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[13][11]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[13][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N29
dffeas \nn|Probability[13][11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[13][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[13][11] .is_wysiwyg = "true";
defparam \nn|Probability[13][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N26
fiftyfivenm_lcell_comb \Mux4~10 (
// Equation(s):
// \Mux4~10_combout  = (\SW[0]~input_o  & ((\Mux4~9_combout  & (\nn|Probability[15][11]~q )) # (!\Mux4~9_combout  & ((\nn|Probability[13][11]~q ))))) # (!\SW[0]~input_o  & (\Mux4~9_combout ))

	.dataa(\SW[0]~input_o ),
	.datab(\Mux4~9_combout ),
	.datac(\nn|Probability[15][11]~q ),
	.datad(\nn|Probability[13][11]~q ),
	.cin(gnd),
	.combout(\Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~10 .lut_mask = 16'hE6C4;
defparam \Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y49_N0
fiftyfivenm_ram_block \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11 .init_file = "HEX/ram_1.hex";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component|altsyncram_i1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 10;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 9;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 1023;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 10;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 9;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000037191E8A4152C8D8605C249E4C208189201E510D14C28280BD2ED23D1F4C6B4E153BAE64DC30DA85C228ECEAE31B5CEE03CD88A2AFBB499C857384DCD430846DE65319E970423789A1C14E72D1777674C168F6A3F1640BEA74BEEF6733D9F8FE7B3FDDCFE7B33886FD031A1BBCD88C731E0BB97DEEDF7EF3E994AEFB79BAEBDBBD96C6373B3F9FCEE70DBBA85177DB427CE60DCF7F133D3E8F477FAF558B44A908189;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h74BA1BDD4CA61373C5B7D81F6EB3F5D44EB50BA5D6E9D4BD5BD5FB9FC465E2A04B8FD399C96031302CD37B60769B50888266221C2C96C2F951C1E060A8142F854AC4E2593E870988286E6E14FB93A9010443A1B2B8CF7D9D8F8D351B880B7DD9C8D6130BC8F01864B54DB3F2090AA00804023351F2ABD7ADFAAF5F58F80FC3F9EDD1E3CD0F41A0C9EA47BF12124506844623751D2A940E9E78F5FA2EF2DB39B535BA78FE781B5A3516B8B269F0100A9E743F50068A4965C9137B6F0F2FA0C040163381838180E766DA5DA49B0797C9E75FE0506BE7DDF7A02B84B22B3D9D67E5D17098F9142E85A640E231F2F576BB5DFD2F9F1B2948885507B68721B49CD10F;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h37A98DC144FA4F651DA0963A54228885518C6711F28F1363A4DD685EADE8B2D368B72E44438B0D7D326106E5311A82F54684A33F25D06FB7EF1F960F95EB0FD6B3FCE293F06910D29A17C64A04082CDF8B5F32B9B86BFEFEE5BFDCBFDFB9BB68DD1F29BEAD50A779E9B355BE94629DF6D95F0BD110F099EEE62B8F0F276513A773F99D30E913BB872F3FD3E97599BBEDC4C373B7E278E1297C3BC6ED945972B21B1DB9768EA15537FAF0A0546215333BDE3F36AEA42F4FD5DB4EB6FCACED5E2731CCC0B7DB09DF35BF54EB492F1B9FA3EADBCFF4E7B84EB359AD96CA47A578361DEFBEA6F9F5FB5265C3B01E8B189DFAAC08E221FC748B659A6132973A844761;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'hD2AF7FAA5F1F3DAA9E33117AAC902042A85DE7F093599659AB52ABF3E8F43695B8C5B46A14BEF8BF577B6E924902BC12D84E360B0089456A815E3B3D87C32450758AE5D8D52F3679198ED33D5A2510994F8E99CEA47A2F5FAF47A1D8553B5CEDB978E2B871FB7FB3D9EC7C1C6C577A160955FB7B3DDAFDDAF558A4580620FAB999B85C2148DFBEAF1F8B474071708A044231D4F85C2B14AD5E2B97B4FA03F4BDDC24430959D0E590FDFC5FAC15424162F158AD562F17CA4508AD48843EA3980D41134612DFB469D7695B6EC93A3ADA2E0CFA3586296C8C5F31C63B154322D93483208BC19946ED9DC82355215DE40626D92C1028CF07DFD32CD0BA352FA6D1C1;
// synopsys translate_on

// Location: FF_X52_Y49_N11
dffeas \nn|Probability[8][11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[8]|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[8][11] .is_wysiwyg = "true";
defparam \nn|Probability[8][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N16
fiftyfivenm_lcell_comb \nn|Probability[9][11]~feeder (
// Equation(s):
// \nn|Probability[9][11]~feeder_combout  = \nn|r0|r[9]|altsyncram_component|auto_generated|q_a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[9]|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\nn|Probability[9][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[9][11]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[9][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N17
dffeas \nn|Probability[9][11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[9][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[9][11] .is_wysiwyg = "true";
defparam \nn|Probability[9][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N10
fiftyfivenm_lcell_comb \Mux4~4 (
// Equation(s):
// \Mux4~4_combout  = (\SW[0]~input_o  & ((\SW[1]~input_o ) # ((\nn|Probability[9][11]~q )))) # (!\SW[0]~input_o  & (!\SW[1]~input_o  & (\nn|Probability[8][11]~q )))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[8][11]~q ),
	.datad(\nn|Probability[9][11]~q ),
	.cin(gnd),
	.combout(\Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~4 .lut_mask = 16'hBA98;
defparam \Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N29
dffeas \nn|Probability[11][11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[11]|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[11][11] .is_wysiwyg = "true";
defparam \nn|Probability[11][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N0
fiftyfivenm_lcell_comb \nn|Probability[10][11]~feeder (
// Equation(s):
// \nn|Probability[10][11]~feeder_combout  = \nn|r0|r[10]|altsyncram_component|auto_generated|q_a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[10]|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\nn|Probability[10][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[10][11]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[10][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N1
dffeas \nn|Probability[10][11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[10][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[10][11] .is_wysiwyg = "true";
defparam \nn|Probability[10][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N28
fiftyfivenm_lcell_comb \Mux4~5 (
// Equation(s):
// \Mux4~5_combout  = (\Mux4~4_combout  & (((\nn|Probability[11][11]~q )) # (!\SW[1]~input_o ))) # (!\Mux4~4_combout  & (\SW[1]~input_o  & ((\nn|Probability[10][11]~q ))))

	.dataa(\Mux4~4_combout ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[11][11]~q ),
	.datad(\nn|Probability[10][11]~q ),
	.cin(gnd),
	.combout(\Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~5 .lut_mask = 16'hE6A2;
defparam \Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N22
fiftyfivenm_lcell_comb \nn|Probability[2][11]~feeder (
// Equation(s):
// \nn|Probability[2][11]~feeder_combout  = \nn|r0|r[2]|altsyncram_component|auto_generated|q_a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[2]|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\nn|Probability[2][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[2][11]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[2][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y49_N23
dffeas \nn|Probability[2][11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[2][11] .is_wysiwyg = "true";
defparam \nn|Probability[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y49_N21
dffeas \nn|Probability[3][11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[3]|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[3][11] .is_wysiwyg = "true";
defparam \nn|Probability[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y49_N3
dffeas \nn|Probability[0][11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[0]|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[0][11] .is_wysiwyg = "true";
defparam \nn|Probability[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y49_N9
dffeas \nn|Probability[1][11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[1]|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[1][11] .is_wysiwyg = "true";
defparam \nn|Probability[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N2
fiftyfivenm_lcell_comb \Mux4~6 (
// Equation(s):
// \Mux4~6_combout  = (\SW[0]~input_o  & ((\SW[1]~input_o ) # ((\nn|Probability[1][11]~q )))) # (!\SW[0]~input_o  & (!\SW[1]~input_o  & (\nn|Probability[0][11]~q )))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[0][11]~q ),
	.datad(\nn|Probability[1][11]~q ),
	.cin(gnd),
	.combout(\Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~6 .lut_mask = 16'hBA98;
defparam \Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N20
fiftyfivenm_lcell_comb \Mux4~7 (
// Equation(s):
// \Mux4~7_combout  = (\SW[1]~input_o  & ((\Mux4~6_combout  & ((\nn|Probability[3][11]~q ))) # (!\Mux4~6_combout  & (\nn|Probability[2][11]~q )))) # (!\SW[1]~input_o  & (((\Mux4~6_combout ))))

	.dataa(\nn|Probability[2][11]~q ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[3][11]~q ),
	.datad(\Mux4~6_combout ),
	.cin(gnd),
	.combout(\Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~7 .lut_mask = 16'hF388;
defparam \Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y49_N14
fiftyfivenm_lcell_comb \Mux4~8 (
// Equation(s):
// \Mux4~8_combout  = (\SW[3]~input_o  & ((\Mux4~5_combout ) # ((\SW[2]~input_o )))) # (!\SW[3]~input_o  & (((!\SW[2]~input_o  & \Mux4~7_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\Mux4~5_combout ),
	.datac(\SW[2]~input_o ),
	.datad(\Mux4~7_combout ),
	.cin(gnd),
	.combout(\Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~8 .lut_mask = 16'hADA8;
defparam \Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y46_N0
fiftyfivenm_ram_block \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10 .init_file = "HEX/ram_3.hex";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[3]|altsyncram:altsyncram_component|altsyncram_k1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 10;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 9;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 1023;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 10;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 9;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000050180C0A05028140A01008180C000101800000201C0603031FC74EB601529D51BBC73B356F94D080F5C3572EA85FC141DBA497C8598EB170DA39E08F86523A0ED16020B62960A31D8ED7F358AF2063D842ABCE8C53A36F129690180E022B1B85C5A3B1AED41BB512AD64C951E76458DDBA6F2D96DA6D9EBEDF3C0CA030B058C5CCE4773899CF448ADD589F728197297F755D9B667BD9EAB151DD9E5E472A038C85E47;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h22100B408F934BFB56934CA5DF6E5EB9AC2F170EC129C2577DE7AFDECB84D2B3BBD5E1E8FE304AAF254CE6133BA58C8403518C52834952D12C9EA90C1B339CB5FBBB5D0E034886C3E593292E52D8906815AAD44F16F1747B47B525120D171961CB5EE2CA222ACC034B7C7F09751CC0B04AC5E8DE369F8CEDD19B55DEA0751B09C6C651C1727CC22655D5B0C5B8B21B44B597EB767A97FDF85A312F89F04087DCDD75B81127C0D2139B56692428230483F80C2717F9795643546E2D36AF05AEEC238D08A68888607F6F00D0E09453702E8784706540F94A43C321B375B73410F12A3B89DAA42E41190440500E4E1E3A3DD8D4696B093493CA2A3A9AA42817ABE2;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h2BDD8DAAC18CFB227085F32FEE060508AF6CC45CEB6391A460ED854165E69B06BECED7243B6DD63039494FC0F2F9DC5C7FEA7296669F12AEDE1CF8D4EB24B70BC40E58DC29A05A1B500F7C6556B7CACF24AFEA430DE616E64F06472FED6A3D10C1E1A5C067A17ADEB6C1C557B1310E5D60011B37E15A86063F2B794CC7A6E1FC79973FE28C238E92291658788CC08B135AB951A064A9296B8AFA05BA842952495B0DF71E19116D68D083C4BE4B84D66FB49155866EE25CC543BE4FE2826B991490414B279115C22CF819EAF4DFEDC2F10EF1A1BFD0A22000DA6956DF26A185793D966BD5D7FC0654E636E22A934B7D312F06CC07422D8C625EA527B3B2E9A7F2;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'hD9AD5A992AC005CACE5A18851A0D2FBE56393D2A949891051AFD730B10994D35EB471F1F296C596F61B43388526CD34B25B2B3CD9EEFD11C211321D269BC97D8BB4D3C55442181D8D8EA7836366A35F893DC69711DB6B87D0C8C512E92E93706FB6E5F78DA5D9D7EBF7FBD8752AF4FA6DF7D3309C766B196CA0512A351B75B6E6C820627A1BF7FF59FCCA7D27994DAB5DEBD308DC4A3D9D96FD77A670B21C0E47C516775A1B2F5CDFE77EFB2694934D86B779E45E6D3DDAE7B392758FBF455C3D02F82963ED714E83539D70D3B4FCFD33EBC70350223D6E8FF9800542CAC715EC9A11E4844211C67E23BCEA84FBE3306739F6600F45FF7098B5D47B5A6AA29AC;
// synopsys translate_on

// Location: FF_X54_Y49_N5
dffeas \nn|Probability[5][11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[5]|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[5][11] .is_wysiwyg = "true";
defparam \nn|Probability[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N19
dffeas \nn|Probability[7][11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[7]|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[7][11] .is_wysiwyg = "true";
defparam \nn|Probability[7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N22
fiftyfivenm_lcell_comb \nn|Probability[6][11]~feeder (
// Equation(s):
// \nn|Probability[6][11]~feeder_combout  = \nn|r0|r[6]|altsyncram_component|auto_generated|q_a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[6]|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\nn|Probability[6][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[6][11]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[6][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N23
dffeas \nn|Probability[6][11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[6][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[6][11] .is_wysiwyg = "true";
defparam \nn|Probability[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N25
dffeas \nn|Probability[4][11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[4]|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[4][11] .is_wysiwyg = "true";
defparam \nn|Probability[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N24
fiftyfivenm_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = (\SW[0]~input_o  & (((\SW[1]~input_o )))) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & (\nn|Probability[6][11]~q )) # (!\SW[1]~input_o  & ((\nn|Probability[4][11]~q )))))

	.dataa(\nn|Probability[6][11]~q ),
	.datab(\SW[0]~input_o ),
	.datac(\nn|Probability[4][11]~q ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~2 .lut_mask = 16'hEE30;
defparam \Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N18
fiftyfivenm_lcell_comb \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = (\SW[0]~input_o  & ((\Mux4~2_combout  & ((\nn|Probability[7][11]~q ))) # (!\Mux4~2_combout  & (\nn|Probability[5][11]~q )))) # (!\SW[0]~input_o  & (((\Mux4~2_combout ))))

	.dataa(\nn|Probability[5][11]~q ),
	.datab(\SW[0]~input_o ),
	.datac(\nn|Probability[7][11]~q ),
	.datad(\Mux4~2_combout ),
	.cin(gnd),
	.combout(\Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~3 .lut_mask = 16'hF388;
defparam \Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N20
fiftyfivenm_lcell_comb \Mux4~11 (
// Equation(s):
// \Mux4~11_combout  = (\SW[2]~input_o  & ((\Mux4~8_combout  & (\Mux4~10_combout )) # (!\Mux4~8_combout  & ((\Mux4~3_combout ))))) # (!\SW[2]~input_o  & (((\Mux4~8_combout ))))

	.dataa(\Mux4~10_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\Mux4~8_combout ),
	.datad(\Mux4~3_combout ),
	.cin(gnd),
	.combout(\Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~11 .lut_mask = 16'hBCB0;
defparam \Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N12
fiftyfivenm_lcell_comb \nn|Probability[17][11]~feeder (
// Equation(s):
// \nn|Probability[17][11]~feeder_combout  = \nn|r0|r[17]|altsyncram_component|auto_generated|q_a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[17]|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\nn|Probability[17][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[17][11]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[17][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N13
dffeas \nn|Probability[17][11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[17][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[17][11] .is_wysiwyg = "true";
defparam \nn|Probability[17][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N11
dffeas \nn|Probability[19][11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[19]|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[19][11] .is_wysiwyg = "true";
defparam \nn|Probability[19][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N17
dffeas \nn|Probability[16][11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[16]|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[16][11] .is_wysiwyg = "true";
defparam \nn|Probability[16][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N6
fiftyfivenm_lcell_comb \nn|Probability[18][11]~feeder (
// Equation(s):
// \nn|Probability[18][11]~feeder_combout  = \nn|r0|r[18]|altsyncram_component|auto_generated|q_a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[18]|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\nn|Probability[18][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[18][11]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[18][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N7
dffeas \nn|Probability[18][11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[18][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[18][11] .is_wysiwyg = "true";
defparam \nn|Probability[18][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N16
fiftyfivenm_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\SW[1]~input_o  & ((\SW[0]~input_o ) # ((\nn|Probability[18][11]~q )))) # (!\SW[1]~input_o  & (!\SW[0]~input_o  & (\nn|Probability[16][11]~q )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\nn|Probability[16][11]~q ),
	.datad(\nn|Probability[18][11]~q ),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hBA98;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N10
fiftyfivenm_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (\SW[0]~input_o  & ((\Mux4~0_combout  & ((\nn|Probability[19][11]~q ))) # (!\Mux4~0_combout  & (\nn|Probability[17][11]~q )))) # (!\SW[0]~input_o  & (((\Mux4~0_combout ))))

	.dataa(\nn|Probability[17][11]~q ),
	.datab(\SW[0]~input_o ),
	.datac(\nn|Probability[19][11]~q ),
	.datad(\Mux4~0_combout ),
	.cin(gnd),
	.combout(\Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = 16'hF388;
defparam \Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N28
fiftyfivenm_lcell_comb \Mux4~12 (
// Equation(s):
// \Mux4~12_combout  = (\SW[4]~input_o  & (((\Mux4~1_combout  & \Mux0~0_combout )))) # (!\SW[4]~input_o  & ((\Mux4~11_combout ) # ((\Mux4~1_combout  & \Mux0~0_combout ))))

	.dataa(\SW[4]~input_o ),
	.datab(\Mux4~11_combout ),
	.datac(\Mux4~1_combout ),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~12 .lut_mask = 16'hF444;
defparam \Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N22
fiftyfivenm_lcell_comb \nn|Probability[18][10]~feeder (
// Equation(s):
// \nn|Probability[18][10]~feeder_combout  = \nn|r0|r[18]|altsyncram_component|auto_generated|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[18]|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\nn|Probability[18][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[18][10]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[18][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N23
dffeas \nn|Probability[18][10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[18][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[18][10] .is_wysiwyg = "true";
defparam \nn|Probability[18][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N13
dffeas \nn|Probability[19][10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[19]|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[19][10] .is_wysiwyg = "true";
defparam \nn|Probability[19][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N27
dffeas \nn|Probability[16][10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[16]|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[16][10] .is_wysiwyg = "true";
defparam \nn|Probability[16][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N16
fiftyfivenm_lcell_comb \nn|Probability[17][10]~feeder (
// Equation(s):
// \nn|Probability[17][10]~feeder_combout  = \nn|r0|r[17]|altsyncram_component|auto_generated|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[17]|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\nn|Probability[17][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[17][10]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[17][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N17
dffeas \nn|Probability[17][10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[17][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[17][10] .is_wysiwyg = "true";
defparam \nn|Probability[17][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N26
fiftyfivenm_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\SW[0]~input_o  & ((\SW[1]~input_o ) # ((\nn|Probability[17][10]~q )))) # (!\SW[0]~input_o  & (!\SW[1]~input_o  & (\nn|Probability[16][10]~q )))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[16][10]~q ),
	.datad(\nn|Probability[17][10]~q ),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hBA98;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N12
fiftyfivenm_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = (\SW[1]~input_o  & ((\Mux5~0_combout  & ((\nn|Probability[19][10]~q ))) # (!\Mux5~0_combout  & (\nn|Probability[18][10]~q )))) # (!\SW[1]~input_o  & (((\Mux5~0_combout ))))

	.dataa(\nn|Probability[18][10]~q ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[19][10]~q ),
	.datad(\Mux5~0_combout ),
	.cin(gnd),
	.combout(\Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = 16'hF388;
defparam \Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N24
fiftyfivenm_lcell_comb \nn|Probability[9][10]~feeder (
// Equation(s):
// \nn|Probability[9][10]~feeder_combout  = \nn|r0|r[9]|altsyncram_component|auto_generated|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[9]|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\nn|Probability[9][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[9][10]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[9][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N25
dffeas \nn|Probability[9][10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[9][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[9][10] .is_wysiwyg = "true";
defparam \nn|Probability[9][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N16
fiftyfivenm_lcell_comb \nn|Probability[5][10]~feeder (
// Equation(s):
// \nn|Probability[5][10]~feeder_combout  = \nn|r0|r[5]|altsyncram_component|auto_generated|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\nn|r0|r[5]|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\nn|Probability[5][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[5][10]~feeder .lut_mask = 16'hF0F0;
defparam \nn|Probability[5][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N17
dffeas \nn|Probability[5][10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[5][10] .is_wysiwyg = "true";
defparam \nn|Probability[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N17
dffeas \nn|Probability[1][10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[1]|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[1][10] .is_wysiwyg = "true";
defparam \nn|Probability[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N16
fiftyfivenm_lcell_comb \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = (\SW[2]~input_o  & ((\nn|Probability[5][10]~q ) # ((\SW[3]~input_o )))) # (!\SW[2]~input_o  & (((\nn|Probability[1][10]~q  & !\SW[3]~input_o ))))

	.dataa(\SW[2]~input_o ),
	.datab(\nn|Probability[5][10]~q ),
	.datac(\nn|Probability[1][10]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~2 .lut_mask = 16'hAAD8;
defparam \Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y34_N0
fiftyfivenm_ram_block \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10 .init_file = "HEX/ram_0.hex";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_h1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 1023;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000603C081A088003C080881C10160B844120F04874201F0F007C82D3EF78596A42C3DEAF6C7E5E29CC7248084E2A1E99E1071A5097BE66A27285F66B7D50C51C749A0D77B1E134C62D4184192389AFF4C48465FB6E25C063AEDC71F99C439153D1D4E6F4B99FCD6227EA3E6C6135E011A4F406D2E6B1BCF84A4265BA5191961553AA115B493132B3359E17A69123C56B8E759BB64DBC46C4E034DE947E8B0882C7429D3;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h7F31E63ED479AD27E2AF7867B94AB58142E460BF5B2E578C92697FB4DB95C2DC15DBC0F3B3F0CB4AF7AC5C4186474028869922447836681B306FB0E110055D7FAA3D0B7D362DC638D586AD57EB2D64CCB1480488CDE0157CF708520BA3E0240E17E7A97DB9986E5575B6A76C463C853D45617A3CBA38CE097E22750E7D51765F41319BAD19B763038C16748A099C808D7AD6E9E772476902232C42BEFDCBFE26FABA4756F7EE2A340A326D91C95D2B3FC0345530F63D8FDDBC0F5D735BB0DBD0DEA3242F7E73AB9569FF530C1F77D5E56243830CFA2418334747295DCAF90B6BCB2ECFC95A7814C813E4F5DCD15C8E04257658EC9A8402964D0BD87EB882B4AB;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hBD0AF695E3812C9277C33AD8D21A1E476BFDD3B15A8641F5EE0E92F41132FB6BE334A59C0A0E942C6DB23CD1E877EC1800922DB330BB725FED2380AC8DDBA796C3330207D18241CBAE3D9FA188CE8B250F72CA9C1624307D5A9DF65BC945C8D5D67B257D14824D7B92CF497C91B17BD57D44950A301FCF75397773F2E927027CAFC6B881B85F65115C791D6DF9624D7C9087F53FD54EEA2EEFA5C994A468BCC8297162FA1B95E4F9AEAF2143A7CFB1CDC51A6B71583FA3A0D87A3EA8DFE7B0E8371B00F77327B872BD512D287BBC3EED4ADDB5F4CD3EDF94AE091863269F528171FD3BCAE76BB73E920B4DDE2888C88DC87832EE6F28308066FC677D7A9A5C27;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h069FEFB4F2F952597888F8024B32F5A357FCAF1C3A4901CCF9D2E1B5EBCCC5556297E100CA9FDA50602EA19140246D0C5C1D5F4A88CA2A67B2A02955E88C4989FA2F8AEF923CE033F0DE3D56D28B68225979E7E7C8849319FF8E433358EAFFF665721291E3EEE3513995320840B39C6180D8E1DA526BF151FBF755A0A90376D279F8F846C19F7AFC3A5E1D975A255BE0512558CE6360D5B7687E1AD1F101D177B149042763589586F5F06E38975C0F84CA070488EC871C1721758180EAE660201E46986A9FF9337F9867BFA028DAA0FC3DF6D61E6492316C4318FE4B86CEA762548A473B7B93F776900548D7718518D9E5F0F0FB5E0F73CC74E379EC7EA97302;
// synopsys translate_on

// Location: FF_X52_Y34_N27
dffeas \nn|Probability[13][10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[13]|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[13][10] .is_wysiwyg = "true";
defparam \nn|Probability[13][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
fiftyfivenm_lcell_comb \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = (\Mux5~2_combout  & (((\nn|Probability[13][10]~q ) # (!\SW[3]~input_o )))) # (!\Mux5~2_combout  & (\nn|Probability[9][10]~q  & ((\SW[3]~input_o ))))

	.dataa(\nn|Probability[9][10]~q ),
	.datab(\Mux5~2_combout ),
	.datac(\nn|Probability[13][10]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~3 .lut_mask = 16'hE2CC;
defparam \Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N9
dffeas \nn|Probability[0][10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[0]|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[0][10] .is_wysiwyg = "true";
defparam \nn|Probability[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N6
fiftyfivenm_lcell_comb \nn|Probability[8][10]~feeder (
// Equation(s):
// \nn|Probability[8][10]~feeder_combout  = \nn|r0|r[8]|altsyncram_component|auto_generated|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[8]|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\nn|Probability[8][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[8][10]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[8][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N7
dffeas \nn|Probability[8][10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[8][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[8][10] .is_wysiwyg = "true";
defparam \nn|Probability[8][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
fiftyfivenm_lcell_comb \Mux5~6 (
// Equation(s):
// \Mux5~6_combout  = (\SW[2]~input_o  & (\SW[3]~input_o )) # (!\SW[2]~input_o  & ((\SW[3]~input_o  & ((\nn|Probability[8][10]~q ))) # (!\SW[3]~input_o  & (\nn|Probability[0][10]~q ))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\nn|Probability[0][10]~q ),
	.datad(\nn|Probability[8][10]~q ),
	.cin(gnd),
	.combout(\Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~6 .lut_mask = 16'hDC98;
defparam \Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N3
dffeas \nn|Probability[12][10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[12]|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[12][10] .is_wysiwyg = "true";
defparam \nn|Probability[12][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
fiftyfivenm_lcell_comb \nn|Probability[4][10]~feeder (
// Equation(s):
// \nn|Probability[4][10]~feeder_combout  = \nn|r0|r[4]|altsyncram_component|auto_generated|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[4]|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\nn|Probability[4][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[4][10]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[4][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N13
dffeas \nn|Probability[4][10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[4][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[4][10] .is_wysiwyg = "true";
defparam \nn|Probability[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N2
fiftyfivenm_lcell_comb \Mux5~7 (
// Equation(s):
// \Mux5~7_combout  = (\SW[2]~input_o  & ((\Mux5~6_combout  & (\nn|Probability[12][10]~q )) # (!\Mux5~6_combout  & ((\nn|Probability[4][10]~q ))))) # (!\SW[2]~input_o  & (\Mux5~6_combout ))

	.dataa(\SW[2]~input_o ),
	.datab(\Mux5~6_combout ),
	.datac(\nn|Probability[12][10]~q ),
	.datad(\nn|Probability[4][10]~q ),
	.cin(gnd),
	.combout(\Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~7 .lut_mask = 16'hE6C4;
defparam \Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N29
dffeas \nn|Probability[6][10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[6]|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[6][10] .is_wysiwyg = "true";
defparam \nn|Probability[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N11
dffeas \nn|Probability[14][10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[14]|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[14][10] .is_wysiwyg = "true";
defparam \nn|Probability[14][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N14
fiftyfivenm_lcell_comb \nn|Probability[10][10]~feeder (
// Equation(s):
// \nn|Probability[10][10]~feeder_combout  = \nn|r0|r[10]|altsyncram_component|auto_generated|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[10]|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\nn|Probability[10][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[10][10]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[10][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N15
dffeas \nn|Probability[10][10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[10][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[10][10] .is_wysiwyg = "true";
defparam \nn|Probability[10][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N1
dffeas \nn|Probability[2][10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[2]|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[2][10] .is_wysiwyg = "true";
defparam \nn|Probability[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N0
fiftyfivenm_lcell_comb \Mux5~4 (
// Equation(s):
// \Mux5~4_combout  = (\SW[2]~input_o  & (((\SW[3]~input_o )))) # (!\SW[2]~input_o  & ((\SW[3]~input_o  & (\nn|Probability[10][10]~q )) # (!\SW[3]~input_o  & ((\nn|Probability[2][10]~q )))))

	.dataa(\SW[2]~input_o ),
	.datab(\nn|Probability[10][10]~q ),
	.datac(\nn|Probability[2][10]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~4 .lut_mask = 16'hEE50;
defparam \Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N10
fiftyfivenm_lcell_comb \Mux5~5 (
// Equation(s):
// \Mux5~5_combout  = (\SW[2]~input_o  & ((\Mux5~4_combout  & ((\nn|Probability[14][10]~q ))) # (!\Mux5~4_combout  & (\nn|Probability[6][10]~q )))) # (!\SW[2]~input_o  & (((\Mux5~4_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\nn|Probability[6][10]~q ),
	.datac(\nn|Probability[14][10]~q ),
	.datad(\Mux5~4_combout ),
	.cin(gnd),
	.combout(\Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~5 .lut_mask = 16'hF588;
defparam \Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
fiftyfivenm_lcell_comb \Mux5~8 (
// Equation(s):
// \Mux5~8_combout  = (\SW[1]~input_o  & (((\SW[0]~input_o ) # (\Mux5~5_combout )))) # (!\SW[1]~input_o  & (\Mux5~7_combout  & (!\SW[0]~input_o )))

	.dataa(\SW[1]~input_o ),
	.datab(\Mux5~7_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\Mux5~5_combout ),
	.cin(gnd),
	.combout(\Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~8 .lut_mask = 16'hAEA4;
defparam \Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N21
dffeas \nn|Probability[7][10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[7]|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[7][10] .is_wysiwyg = "true";
defparam \nn|Probability[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N31
dffeas \nn|Probability[3][10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[3]|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[3][10] .is_wysiwyg = "true";
defparam \nn|Probability[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N30
fiftyfivenm_lcell_comb \Mux5~9 (
// Equation(s):
// \Mux5~9_combout  = (\SW[3]~input_o  & (((\SW[2]~input_o )))) # (!\SW[3]~input_o  & ((\SW[2]~input_o  & (\nn|Probability[7][10]~q )) # (!\SW[2]~input_o  & ((\nn|Probability[3][10]~q )))))

	.dataa(\nn|Probability[7][10]~q ),
	.datab(\SW[3]~input_o ),
	.datac(\nn|Probability[3][10]~q ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~9 .lut_mask = 16'hEE30;
defparam \Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N8
fiftyfivenm_lcell_comb \nn|Probability[11][10]~feeder (
// Equation(s):
// \nn|Probability[11][10]~feeder_combout  = \nn|r0|r[11]|altsyncram_component|auto_generated|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\nn|r0|r[11]|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\nn|Probability[11][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[11][10]~feeder .lut_mask = 16'hF0F0;
defparam \nn|Probability[11][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N9
dffeas \nn|Probability[11][10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[11][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[11][10] .is_wysiwyg = "true";
defparam \nn|Probability[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N25
dffeas \nn|Probability[15][10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[15]|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[15][10] .is_wysiwyg = "true";
defparam \nn|Probability[15][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
fiftyfivenm_lcell_comb \Mux5~10 (
// Equation(s):
// \Mux5~10_combout  = (\Mux5~9_combout  & (((\nn|Probability[15][10]~q ) # (!\SW[3]~input_o )))) # (!\Mux5~9_combout  & (\nn|Probability[11][10]~q  & ((\SW[3]~input_o ))))

	.dataa(\Mux5~9_combout ),
	.datab(\nn|Probability[11][10]~q ),
	.datac(\nn|Probability[15][10]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~10 .lut_mask = 16'hE4AA;
defparam \Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
fiftyfivenm_lcell_comb \Mux5~11 (
// Equation(s):
// \Mux5~11_combout  = (\Mux5~8_combout  & (((\Mux5~10_combout ) # (!\SW[0]~input_o )))) # (!\Mux5~8_combout  & (\Mux5~3_combout  & (\SW[0]~input_o )))

	.dataa(\Mux5~3_combout ),
	.datab(\Mux5~8_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\Mux5~10_combout ),
	.cin(gnd),
	.combout(\Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~11 .lut_mask = 16'hEC2C;
defparam \Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
fiftyfivenm_lcell_comb \Mux5~12 (
// Equation(s):
// \Mux5~12_combout  = (\SW[4]~input_o  & (\Mux5~1_combout  & ((\Mux0~0_combout )))) # (!\SW[4]~input_o  & ((\Mux5~11_combout ) # ((\Mux5~1_combout  & \Mux0~0_combout ))))

	.dataa(\SW[4]~input_o ),
	.datab(\Mux5~1_combout ),
	.datac(\Mux5~11_combout ),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~12 .lut_mask = 16'hDC50;
defparam \Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N1
dffeas \nn|Probability[18][8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[18]|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[18][8] .is_wysiwyg = "true";
defparam \nn|Probability[18][8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y41_N0
fiftyfivenm_ram_block \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8 .init_file = "HEX/ram_1.hex";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component|altsyncram_i1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 9;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 9;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005C041702850121B09018240A0C80C2817078781A040287821336DFC38DC06CA24088781C3AB6B502EAB8B4FEEEAF2F58104A0CB3270AE71BCCB6C179CCAA1D47C2307E3BE8803DAD96CF2B5798D534C00173FFEF09610236A456A3FCCC9C81DF4093B59E259A346DF3273CA91083156B7F4329F1F2EF78234EA2C7D26D63363E8544BD6847F38828E9000B7B83EB004B797D2FC2D172E19D222565597F874D0641802;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h9C4E9F7364E1B895F7939C7D149E4C8F3CA38E0E932AFCFDFACDCC7DA0E83F64D6A17ACACA213B461F517FE1DF6ECD58A1EA533C3B14B0184C179CAAD5DBC8931A19F6F6A1BF5F58ABE24251EC8FB17D36B9388A5BA6CCF6D880DE6A2E96AAA1507E54585242F6C76CA716C10BFC8F9510F677952F9BC2C7F3C2B49E7C9C1D6A850E9C711992119B7357D22D128211C55E31813EAEC7E526B218C5F08038371647ABE9BE5273FD3C0F5289E51A53F7FD31C921D4599B1F2C30310D301C53DD809F3E89D645F487BAA4D194393E02F8C9D4D657E7A93035CDFBCCEC7F0DD8343E4C0B97A85E9BDEED67F95DC3D740BD4D0A76EDE0E4148433D0A359552E621618;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h7EC7512D0667259956133C1B88C9F0403B2315C25504D675DEB235BA0606386FF36FAE8BDB25F9144790A5AA5119203D323F0AAAE91DB3F0529638C2B1912BA45A24C8F389A4A4CDCCE73E511A064888A38D87BD95B60B7D0771788CC0364995E2B160E927DE90BA2036345A37BEEDAC71572FF89A0F0692A8CCF9472058BD3C48BFA8F0292B9C4C781FF7BE6C7A6EBB828582A9050C0F40A086B644730E167D9E7F29D05A02406E4C7ACB46A414B46567B1DA69A79DCE1E39C5A6A7E86318E9FE0C35C40F429E0FB98BBF4E5D82371376A0BB08036CB4945B803E0C17FDACCE54A1F64ABF4E62477602D6125FB219A1582A44890283D1885744EF23FCF206E7;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h69017562BA1C4BED1FE1D143D804BD709919AED08BA0BE1EF1FD2F662ED514B891DFA3AAF0841A21301B35A21C81CE385FB3164F7B7B789E23F458ADAE69EC32F9B3F9F444959FACA8BE15932A926CF401DC22D6948CBE8845C939B4610357DCDCB6C6DDB0E76DB4491C3C466DC16020BDEDB28D16A813B22E48A9A25183FAC3735B7258802CB48A0919FED989B27F92B2AD34BBF211D5412A836252C83084379E696381F454E583B932267D91BA004DF8CCF7CAFC43603B74D54F0C57D30CB5C20A8E81F6D8D2CB093BB1B33CAF7AD91148FB1934FBE3EF2317E44D798F3E0EC1D6DE1D27EC62D1EAD75DCE6AD9130B4EE7921B249339BD695B78363FFB1F4D;
// synopsys translate_on

// Location: FF_X52_Y44_N15
dffeas \nn|Probability[19][8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[19]|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[19][8] .is_wysiwyg = "true";
defparam \nn|Probability[19][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y44_N13
dffeas \nn|Probability[16][8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[16]|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[16][8] .is_wysiwyg = "true";
defparam \nn|Probability[16][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N2
fiftyfivenm_lcell_comb \nn|Probability[17][8]~feeder (
// Equation(s):
// \nn|Probability[17][8]~feeder_combout  = \nn|r0|r[17]|altsyncram_component|auto_generated|q_a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[17]|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\nn|Probability[17][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[17][8]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[17][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N3
dffeas \nn|Probability[17][8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[17][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[17][8] .is_wysiwyg = "true";
defparam \nn|Probability[17][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N12
fiftyfivenm_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\SW[1]~input_o  & (\SW[0]~input_o )) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & ((\nn|Probability[17][8]~q ))) # (!\SW[0]~input_o  & (\nn|Probability[16][8]~q ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\nn|Probability[16][8]~q ),
	.datad(\nn|Probability[17][8]~q ),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hDC98;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N14
fiftyfivenm_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\SW[1]~input_o  & ((\Mux7~0_combout  & ((\nn|Probability[19][8]~q ))) # (!\Mux7~0_combout  & (\nn|Probability[18][8]~q )))) # (!\SW[1]~input_o  & (((\Mux7~0_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\nn|Probability[18][8]~q ),
	.datac(\nn|Probability[19][8]~q ),
	.datad(\Mux7~0_combout ),
	.cin(gnd),
	.combout(\Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = 16'hF588;
defparam \Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N23
dffeas \nn|Probability[6][8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[6]|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[6][8] .is_wysiwyg = "true";
defparam \nn|Probability[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N17
dffeas \nn|Probability[2][8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[2]|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[2][8] .is_wysiwyg = "true";
defparam \nn|Probability[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N16
fiftyfivenm_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = (\SW[2]~input_o  & ((\nn|Probability[6][8]~q ) # ((\SW[3]~input_o )))) # (!\SW[2]~input_o  & (((\nn|Probability[2][8]~q  & !\SW[3]~input_o ))))

	.dataa(\nn|Probability[6][8]~q ),
	.datab(\SW[2]~input_o ),
	.datac(\nn|Probability[2][8]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~2 .lut_mask = 16'hCCB8;
defparam \Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N1
dffeas \nn|Probability[10][8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[10]|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[10][8] .is_wysiwyg = "true";
defparam \nn|Probability[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N19
dffeas \nn|Probability[14][8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[14]|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[14][8] .is_wysiwyg = "true";
defparam \nn|Probability[14][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N18
fiftyfivenm_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = (\Mux7~2_combout  & (((\nn|Probability[14][8]~q ) # (!\SW[3]~input_o )))) # (!\Mux7~2_combout  & (\nn|Probability[10][8]~q  & ((\SW[3]~input_o ))))

	.dataa(\Mux7~2_combout ),
	.datab(\nn|Probability[10][8]~q ),
	.datac(\nn|Probability[14][8]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~3 .lut_mask = 16'hE4AA;
defparam \Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N12
fiftyfivenm_lcell_comb \nn|Probability[5][8]~feeder (
// Equation(s):
// \nn|Probability[5][8]~feeder_combout  = \nn|r0|r[5]|altsyncram_component|auto_generated|q_a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[5]|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\nn|Probability[5][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[5][8]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[5][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N13
dffeas \nn|Probability[5][8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[5][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[5][8] .is_wysiwyg = "true";
defparam \nn|Probability[5][8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y45_N0
fiftyfivenm_ram_block \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8 .init_file = "HEX/ram_0.hex";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_h1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000405806030686022110C070060F068541C090E81C10150E865C69B897A6DDE41EEE1567090CBE5484A1B7475A7F9DFC1C0D4F51E2AB4E13708CF36DBFD43D1C58C2BFBDA9461A201B698B481F01AF18A6814568332922E969FF7E7A1E4B9B78EE7AD3E3EB65B2C867CB2C7E0E69725A85ED60B370B50F7F557D1B242D9FD116614F4952B4401B93743F9E83811705C2841B6D3DFCFA07FE69CBA4F922288F720A70ACF;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'hE1CDD85270EB2065E927EB17FD33D5CCC7377EF875C629DFB638BADEEC0218E167C8F3A66A82D35AC3B63EE0C67E698B983CCBDE77CA153DAD3B186893925A561DE8B369D270B4FB78CF2F07FE8D34511121523C8855E5A1684AF6E2A7909D394FE24E814D6D8F55F62A437CE87A878D185B2D1BC010ED6E5A70DBA88EFB09C7EE99C13B59B90998CD82F48677D107885FACF711E945924B5AFA3A693CC8F3C90712C2C88FAC2AB20BB87D80D88C965886CE9FDC4316904954E8B500843AB2964BF67B82562127B2F1A34B0D7AD4F1B7469CF486B9C94EEBBBDEA521A58C3C823A8777440560B0A042E437BA7ABDE737E7F7EC0417B5C6110F9DC6CBA019FF1D;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h5CE84F45545D4C981004D0202009070C1BCBD6FC2CD03015D0F4B148A3066E1DF4BF0A94B0B61D386AF90D9636C20897DF9CE01B93A4AD6B64249BF8943732E622B486F77BC23DA00EDF482626CD26FD7B62DF155F01D29FA313EBC55F42A97C36400463515922F34FE186831B95824BD1D9CB9EE920D1AD59D4E9605860375BAC8D3A06C6DE2E5B6DCE17AB1954B7ABE660AD4AEB659FCAD1FFC36851BC82F77D6CE040DAF4986DFDE591AF5A108013BD94652A616DAFF71027C79FBBCEB104C64645A4EB3F08F11CF433DA53A471ACBFF8DCF4F25568958C97489BB7CC76E1375A7ADC61FD1F43769957B1A05085FA07306365789D232AD19846F1EF7153F9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hA0F2BE13D2D0631E365ADEEFE4F2C1137370006135F6CE96DCB6BBE2DD7D8DA5E795A1285C991D41581DC4E401240D749E688713E4B0D5DDF98326614E125950F30BCCCE3B0B376E2D2DE035C7435E82D0FC2021CB1A0C0DEC1AB8697C6B3556F72E7790EA6A7506E13DF401010B8F7479C1BF012B6526C57A33F870FF23B21C3D7D62AE40F37BDE30C0A9F14F8846EF02AB26B6534BF7EE24B693549694F5D33A28C7EE7BF3DDC214D20BD85A80B1712CB9FBF684D83D0100F11B8AEF424B00380FC20ACDE84B75F8DAB5803597BB0DDDD8029FD0F33318D9DC994B5ED0B13FC584E6AEED9BFBB21537224620F41CE1F7FB9167DF2CB7855BE756C867613B90;
// synopsys translate_on

// Location: FF_X54_Y45_N11
dffeas \nn|Probability[13][8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[13]|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[13][8] .is_wysiwyg = "true";
defparam \nn|Probability[13][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N14
fiftyfivenm_lcell_comb \nn|Probability[9][8]~feeder (
// Equation(s):
// \nn|Probability[9][8]~feeder_combout  = \nn|r0|r[9]|altsyncram_component|auto_generated|q_a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[9]|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\nn|Probability[9][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[9][8]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[9][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N15
dffeas \nn|Probability[9][8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[9][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[9][8] .is_wysiwyg = "true";
defparam \nn|Probability[9][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N25
dffeas \nn|Probability[1][8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[1]|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[1][8] .is_wysiwyg = "true";
defparam \nn|Probability[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N24
fiftyfivenm_lcell_comb \Mux7~4 (
// Equation(s):
// \Mux7~4_combout  = (\SW[2]~input_o  & (((\SW[3]~input_o )))) # (!\SW[2]~input_o  & ((\SW[3]~input_o  & (\nn|Probability[9][8]~q )) # (!\SW[3]~input_o  & ((\nn|Probability[1][8]~q )))))

	.dataa(\SW[2]~input_o ),
	.datab(\nn|Probability[9][8]~q ),
	.datac(\nn|Probability[1][8]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~4 .lut_mask = 16'hEE50;
defparam \Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N10
fiftyfivenm_lcell_comb \Mux7~5 (
// Equation(s):
// \Mux7~5_combout  = (\SW[2]~input_o  & ((\Mux7~4_combout  & ((\nn|Probability[13][8]~q ))) # (!\Mux7~4_combout  & (\nn|Probability[5][8]~q )))) # (!\SW[2]~input_o  & (((\Mux7~4_combout ))))

	.dataa(\nn|Probability[5][8]~q ),
	.datab(\SW[2]~input_o ),
	.datac(\nn|Probability[13][8]~q ),
	.datad(\Mux7~4_combout ),
	.cin(gnd),
	.combout(\Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~5 .lut_mask = 16'hF388;
defparam \Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N22
fiftyfivenm_lcell_comb \nn|Probability[4][8]~feeder (
// Equation(s):
// \nn|Probability[4][8]~feeder_combout  = \nn|r0|r[4]|altsyncram_component|auto_generated|q_a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[4]|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\nn|Probability[4][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[4][8]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[4][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N23
dffeas \nn|Probability[4][8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[4][8] .is_wysiwyg = "true";
defparam \nn|Probability[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N17
dffeas \nn|Probability[0][8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[0]|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[0][8] .is_wysiwyg = "true";
defparam \nn|Probability[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N16
fiftyfivenm_lcell_comb \Mux7~6 (
// Equation(s):
// \Mux7~6_combout  = (\SW[2]~input_o  & ((\nn|Probability[4][8]~q ) # ((\SW[3]~input_o )))) # (!\SW[2]~input_o  & (((\nn|Probability[0][8]~q  & !\SW[3]~input_o ))))

	.dataa(\nn|Probability[4][8]~q ),
	.datab(\SW[2]~input_o ),
	.datac(\nn|Probability[0][8]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~6 .lut_mask = 16'hCCB8;
defparam \Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N4
fiftyfivenm_lcell_comb \nn|Probability[8][8]~feeder (
// Equation(s):
// \nn|Probability[8][8]~feeder_combout  = \nn|r0|r[8]|altsyncram_component|auto_generated|q_a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[8]|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\nn|Probability[8][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[8][8]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[8][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N5
dffeas \nn|Probability[8][8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[8][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[8][8] .is_wysiwyg = "true";
defparam \nn|Probability[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N3
dffeas \nn|Probability[12][8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[12]|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[12][8] .is_wysiwyg = "true";
defparam \nn|Probability[12][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N2
fiftyfivenm_lcell_comb \Mux7~7 (
// Equation(s):
// \Mux7~7_combout  = (\Mux7~6_combout  & (((\nn|Probability[12][8]~q ) # (!\SW[3]~input_o )))) # (!\Mux7~6_combout  & (\nn|Probability[8][8]~q  & ((\SW[3]~input_o ))))

	.dataa(\Mux7~6_combout ),
	.datab(\nn|Probability[8][8]~q ),
	.datac(\nn|Probability[12][8]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~7 .lut_mask = 16'hE4AA;
defparam \Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N28
fiftyfivenm_lcell_comb \Mux7~8 (
// Equation(s):
// \Mux7~8_combout  = (\SW[0]~input_o  & ((\Mux7~5_combout ) # ((\SW[1]~input_o )))) # (!\SW[0]~input_o  & (((!\SW[1]~input_o  & \Mux7~7_combout ))))

	.dataa(\Mux7~5_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\Mux7~7_combout ),
	.cin(gnd),
	.combout(\Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~8 .lut_mask = 16'hCBC8;
defparam \Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N8
fiftyfivenm_lcell_comb \nn|Probability[11][8]~feeder (
// Equation(s):
// \nn|Probability[11][8]~feeder_combout  = \nn|r0|r[11]|altsyncram_component|auto_generated|q_a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[11]|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\nn|Probability[11][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[11][8]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[11][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N9
dffeas \nn|Probability[11][8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[11][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[11][8] .is_wysiwyg = "true";
defparam \nn|Probability[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N27
dffeas \nn|Probability[3][8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[3]|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[3][8] .is_wysiwyg = "true";
defparam \nn|Probability[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N26
fiftyfivenm_lcell_comb \Mux7~9 (
// Equation(s):
// \Mux7~9_combout  = (\SW[2]~input_o  & (((\SW[3]~input_o )))) # (!\SW[2]~input_o  & ((\SW[3]~input_o  & (\nn|Probability[11][8]~q )) # (!\SW[3]~input_o  & ((\nn|Probability[3][8]~q )))))

	.dataa(\SW[2]~input_o ),
	.datab(\nn|Probability[11][8]~q ),
	.datac(\nn|Probability[3][8]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~9 .lut_mask = 16'hEE50;
defparam \Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N21
dffeas \nn|Probability[15][8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[15]|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[15][8] .is_wysiwyg = "true";
defparam \nn|Probability[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N7
dffeas \nn|Probability[7][8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[7]|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[7][8] .is_wysiwyg = "true";
defparam \nn|Probability[7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N20
fiftyfivenm_lcell_comb \Mux7~10 (
// Equation(s):
// \Mux7~10_combout  = (\Mux7~9_combout  & (((\nn|Probability[15][8]~q )) # (!\SW[2]~input_o ))) # (!\Mux7~9_combout  & (\SW[2]~input_o  & ((\nn|Probability[7][8]~q ))))

	.dataa(\Mux7~9_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\nn|Probability[15][8]~q ),
	.datad(\nn|Probability[7][8]~q ),
	.cin(gnd),
	.combout(\Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~10 .lut_mask = 16'hE6A2;
defparam \Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N30
fiftyfivenm_lcell_comb \Mux7~11 (
// Equation(s):
// \Mux7~11_combout  = (\Mux7~8_combout  & (((\Mux7~10_combout ) # (!\SW[1]~input_o )))) # (!\Mux7~8_combout  & (\Mux7~3_combout  & (\SW[1]~input_o )))

	.dataa(\Mux7~3_combout ),
	.datab(\Mux7~8_combout ),
	.datac(\SW[1]~input_o ),
	.datad(\Mux7~10_combout ),
	.cin(gnd),
	.combout(\Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~11 .lut_mask = 16'hEC2C;
defparam \Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N24
fiftyfivenm_lcell_comb \Mux7~12 (
// Equation(s):
// \Mux7~12_combout  = (\Mux7~1_combout  & ((\Mux0~0_combout ) # ((\Mux7~11_combout  & !\SW[4]~input_o )))) # (!\Mux7~1_combout  & (\Mux7~11_combout  & (!\SW[4]~input_o )))

	.dataa(\Mux7~1_combout ),
	.datab(\Mux7~11_combout ),
	.datac(\SW[4]~input_o ),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~12 .lut_mask = 16'hAE0C;
defparam \Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N30
fiftyfivenm_lcell_comb \hex_display[2]|WideOr6~0 (
// Equation(s):
// \hex_display[2]|WideOr6~0_combout  = (\Mux4~12_combout  & (\Mux7~12_combout  & (\Mux6~12_combout  $ (\Mux5~12_combout )))) # (!\Mux4~12_combout  & (!\Mux6~12_combout  & (\Mux5~12_combout  $ (\Mux7~12_combout ))))

	.dataa(\Mux6~12_combout ),
	.datab(\Mux4~12_combout ),
	.datac(\Mux5~12_combout ),
	.datad(\Mux7~12_combout ),
	.cin(gnd),
	.combout(\hex_display[2]|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_display[2]|WideOr6~0 .lut_mask = 16'h4910;
defparam \hex_display[2]|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N0
fiftyfivenm_lcell_comb \hex_display[2]|WideOr5~0 (
// Equation(s):
// \hex_display[2]|WideOr5~0_combout  = (\Mux6~12_combout  & ((\Mux7~12_combout  & (\Mux4~12_combout )) # (!\Mux7~12_combout  & ((\Mux5~12_combout ))))) # (!\Mux6~12_combout  & (\Mux5~12_combout  & (\Mux4~12_combout  $ (\Mux7~12_combout ))))

	.dataa(\Mux6~12_combout ),
	.datab(\Mux4~12_combout ),
	.datac(\Mux5~12_combout ),
	.datad(\Mux7~12_combout ),
	.cin(gnd),
	.combout(\hex_display[2]|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_display[2]|WideOr5~0 .lut_mask = 16'h98E0;
defparam \hex_display[2]|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N26
fiftyfivenm_lcell_comb \hex_display[2]|WideOr4~0 (
// Equation(s):
// \hex_display[2]|WideOr4~0_combout  = (\Mux4~12_combout  & (\Mux5~12_combout  & ((\Mux6~12_combout ) # (!\Mux7~12_combout )))) # (!\Mux4~12_combout  & (\Mux6~12_combout  & (!\Mux5~12_combout  & !\Mux7~12_combout )))

	.dataa(\Mux6~12_combout ),
	.datab(\Mux4~12_combout ),
	.datac(\Mux5~12_combout ),
	.datad(\Mux7~12_combout ),
	.cin(gnd),
	.combout(\hex_display[2]|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_display[2]|WideOr4~0 .lut_mask = 16'h80C2;
defparam \hex_display[2]|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N20
fiftyfivenm_lcell_comb \hex_display[2]|WideOr3~0 (
// Equation(s):
// \hex_display[2]|WideOr3~0_combout  = (\Mux6~12_combout  & ((\Mux5~12_combout  & ((\Mux7~12_combout ))) # (!\Mux5~12_combout  & (\Mux4~12_combout  & !\Mux7~12_combout )))) # (!\Mux6~12_combout  & (!\Mux4~12_combout  & (\Mux5~12_combout  $ (\Mux7~12_combout 
// ))))

	.dataa(\Mux6~12_combout ),
	.datab(\Mux4~12_combout ),
	.datac(\Mux5~12_combout ),
	.datad(\Mux7~12_combout ),
	.cin(gnd),
	.combout(\hex_display[2]|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_display[2]|WideOr3~0 .lut_mask = 16'hA118;
defparam \hex_display[2]|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N22
fiftyfivenm_lcell_comb \hex_display[2]|WideOr2~0 (
// Equation(s):
// \hex_display[2]|WideOr2~0_combout  = (\Mux6~12_combout  & (!\Mux4~12_combout  & ((\Mux7~12_combout )))) # (!\Mux6~12_combout  & ((\Mux5~12_combout  & (!\Mux4~12_combout )) # (!\Mux5~12_combout  & ((\Mux7~12_combout )))))

	.dataa(\Mux6~12_combout ),
	.datab(\Mux4~12_combout ),
	.datac(\Mux5~12_combout ),
	.datad(\Mux7~12_combout ),
	.cin(gnd),
	.combout(\hex_display[2]|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_display[2]|WideOr2~0 .lut_mask = 16'h3710;
defparam \hex_display[2]|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N8
fiftyfivenm_lcell_comb \hex_display[2]|WideOr1~0 (
// Equation(s):
// \hex_display[2]|WideOr1~0_combout  = (\Mux6~12_combout  & (!\Mux4~12_combout  & ((\Mux7~12_combout ) # (!\Mux5~12_combout )))) # (!\Mux6~12_combout  & (\Mux7~12_combout  & (\Mux4~12_combout  $ (!\Mux5~12_combout ))))

	.dataa(\Mux6~12_combout ),
	.datab(\Mux4~12_combout ),
	.datac(\Mux5~12_combout ),
	.datad(\Mux7~12_combout ),
	.cin(gnd),
	.combout(\hex_display[2]|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_display[2]|WideOr1~0 .lut_mask = 16'h6302;
defparam \hex_display[2]|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N2
fiftyfivenm_lcell_comb \hex_display[2]|WideOr0~0 (
// Equation(s):
// \hex_display[2]|WideOr0~0_combout  = (\Mux7~12_combout  & ((\Mux4~12_combout ) # (\Mux6~12_combout  $ (\Mux5~12_combout )))) # (!\Mux7~12_combout  & ((\Mux6~12_combout ) # (\Mux4~12_combout  $ (\Mux5~12_combout ))))

	.dataa(\Mux6~12_combout ),
	.datab(\Mux4~12_combout ),
	.datac(\Mux5~12_combout ),
	.datad(\Mux7~12_combout ),
	.cin(gnd),
	.combout(\hex_display[2]|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_display[2]|WideOr0~0 .lut_mask = 16'hDEBE;
defparam \hex_display[2]|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y38_N0
fiftyfivenm_ram_block \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14 .init_file = "HEX/ram_3.hex";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[3]|altsyncram:altsyncram_component|altsyncram_k1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 10;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 9;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 1023;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 10;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 9;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007838000B0581C08030703C0E0B03804080103818000D0601E2574F2610A36B289BD8137652ACF7B7647862D790D233368DD64AE4ACC738B8751CF247C2A91D2758A8145D15B0D10E874BF9A8559131EC2135D74E25D1B789CBC8A45329148B45A2D148B75A2DD28B54B26468F3A2346ED93697CBAD76FB7D7E9E473399C8A452AC562B150AC562A55EB44FB941CB143FFA9ED5BE3D6EB7DBA9C6F3392490000402627;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h930885622759ADFDAF4BA652AFD71F54DA150A87629549379BE5D6EB2582C929359AC4E27118A5D7B2866B019BD1C642018080506132AB799E4F2492492496593D1C0E27118C4761F1C99457694C4034181A0C864338BE3DBFDEDDAE964B65A2C1E870711884660195B63F80B88EC2010180CC661B0FC6E7E9ADD2E1703C1A0D06030190884663132B6AD842CC402030188BC563B958FE79389C1613A9C0E3D06030190884626919DDA3309114020321DCBE572B9D8DA231CA6775BADD4EB5721100844A4462313F374008404A25BA954BE7723894562B05E2D55BA9D6EA57239188C4EC5237109C82202906A75F3D1EA6572194C572B95F2D5C2E5F0E857239;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h1C8E46C562C57D917802D9AFF383C0E07532184E673BCDF69D46A078BC462B95CAE4EA121DA6F31418A4A7F1F97CCE373BBB9CC673BED369540B118AC5E2B95CAE17286E15D02D4DE817BF3B9DCEE777BBF5CE279AED369966B379BEDE2F95CBE37192E033C0BD6F5A6172E9DCEE773ABD54AB7DBED767934BB7DBE5B299D4FA3CD79DF34611C70934992C9C46625108854AA7CAE4763B34D96CB251289C6E272D46FB9F1C84B4B709808044000001008000280E07733B3C9C4E279389E5F4BA4422A693480AE1305808140000000000010884CA651391C1E5F0F9799E5542BC5EAB35FAE7FE03098281403108800201908166A35128D43A0D069359A9548BD5;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h6AD5ACCC556030D8691489008C46379BAD56AB158ACD48A0D06A25828148A45AF593978B92B70DA6D16AB5C8643279ACD76BB1DAED76EA8D00805029148E43E85EA79E6AC230DAED76FB7CBE5B0D86C265F279BC8E53391C8E462A9548F45BA36DA72BB86F2FEEFF7FBFD7C3A955A6532F97C9ACF73B1DCAE5428961B8D3ABB636C14313E0DFBBFCCEE753A9DCCA6D52E95D9AC762B1DCF4BBEFBE338510C0723620B5B9D159BAC6FF33FFD935A71BACD5EBF73AFD6FEF573DBCA3B479FE28E16857814B1F638E751B1CABA6ADAFEBE99F5EB81AA131F37C7FCC002A161628B76CD28F242210AE33E11DE55527DF198329D7B302782F7B44A58EABD6D7571556;
// synopsys translate_on

// Location: FF_X72_Y36_N9
dffeas \nn|Probability[5][15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[5]|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[5][15] .is_wysiwyg = "true";
defparam \nn|Probability[5][15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y36_N0
fiftyfivenm_ram_block \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15 .init_file = "HEX/ram_0.hex";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_h1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 1023;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000760A2F1F064630B83C3868221E4CC591F1DC2675059BC5A74E8AC3096BA823DE3EBB3C045EA80DA10DC157AC369E3AB5E39D10C69EB6C35906F30CBCA821886BA49239D1E0042E9323828CE3A9EF6C68C261F563E0C413D669BDEEA653A9F0FA753EDB4FA7526906F907341739D90CE23617F37AFDDEFDF7DB6DFAF57BBD4F87532194EA753E9F4DA60F6B50A16DF74479A42F8EFF27FB7DBEDEEF67B198CC7633199;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'hECF6379AC96432E3856FB03F7D37B3948F6713CBEDF2D96EB7B1F9FCEA7B7DAECF6FB13091402320A996DAC0E6372090C46C341E5D2E86D36393C8E56AB55B8D56E9502814220918545E5D09F7176A040683C1A4D1EAF97E3F1D2B178A553A9D0AA70A8540A0106972AF63EA1514815028147A351A0F878BF5E2F158A453A9D4EA512E960A010091D44EBE94148A050E8B47631120D06C2E7C2B148A653299462552E1743012543215796AD160A0512CB05E30160B15CAC653388C06530180C04C2613030100CB4CF55B29160B2592CB2DC24167B79FCE65138AC566B35A8D44A26130B0082D034491C26564AA4D2692DA6D36737954A2D04825164B6DBAD44E;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h27130B8084F21D4A1BA11458A452390DA6DA6F33915A290482596CF7FBE9F6E371BD1C48470E0EEC6AC10CCA673395DECF24567B0DA0904A25BEFE7FBFDF6FF7FBFDC323E05321C594178CA65B3DDAFDB6DF65B25A0904B65BAFD7EBF5EAFF7EBF7F333D2A9146F9D1E6EB7DBADD2FD7A9B65B6420904B75FAFD7EBF5EAF57EFF7E93D60D127B70E6E6FB7DBE9B0B45A09069343818EC75FBFD7EFD7BAFDEEF6771B32F50D50A56AF67B3D1E860360A2D068341928AED7EBFDFAFF79BDFA9C46619480EFF713DE6B77B3D9F078341A25068B05A6CB697CBEDF2F178B87C960241B6F3D45E9EDF6B75BAF964F2301A0D0683158AD76B319C4F261349A2D048241;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'hA25F7F945E9E6B75BAE9647238982C874BBDCEE463319C4F269349A2D068258B318374CA2C7EF37FAED6ED329942E866B158AC46231984D241341229468244A8E996CAD1DA2E74FA7D3E952B54AA150A051A8546A150A8946A050090293659EB7AF9D370E1F77FA753A9FCAC54AB54281008944A25128904A25128982441F271B1B05822C99F7F5F3B974FE572B14824122904A25122D16EAE5B2BE8F507F97BBC44831533E0EB91FBFCAF5C2D044365F2994EA65F2F944B112A89046F4330194206CC559F74D1AF51777DC23C59AA5E1CF62A8C22A92CAE618A772B46A59A7512481783B34DEB5B8842AD4539C90CADDA6C30589F0FFFC629D178645F4AA3C2;
// synopsys translate_on

// Location: FF_X72_Y36_N23
dffeas \nn|Probability[7][15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[7]|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[7][15] .is_wysiwyg = "true";
defparam \nn|Probability[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N21
dffeas \nn|Probability[4][15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[4]|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[4][15] .is_wysiwyg = "true";
defparam \nn|Probability[4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N10
fiftyfivenm_lcell_comb \nn|Probability[6][15]~feeder (
// Equation(s):
// \nn|Probability[6][15]~feeder_combout  = \nn|r0|r[6]|altsyncram_component|auto_generated|q_a [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[6]|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\nn|Probability[6][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[6][15]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[6][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N11
dffeas \nn|Probability[6][15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[6][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[6][15] .is_wysiwyg = "true";
defparam \nn|Probability[6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N20
fiftyfivenm_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = (\SW[0]~input_o  & (\SW[1]~input_o )) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\nn|Probability[6][15]~q ))) # (!\SW[1]~input_o  & (\nn|Probability[4][15]~q ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[4][15]~q ),
	.datad(\nn|Probability[6][15]~q ),
	.cin(gnd),
	.combout(\Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~3 .lut_mask = 16'hDC98;
defparam \Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N22
fiftyfivenm_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = (\SW[0]~input_o  & ((\Mux0~3_combout  & ((\nn|Probability[7][15]~q ))) # (!\Mux0~3_combout  & (\nn|Probability[5][15]~q )))) # (!\SW[0]~input_o  & (((\Mux0~3_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\nn|Probability[5][15]~q ),
	.datac(\nn|Probability[7][15]~q ),
	.datad(\Mux0~3_combout ),
	.cin(gnd),
	.combout(\Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~4 .lut_mask = 16'hF588;
defparam \Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N19
dffeas \nn|Probability[8][15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[8]|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[8][15] .is_wysiwyg = "true";
defparam \nn|Probability[8][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N16
fiftyfivenm_lcell_comb \nn|Probability[9][15]~feeder (
// Equation(s):
// \nn|Probability[9][15]~feeder_combout  = \nn|r0|r[9]|altsyncram_component|auto_generated|q_a [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[9]|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\nn|Probability[9][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[9][15]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[9][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N17
dffeas \nn|Probability[9][15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[9][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[9][15] .is_wysiwyg = "true";
defparam \nn|Probability[9][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N18
fiftyfivenm_lcell_comb \Mux0~5 (
// Equation(s):
// \Mux0~5_combout  = (\SW[0]~input_o  & ((\SW[1]~input_o ) # ((\nn|Probability[9][15]~q )))) # (!\SW[0]~input_o  & (!\SW[1]~input_o  & (\nn|Probability[8][15]~q )))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[8][15]~q ),
	.datad(\nn|Probability[9][15]~q ),
	.cin(gnd),
	.combout(\Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~5 .lut_mask = 16'hBA98;
defparam \Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N27
dffeas \nn|Probability[11][15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[11]|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[11][15] .is_wysiwyg = "true";
defparam \nn|Probability[11][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N0
fiftyfivenm_lcell_comb \nn|Probability[10][15]~feeder (
// Equation(s):
// \nn|Probability[10][15]~feeder_combout  = \nn|r0|r[10]|altsyncram_component|auto_generated|q_a [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[10]|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\nn|Probability[10][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[10][15]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[10][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N1
dffeas \nn|Probability[10][15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[10][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[10][15] .is_wysiwyg = "true";
defparam \nn|Probability[10][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N26
fiftyfivenm_lcell_comb \Mux0~6 (
// Equation(s):
// \Mux0~6_combout  = (\Mux0~5_combout  & (((\nn|Probability[11][15]~q )) # (!\SW[1]~input_o ))) # (!\Mux0~5_combout  & (\SW[1]~input_o  & ((\nn|Probability[10][15]~q ))))

	.dataa(\Mux0~5_combout ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[11][15]~q ),
	.datad(\nn|Probability[10][15]~q ),
	.cin(gnd),
	.combout(\Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~6 .lut_mask = 16'hE6A2;
defparam \Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N25
dffeas \nn|Probability[0][15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[0]|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[0][15] .is_wysiwyg = "true";
defparam \nn|Probability[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N6
fiftyfivenm_lcell_comb \nn|Probability[1][15]~feeder (
// Equation(s):
// \nn|Probability[1][15]~feeder_combout  = \nn|r0|r[1]|altsyncram_component|auto_generated|q_a [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[1]|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\nn|Probability[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[1][15]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N7
dffeas \nn|Probability[1][15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[1][15] .is_wysiwyg = "true";
defparam \nn|Probability[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N24
fiftyfivenm_lcell_comb \Mux0~7 (
// Equation(s):
// \Mux0~7_combout  = (\SW[0]~input_o  & ((\SW[1]~input_o ) # ((\nn|Probability[1][15]~q )))) # (!\SW[0]~input_o  & (!\SW[1]~input_o  & (\nn|Probability[0][15]~q )))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[0][15]~q ),
	.datad(\nn|Probability[1][15]~q ),
	.cin(gnd),
	.combout(\Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~7 .lut_mask = 16'hBA98;
defparam \Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N4
fiftyfivenm_lcell_comb \nn|Probability[2][15]~feeder (
// Equation(s):
// \nn|Probability[2][15]~feeder_combout  = \nn|r0|r[2]|altsyncram_component|auto_generated|q_a [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[2]|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\nn|Probability[2][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[2][15]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[2][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N5
dffeas \nn|Probability[2][15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[2][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[2][15] .is_wysiwyg = "true";
defparam \nn|Probability[2][15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y29_N0
fiftyfivenm_ram_block \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15 .init_file = "HEX/ram_3.hex";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[3]|altsyncram:altsyncram_component|altsyncram_k1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 10;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 9;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 1023;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 10;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 9;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000008000200008000201008040200008040001008000300A0081414170F844240D0B010360A0A80C3E080E8181412080142417018481A0F0183C34190B030180D068380C09070241004020480C11010342C100B0780A0F06030180E070301C0C070301C0C040381E1304014100607820140900030180C06030180C068341A0C06030180C0603038060E00830020F8542E0906830180C060301805008040A05028;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h540A0C02030140C0F8081E0106008260D038181E130984C221109844020500854261603008041A0E81C30110E05030020580C06030984C26010080402010181C0E070381404030885420030986C240B0580C06030184432090C86412010181C0E070381C060301814361A098501E030180C06010482432190486C160B0581C06030180C06030180012150902826030180C16090486412190D86C160B0583C0E070381406030184800000984406030182C32190C86402110D068340B0503C0E160B81C261301808141A0386C06130D86C321908840201009048240A050380C160B04C26130880002000381C161B0984C30180806020100904824030583C0A140A;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h0542A12098602A0C0982C161B08844201808060301A0D06C06030185422100804028100B0483A180586C1E1D0A87C30180C06038180C028060108844221008050281404034201806858361F0E870381C0E0303818040200211088502A140A050381C0D01402090D8042217068743C1C0603018180C02022110885428100E030180C0E8403E0F01044220506834380C060301814020301A110A85008040683018180404828060387C0A050281408040A0500814020341A1D060301809068343010000601C040580402050281408040201008060703C1E0E0503814090C82434100C0543E130D80C0201028040806030100C0E0783C1C0E0703816090D86C20180;
defparam \nn|r0|r[3]|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'hC0640A05088040201088440806020101C0E068341C0E0703816130884C22110D0080E140B064021108040220502818080F0783C1A0F0586C06010884422110E03C1A020780802100804024110884C22110980C0E030984C26130586C26120F83834100E0381A100804424100D02C16090482416090D82C361B05874120C0D8741E0E02038061D0F86C360F0586C160B0582C160B04824360D0D864140C0C0241E1500048280E0D03836190C824160B0582C1E1B07824360D0C054160B0F81828170D8200A170C83C16010780032120F86C3C150F810181D050640E12098181C11020700E160C85C1A08090341C090E004061B0B814121C070103C1F018280C00;
// synopsys translate_on

// Location: FF_X72_Y36_N19
dffeas \nn|Probability[3][15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[3]|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[3][15] .is_wysiwyg = "true";
defparam \nn|Probability[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N18
fiftyfivenm_lcell_comb \Mux0~8 (
// Equation(s):
// \Mux0~8_combout  = (\Mux0~7_combout  & (((\nn|Probability[3][15]~q ) # (!\SW[1]~input_o )))) # (!\Mux0~7_combout  & (\nn|Probability[2][15]~q  & ((\SW[1]~input_o ))))

	.dataa(\Mux0~7_combout ),
	.datab(\nn|Probability[2][15]~q ),
	.datac(\nn|Probability[3][15]~q ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~8 .lut_mask = 16'hE4AA;
defparam \Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N28
fiftyfivenm_lcell_comb \Mux0~9 (
// Equation(s):
// \Mux0~9_combout  = (\SW[3]~input_o  & ((\SW[2]~input_o ) # ((\Mux0~6_combout )))) # (!\SW[3]~input_o  & (!\SW[2]~input_o  & ((\Mux0~8_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\Mux0~6_combout ),
	.datad(\Mux0~8_combout ),
	.cin(gnd),
	.combout(\Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~9 .lut_mask = 16'hB9A8;
defparam \Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N14
fiftyfivenm_lcell_comb \nn|Probability[13][15]~feeder (
// Equation(s):
// \nn|Probability[13][15]~feeder_combout  = \nn|r0|r[13]|altsyncram_component|auto_generated|q_a [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[13]|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\nn|Probability[13][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[13][15]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[13][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N15
dffeas \nn|Probability[13][15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[13][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[13][15] .is_wysiwyg = "true";
defparam \nn|Probability[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N13
dffeas \nn|Probability[15][15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[15]|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[15][15] .is_wysiwyg = "true";
defparam \nn|Probability[15][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N3
dffeas \nn|Probability[12][15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[12]|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[12][15] .is_wysiwyg = "true";
defparam \nn|Probability[12][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N17
dffeas \nn|Probability[14][15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[14]|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[14][15] .is_wysiwyg = "true";
defparam \nn|Probability[14][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N2
fiftyfivenm_lcell_comb \Mux0~10 (
// Equation(s):
// \Mux0~10_combout  = (\SW[0]~input_o  & (\SW[1]~input_o )) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\nn|Probability[14][15]~q ))) # (!\SW[1]~input_o  & (\nn|Probability[12][15]~q ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[12][15]~q ),
	.datad(\nn|Probability[14][15]~q ),
	.cin(gnd),
	.combout(\Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~10 .lut_mask = 16'hDC98;
defparam \Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N12
fiftyfivenm_lcell_comb \Mux0~11 (
// Equation(s):
// \Mux0~11_combout  = (\SW[0]~input_o  & ((\Mux0~10_combout  & ((\nn|Probability[15][15]~q ))) # (!\Mux0~10_combout  & (\nn|Probability[13][15]~q )))) # (!\SW[0]~input_o  & (((\Mux0~10_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\nn|Probability[13][15]~q ),
	.datac(\nn|Probability[15][15]~q ),
	.datad(\Mux0~10_combout ),
	.cin(gnd),
	.combout(\Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~11 .lut_mask = 16'hF588;
defparam \Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N30
fiftyfivenm_lcell_comb \Mux0~12 (
// Equation(s):
// \Mux0~12_combout  = (\Mux0~9_combout  & (((\Mux0~11_combout ) # (!\SW[2]~input_o )))) # (!\Mux0~9_combout  & (\Mux0~4_combout  & (\SW[2]~input_o )))

	.dataa(\Mux0~4_combout ),
	.datab(\Mux0~9_combout ),
	.datac(\SW[2]~input_o ),
	.datad(\Mux0~11_combout ),
	.cin(gnd),
	.combout(\Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~12 .lut_mask = 16'hEC2C;
defparam \Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N21
dffeas \nn|Probability[17][15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[17]|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[17][15] .is_wysiwyg = "true";
defparam \nn|Probability[17][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y35_N27
dffeas \nn|Probability[19][15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[19]|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[19][15] .is_wysiwyg = "true";
defparam \nn|Probability[19][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y35_N31
dffeas \nn|Probability[18][15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[18]|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[18][15] .is_wysiwyg = "true";
defparam \nn|Probability[18][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y35_N17
dffeas \nn|Probability[16][15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[16]|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[16][15] .is_wysiwyg = "true";
defparam \nn|Probability[16][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N16
fiftyfivenm_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\SW[0]~input_o  & (((\SW[1]~input_o )))) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & (\nn|Probability[18][15]~q )) # (!\SW[1]~input_o  & ((\nn|Probability[16][15]~q )))))

	.dataa(\nn|Probability[18][15]~q ),
	.datab(\SW[0]~input_o ),
	.datac(\nn|Probability[16][15]~q ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hEE30;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N26
fiftyfivenm_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = (\SW[0]~input_o  & ((\Mux0~1_combout  & ((\nn|Probability[19][15]~q ))) # (!\Mux0~1_combout  & (\nn|Probability[17][15]~q )))) # (!\SW[0]~input_o  & (((\Mux0~1_combout ))))

	.dataa(\nn|Probability[17][15]~q ),
	.datab(\SW[0]~input_o ),
	.datac(\nn|Probability[19][15]~q ),
	.datad(\Mux0~1_combout ),
	.cin(gnd),
	.combout(\Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~2 .lut_mask = 16'hF388;
defparam \Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N12
fiftyfivenm_lcell_comb \Mux0~13 (
// Equation(s):
// \Mux0~13_combout  = (\SW[4]~input_o  & (((\Mux0~2_combout  & \Mux0~0_combout )))) # (!\SW[4]~input_o  & ((\Mux0~12_combout ) # ((\Mux0~2_combout  & \Mux0~0_combout ))))

	.dataa(\SW[4]~input_o ),
	.datab(\Mux0~12_combout ),
	.datac(\Mux0~2_combout ),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~13 .lut_mask = 16'hF444;
defparam \Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y31_N0
fiftyfivenm_ram_block \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14 .init_file = "HEX/ram_1.hex";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component|altsyncram_i1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 10;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 9;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 13;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 1023;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 10;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 9;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000080806038040A000100806070000002020100408010340ED9E08E962D65D33BB662CF530EF64D4F4C7EE2014666911A4914A59AEF158CE31ED8D06129ADEB1502AB32D62E29D9E97C740A32662D8C2EBAEAC43AE6F90D7B158A6563B1B8BC7E291FEBC7BAD17AD678971270C4CD5BE6BAFD6FA7DBEDEEF358AE572B1588D58A4572A95CAE54AB5489F738515297FE535AF6E77DBEDF6F35DAE464120008804443;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h20900AC44EB37FE15F97CEE47F3E7EBDAE2E170FC58AC26717C3A9D0484432120B2591C8E4320B0F2544D60337A30C85A3C160B0D86C56F33C9E492C864328B4FA791C8E03289CC2E190690ED2D8A0703C361B0D86F13C5B6DB5BBDD6C369B4DA7D0E8E432094CC323687708719E85028341B8C4321B0DCEF35BEDF6F279349A4D0693412094CA20D4D4B085D0A0506C37178A472291C8EA7D3EAE677391CFA0D26930920944C2739B4E68202A050683F158A4563B9944E3D4E6EB77BA9D6AA5229148A090C8667E2F0080C0A051782E158E4471289C4E0EC72AB773BDD4AA552B158A99042E090D0649540E4F3EBA5558AC472B89A4D2EE52A856BB1D88A472;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h391C8D90CD8AF9625085D37FF7038141AAC470BCDA7D9AED3ACD60F1388C472391C9D404FB45C62A384D4EE27239DC5E6D763B8DE6DD26D2AC0E271389C472793C1E40D129A11ABB004F6E773399CCEEF77BBC5B2DD269B0CCE6733D9C4F2793C5E20580279162DAB040E573399CEE6573ABD5BA5D2E8F168F67B3C964B379BC5DAD37E08F23AE922106433188C4A2110A955B85C0EA7568B2592C964B35DACC1A0D377E09116D6E90402018000000000000101C0EA6566B359ACD66B35B8140804449279015D22894022100800000000201119CCE2763A3DBE9F6E934A806381D562BE5DFFD069144A2100A0110080122034D86E271BA7D1E0F269382C103A0;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hD0ABD9982A102994CA211080598C2F1F6EBF5729179BB1D1E0F0590004100895AB4F3F0D2D6A994CA2552B94CA61F558AF57A3D5CAFDDC1E03000002010885D1BDCC7DD5D46195CAE5F2FB7C361B4D80C1E8F57A1D06A2512894582C13A917D6F37E4771DCDDDCFE7F3FBF8F5FAFCEE65F2F9369E47A3D168B05828341A75B68EF830637C9BB6FFD9FCFE7F3F9FCEAB5DBBD368F453399ED6FDB7A660A2140AC78416275A1B3D58DFE77EFB7694E3779FBDFEE77FFDBDEEE5B390F68FBF955C1912FC29E1AD711EEB73877DD335FDFDE3CBE70B5922BC6EAFA9A83552CAC517AC3A01A4B05215C4FC221CEA8CFFE330613AB7608F25DF6A98B1D73B7AEAE2BAC;
// synopsys translate_on

// Location: FF_X72_Y33_N9
dffeas \nn|Probability[18][14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[18]|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[18][14] .is_wysiwyg = "true";
defparam \nn|Probability[18][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N15
dffeas \nn|Probability[19][14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[19]|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[19][14] .is_wysiwyg = "true";
defparam \nn|Probability[19][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N29
dffeas \nn|Probability[16][14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[16]|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[16][14] .is_wysiwyg = "true";
defparam \nn|Probability[16][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N26
fiftyfivenm_lcell_comb \nn|Probability[17][14]~feeder (
// Equation(s):
// \nn|Probability[17][14]~feeder_combout  = \nn|r0|r[17]|altsyncram_component|auto_generated|q_a [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[17]|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\nn|Probability[17][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[17][14]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[17][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N27
dffeas \nn|Probability[17][14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[17][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[17][14] .is_wysiwyg = "true";
defparam \nn|Probability[17][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N28
fiftyfivenm_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\SW[0]~input_o  & ((\SW[1]~input_o ) # ((\nn|Probability[17][14]~q )))) # (!\SW[0]~input_o  & (!\SW[1]~input_o  & (\nn|Probability[16][14]~q )))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[16][14]~q ),
	.datad(\nn|Probability[17][14]~q ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hBA98;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N14
fiftyfivenm_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\SW[1]~input_o  & ((\Mux1~0_combout  & ((\nn|Probability[19][14]~q ))) # (!\Mux1~0_combout  & (\nn|Probability[18][14]~q )))) # (!\SW[1]~input_o  & (((\Mux1~0_combout ))))

	.dataa(\nn|Probability[18][14]~q ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[19][14]~q ),
	.datad(\Mux1~0_combout ),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'hF388;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N10
fiftyfivenm_lcell_comb \nn|Probability[5][14]~feeder (
// Equation(s):
// \nn|Probability[5][14]~feeder_combout  = \nn|r0|r[5]|altsyncram_component|auto_generated|q_a [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[5]|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\nn|Probability[5][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[5][14]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[5][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y32_N11
dffeas \nn|Probability[5][14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[5][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[5][14] .is_wysiwyg = "true";
defparam \nn|Probability[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N13
dffeas \nn|Probability[1][14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[1]|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[1][14] .is_wysiwyg = "true";
defparam \nn|Probability[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N12
fiftyfivenm_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = (\SW[3]~input_o  & (((\SW[2]~input_o )))) # (!\SW[3]~input_o  & ((\SW[2]~input_o  & (\nn|Probability[5][14]~q )) # (!\SW[2]~input_o  & ((\nn|Probability[1][14]~q )))))

	.dataa(\nn|Probability[5][14]~q ),
	.datab(\SW[3]~input_o ),
	.datac(\nn|Probability[1][14]~q ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~2 .lut_mask = 16'hEE30;
defparam \Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y32_N7
dffeas \nn|Probability[13][14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[13]|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[13][14] .is_wysiwyg = "true";
defparam \nn|Probability[13][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N25
dffeas \nn|Probability[9][14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[9]|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[9][14] .is_wysiwyg = "true";
defparam \nn|Probability[9][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N6
fiftyfivenm_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = (\Mux1~2_combout  & (((\nn|Probability[13][14]~q )) # (!\SW[3]~input_o ))) # (!\Mux1~2_combout  & (\SW[3]~input_o  & ((\nn|Probability[9][14]~q ))))

	.dataa(\Mux1~2_combout ),
	.datab(\SW[3]~input_o ),
	.datac(\nn|Probability[13][14]~q ),
	.datad(\nn|Probability[9][14]~q ),
	.cin(gnd),
	.combout(\Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~3 .lut_mask = 16'hE6A2;
defparam \Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y32_N0
fiftyfivenm_ram_block \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14 .init_file = "HEX/ram_0.hex";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_h1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 1023;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002810140000814080505054081D0B8201E1208860021704078702C73754B1A3DC3DC87C4A1C81102649A6B7C42E9434A2671A7087BE66A17305F64B7D48C918759A8DB7D1C124CE2B43849963A98FECC88267FA6E658053B6D979FC9E4F27B3D9E4F6FB3D9E4D6207DA366C6377E01164F416C2EAB1BCFAEF56ABD9E4F37D3F9F4F2793C9E4F67B3D9E17669103CD678C779B368DFC46EAF53A9CDE6FB759ACF67B7DB;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'hEDF6F77AB5582D67C28F706FB949B5818AE452BB4DA6935DAEB77BBDDAFBF5FEDD7F36B31380C34CF7ACDCC1A6574120845A2914DA6F2592CB67B2D97CBE5F6FB759AC76382C8658F58EAD55EB2C748C452291CCE5F2F17CBE5A2B178AE576AB15AACD6791C8645775B6676C563589A452297CBE5E2F178BE5E2F150A8556A954AA55ABD1C864313941E728829948A4D2A96CB6562F178A8782A150A8546A345AAD5E3D4E86628340A726DB3D148A57AB15CB4562B158A8201209088146231109C4E250E86438B8D65FF532D1EAF57AB5D8AC569BC964820120B0582C5669349A4A251E85479154813C4E7D5CAD56AB4D46E3492C8240280402A9C4EEE7B349A;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h4F27160543913C9277C33958A8563A0D46B2592482502824122994EFF5F27924926CA498090F146C6DA23D9ACF67A8D44A2294EA0500804522B97CBE5FA793CDE6F34227E18241CDAC3D99A8DC5EAB752ABD4AA4500804562B17ADD7EB65BCDD6E77237F1582CD7BB2D75BFDD6EA375BA954AA4400804562F17AFD6EA61B0DDEEF66F881B05F631A5D7FBFDDEA6174BA150E8743814CB62F7FADDEC731F9CCE6677360FA1B55E0E9F6FB3D1E8E0761A5D0E87439569FCFE7B9D8EEE93DF6B84C671300EF7727BA556FB3D9F0E8743A4D0E9F0FA7EBF8F472BD1C0E8347ABC0C4737F3B4AE76BB556AB1F8A5E2F03A3D1E8F1FCFF7EAF1783D1D0EC767B188C47;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h26BFFFBCF6BA556AB168A5E2F0787C9E5F3FCFE5E2F1783D1D8EC767B1D8CD5361976140AABDD2EF52A8D92D96C7C9E7F9FCFE5F2F9743B190EC66735D8CC9A9EA3782ED901D68743A1D04CBE4D229148E5F27B7C9E4F2B97C8E433158E6FDF564F252B1C3F6E7432390F028112B94482412A95CAE572B15CAE556A1294376F271F0F844C19FFADC3A161F8542A158A8542B15CAE562F175A85E2AC9F503D377B1C9041763509385F5F0AE582F140B85C2A354A8DC2F141B21768100EAC650281A46986B9FF9536F906FBDA0295A20DC3DE6DA1C649231AC2328F64386CDA662948A57337395F777904528E7698918DBE570B0DB7E1F77CA75E279EC5E896302;
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N10
fiftyfivenm_lcell_comb \nn|Probability[11][14]~feeder (
// Equation(s):
// \nn|Probability[11][14]~feeder_combout  = \nn|r0|r[11]|altsyncram_component|auto_generated|q_a [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[11]|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\nn|Probability[11][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[11][14]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[11][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N11
dffeas \nn|Probability[11][14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[11][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[11][14] .is_wysiwyg = "true";
defparam \nn|Probability[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N21
dffeas \nn|Probability[3][14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[3]|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[3][14] .is_wysiwyg = "true";
defparam \nn|Probability[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N25
dffeas \nn|Probability[7][14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[7]|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[7][14] .is_wysiwyg = "true";
defparam \nn|Probability[7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N20
fiftyfivenm_lcell_comb \Mux1~9 (
// Equation(s):
// \Mux1~9_combout  = (\SW[3]~input_o  & (\SW[2]~input_o )) # (!\SW[3]~input_o  & ((\SW[2]~input_o  & ((\nn|Probability[7][14]~q ))) # (!\SW[2]~input_o  & (\nn|Probability[3][14]~q ))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\nn|Probability[3][14]~q ),
	.datad(\nn|Probability[7][14]~q ),
	.cin(gnd),
	.combout(\Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~9 .lut_mask = 16'hDC98;
defparam \Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N23
dffeas \nn|Probability[15][14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[15]|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[15][14] .is_wysiwyg = "true";
defparam \nn|Probability[15][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N22
fiftyfivenm_lcell_comb \Mux1~10 (
// Equation(s):
// \Mux1~10_combout  = (\Mux1~9_combout  & (((\nn|Probability[15][14]~q ) # (!\SW[3]~input_o )))) # (!\Mux1~9_combout  & (\nn|Probability[11][14]~q  & ((\SW[3]~input_o ))))

	.dataa(\nn|Probability[11][14]~q ),
	.datab(\Mux1~9_combout ),
	.datac(\nn|Probability[15][14]~q ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~10 .lut_mask = 16'hE2CC;
defparam \Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y32_N29
dffeas \nn|Probability[0][14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[0]|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[0][14] .is_wysiwyg = "true";
defparam \nn|Probability[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N18
fiftyfivenm_lcell_comb \nn|Probability[8][14]~feeder (
// Equation(s):
// \nn|Probability[8][14]~feeder_combout  = \nn|r0|r[8]|altsyncram_component|auto_generated|q_a [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[8]|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\nn|Probability[8][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[8][14]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[8][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y32_N19
dffeas \nn|Probability[8][14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[8][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[8][14] .is_wysiwyg = "true";
defparam \nn|Probability[8][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N28
fiftyfivenm_lcell_comb \Mux1~6 (
// Equation(s):
// \Mux1~6_combout  = (\SW[2]~input_o  & (\SW[3]~input_o )) # (!\SW[2]~input_o  & ((\SW[3]~input_o  & ((\nn|Probability[8][14]~q ))) # (!\SW[3]~input_o  & (\nn|Probability[0][14]~q ))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\nn|Probability[0][14]~q ),
	.datad(\nn|Probability[8][14]~q ),
	.cin(gnd),
	.combout(\Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~6 .lut_mask = 16'hDC98;
defparam \Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y32_N31
dffeas \nn|Probability[12][14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[12]|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[12][14] .is_wysiwyg = "true";
defparam \nn|Probability[12][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N0
fiftyfivenm_lcell_comb \nn|Probability[4][14]~feeder (
// Equation(s):
// \nn|Probability[4][14]~feeder_combout  = \nn|r0|r[4]|altsyncram_component|auto_generated|q_a [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[4]|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\nn|Probability[4][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[4][14]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[4][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y32_N1
dffeas \nn|Probability[4][14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[4][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[4][14] .is_wysiwyg = "true";
defparam \nn|Probability[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N30
fiftyfivenm_lcell_comb \Mux1~7 (
// Equation(s):
// \Mux1~7_combout  = (\Mux1~6_combout  & (((\nn|Probability[12][14]~q )) # (!\SW[2]~input_o ))) # (!\Mux1~6_combout  & (\SW[2]~input_o  & ((\nn|Probability[4][14]~q ))))

	.dataa(\Mux1~6_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\nn|Probability[12][14]~q ),
	.datad(\nn|Probability[4][14]~q ),
	.cin(gnd),
	.combout(\Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~7 .lut_mask = 16'hE6A2;
defparam \Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N8
fiftyfivenm_lcell_comb \nn|Probability[6][14]~feeder (
// Equation(s):
// \nn|Probability[6][14]~feeder_combout  = \nn|r0|r[6]|altsyncram_component|auto_generated|q_a [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[6]|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\nn|Probability[6][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[6][14]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[6][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y32_N9
dffeas \nn|Probability[6][14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[6][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[6][14] .is_wysiwyg = "true";
defparam \nn|Probability[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N23
dffeas \nn|Probability[14][14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[14]|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[14][14] .is_wysiwyg = "true";
defparam \nn|Probability[14][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N27
dffeas \nn|Probability[10][14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[10]|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[10][14] .is_wysiwyg = "true";
defparam \nn|Probability[10][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y32_N21
dffeas \nn|Probability[2][14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[2]|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[2][14] .is_wysiwyg = "true";
defparam \nn|Probability[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N20
fiftyfivenm_lcell_comb \Mux1~4 (
// Equation(s):
// \Mux1~4_combout  = (\SW[3]~input_o  & ((\nn|Probability[10][14]~q ) # ((\SW[2]~input_o )))) # (!\SW[3]~input_o  & (((\nn|Probability[2][14]~q  & !\SW[2]~input_o ))))

	.dataa(\nn|Probability[10][14]~q ),
	.datab(\SW[3]~input_o ),
	.datac(\nn|Probability[2][14]~q ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~4 .lut_mask = 16'hCCB8;
defparam \Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N22
fiftyfivenm_lcell_comb \Mux1~5 (
// Equation(s):
// \Mux1~5_combout  = (\SW[2]~input_o  & ((\Mux1~4_combout  & ((\nn|Probability[14][14]~q ))) # (!\Mux1~4_combout  & (\nn|Probability[6][14]~q )))) # (!\SW[2]~input_o  & (((\Mux1~4_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\nn|Probability[6][14]~q ),
	.datac(\nn|Probability[14][14]~q ),
	.datad(\Mux1~4_combout ),
	.cin(gnd),
	.combout(\Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~5 .lut_mask = 16'hF588;
defparam \Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N16
fiftyfivenm_lcell_comb \Mux1~8 (
// Equation(s):
// \Mux1~8_combout  = (\SW[0]~input_o  & (((\SW[1]~input_o )))) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\Mux1~5_combout ))) # (!\SW[1]~input_o  & (\Mux1~7_combout ))))

	.dataa(\Mux1~7_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\Mux1~5_combout ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~8 .lut_mask = 16'hFC22;
defparam \Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N2
fiftyfivenm_lcell_comb \Mux1~11 (
// Equation(s):
// \Mux1~11_combout  = (\SW[0]~input_o  & ((\Mux1~8_combout  & ((\Mux1~10_combout ))) # (!\Mux1~8_combout  & (\Mux1~3_combout )))) # (!\SW[0]~input_o  & (((\Mux1~8_combout ))))

	.dataa(\Mux1~3_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\Mux1~10_combout ),
	.datad(\Mux1~8_combout ),
	.cin(gnd),
	.combout(\Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~11 .lut_mask = 16'hF388;
defparam \Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N18
fiftyfivenm_lcell_comb \Mux1~12 (
// Equation(s):
// \Mux1~12_combout  = (\Mux0~0_combout  & ((\Mux1~1_combout ) # ((!\SW[4]~input_o  & \Mux1~11_combout )))) # (!\Mux0~0_combout  & (((!\SW[4]~input_o  & \Mux1~11_combout ))))

	.dataa(\Mux0~0_combout ),
	.datab(\Mux1~1_combout ),
	.datac(\SW[4]~input_o ),
	.datad(\Mux1~11_combout ),
	.cin(gnd),
	.combout(\Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~12 .lut_mask = 16'h8F88;
defparam \Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y30_N0
fiftyfivenm_ram_block \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12 .init_file = "HEX/ram_0.hex";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_h1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 1023;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010342C1F058243A0E0802C24150B8683E03068302E060387BC95F03353BCE2BB3862435239862FF80DFB8AD7D9135138770A19C3366B88F18CF6A93D546D10568B44D26360004E2D478358261BC684F48147EC262100EBAACD64D20904825128904AA5168905A2456A1A762575F11924746F92CCE0B2796DB65B2990E966138B85028160B05A2D168F1D27C102F5D39E798EBCCCFE2796CB65B2592C5229148A452AB;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hD5AA5B2996CB25A7E2071847EC64A4C9CE360B9FE7F3BDDEEF537BBD9ECDE6DD5EBF12914AA0795ED1AD566154CE51008651289D7BBD95EAD52B9148B45A6F76BBD5AA552A2543A8DCE6971AEFAC34C86553A956AAD975BCDF6AF23314AA753A95CEED56A9542A55E7FEA73CCE3905A2552AB55A4C275B3DE6CF629188DF4FE5D2AC542A9542A14BB8A671A22CD44AAD42BADD2E4F63BBCDF8F21909476AB64D0A8542A8542B2C220833BDDA89C4E856279FD1E4F229A4953AB549C4C27309A19240348F42A142B5FBA35BA8964BE5F27DBC9A48AC5E2C130AC79BCDA6D25A31149249741A54828812A416997C9A4D2357AB94EAC4A2418454284C66370EA211;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h09A49701A1A86C8833C3AB93C9249A457AB95AA582B55AF52894C269FCE635128B4422980C9F9EA87DB21DACD36BAD5EAFF0FCDA2B5CA610A8CD359F9FEBD1C8F47A26D770C27986A82FDACD6EAFD7FB7DB7CDE6BCC8622ABC4F26C6E2211E8C56EB7D7192C0EDFB5BCBE5E6FB7D3EBEDB7CBEFEDCE636A1A0F8DC47225522C96DA37AC1D84F691D5EBC5E6F33514AA5178B4766A167B1B773A8E84C10792492FB2D6C6C1830B2F1AAC16231080421158984E728DD08CEE25928964D26F73F0F2281A197C32FB550A4164B3884422140885C0F57929CCA65B69B0DC76772D0723D5DBF8B63FB1D2B0547A35924821108C469BEFDED6592C128180E375F8E47A3;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hD4FEAF16B3B152A9517AB49250285C0F1799ACD4E239341281C6633598EC771D6482AA2518FDAAF751AA5FA5D2E540A33D8ECF47A5D2E1B88846335DCEC769D9731B90AEB01AAB359ACD6075BEDF2F97CBED56AB55BAFD2EB74AE1F86C72BED6F77237D123BAF3592D967B09C172984C2E172B9DCFE772797CAE5F33A9A3F4FB1948A84652DEFFEEBB5A8FC66B2191C8E472395CAE4767BCCDEEF395DB15F3F1FA6886CE43C8DDA2F5FBCF6876188DC6E7339ECCEE37789D34591389EFE60844A41F9668DF796376B8D7EE803F9305ECFDF2641E44133BCCD3B08A619BC0B32B5408AF0B6196D9F3D0A59A76159D14D5F2BAD1295E3FEB8554E733E82E610390;
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
fiftyfivenm_lcell_comb \nn|Probability[11][12]~feeder (
// Equation(s):
// \nn|Probability[11][12]~feeder_combout  = \nn|r0|r[11]|altsyncram_component|auto_generated|q_a [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[11]|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\nn|Probability[11][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[11][12]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[11][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N17
dffeas \nn|Probability[11][12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[11][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[11][12] .is_wysiwyg = "true";
defparam \nn|Probability[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N11
dffeas \nn|Probability[3][12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[3]|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[3][12] .is_wysiwyg = "true";
defparam \nn|Probability[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N10
fiftyfivenm_lcell_comb \Mux3~9 (
// Equation(s):
// \Mux3~9_combout  = (\SW[3]~input_o  & ((\nn|Probability[11][12]~q ) # ((\SW[2]~input_o )))) # (!\SW[3]~input_o  & (((\nn|Probability[3][12]~q  & !\SW[2]~input_o ))))

	.dataa(\nn|Probability[11][12]~q ),
	.datab(\SW[3]~input_o ),
	.datac(\nn|Probability[3][12]~q ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~9 .lut_mask = 16'hCCB8;
defparam \Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N5
dffeas \nn|Probability[15][12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[15]|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[15][12] .is_wysiwyg = "true";
defparam \nn|Probability[15][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N24
fiftyfivenm_lcell_comb \nn|Probability[7][12]~feeder (
// Equation(s):
// \nn|Probability[7][12]~feeder_combout  = \nn|r0|r[7]|altsyncram_component|auto_generated|q_a [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[7]|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\nn|Probability[7][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[7][12]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[7][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N25
dffeas \nn|Probability[7][12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[7][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[7][12] .is_wysiwyg = "true";
defparam \nn|Probability[7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N4
fiftyfivenm_lcell_comb \Mux3~10 (
// Equation(s):
// \Mux3~10_combout  = (\Mux3~9_combout  & (((\nn|Probability[15][12]~q )) # (!\SW[2]~input_o ))) # (!\Mux3~9_combout  & (\SW[2]~input_o  & ((\nn|Probability[7][12]~q ))))

	.dataa(\Mux3~9_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\nn|Probability[15][12]~q ),
	.datad(\nn|Probability[7][12]~q ),
	.cin(gnd),
	.combout(\Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~10 .lut_mask = 16'hE6A2;
defparam \Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y30_N0
fiftyfivenm_ram_block \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12 .init_file = "HEX/ram_1.hex";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component|altsyncram_i1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 10;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 9;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 1023;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 10;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 9;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000140E110D868001302878001C088601C120D86C380C0A87C2E6C5C1F770438F30CB28B65FCB4C257E706BE2D14C9D2014054E3096B7C9749A85F4567DC480976778985DA9D99ED987864D09D121CF5ED0A17373EF15F51BAAD6DEEF75BBFDFBF7FFFDD7FF7FFCDA47FC9F626CB14305767D02E5F1BCFF7BBFCEE6F77BB9DEEF57BE572FD76BF5FAEB7D867EE969C32B2F7179C78FAD72F9FCBE4F77ABD548846A2572B;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hD56AA5F263385DD577EFFC793E9EFF554AB51A8D528140B51B95DAE5D0B55CAD566B747A2904834231C53981E773C0628948A05028160B3589C4E2732994DA3D3E1E0723104C2E09B1A2BA51EC8E6024140A0582C1F47B3C9E4E67B3995DAFC3C1F0303904826141344637D010AEC20100807C160B0781D1ECE6F371A190DC2613018CD4482613013255DD08884020140E87C160B0582C189C4F22997D25D3E870B8D166A26168BC1E9A9081440201A8F83C160F07A391A964A10EA7DB399CCE1B0D864A24128F162A5380844A355A8F43C160FC76170A9F2F8E4F2D178DC6E371C8E4E2503A162D03B0D946935DBEDD341E0DC2E369E7FBC8EE7693DCE82C1E;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h0F0F872516E33B9D7580987DB2CB649349B05C2712BA5B7CAE76397D7E2713C0E0FBF0135E85819C90889EDD6AB5CA358A4782E958A410CC43198DC2E3F134DB6DB7C002D1A100CEA9974DF2A954A87CAE7F2B94A84000E260A17DFFFF7F7DBFDB7D01A93512059BA0525F7AD54AC7432172B9400C361752AB57FFEFAB97DB7FBF5E6DE12D0FC98C342BDDECC6606C16030D96C362161C32DFE9FCB2596CB67A2150B4FB8E6574DF6AB51A8F4482592490482416845DAADD6CB6DBA8BEE75028150E00CF6505EC363AD228D068040241048A65D6EDCDFEF17BBE5F8B46A5448854ED32EB3FD6CB63A1B28C16AA61B211CC827128B4DA6DB6DBC5E8F52C920885;
defparam \nn|r0|r[1]|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h02A7FBE4582C363B19008168B6D23A5F6FBBC5C1CDE6DF6DB45A2D42C96080D5B2D7F5CA76C761B1D06872194CA2FDDAEE77299D8EEF568B05A04020140C0360FCBA9BE7C4B439148E6737994C06830044DA299E824130D86C26120945EB57E5AC7782E8F97BF1ECF67B759ADD6FB65824124A6D169B0D86C34181400843DBD07DE65215C25EDAFC6EB75FADD6EB6CB2596D86C360B45A655ADB4654A408C037D4414109E94EB583FF719ECD45960B2DD6CBE5B2FD67B65D24B7434438F258B94749480B9EF3CA7F25293FE6283FBAFD0D6E9D9F257281DC93266F13091BCCF684E2131D2718E797808555B17DD81E084C64B2BA36137DCB234BF8F6DFAF4D49;
// synopsys translate_on

// Location: FF_X57_Y34_N13
dffeas \nn|Probability[1][12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[1]|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[1][12] .is_wysiwyg = "true";
defparam \nn|Probability[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
fiftyfivenm_lcell_comb \nn|Probability[9][12]~feeder (
// Equation(s):
// \nn|Probability[9][12]~feeder_combout  = \nn|r0|r[9]|altsyncram_component|auto_generated|q_a [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[9]|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\nn|Probability[9][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[9][12]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[9][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N19
dffeas \nn|Probability[9][12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[9][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[9][12] .is_wysiwyg = "true";
defparam \nn|Probability[9][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N12
fiftyfivenm_lcell_comb \Mux3~4 (
// Equation(s):
// \Mux3~4_combout  = (\SW[3]~input_o  & ((\SW[2]~input_o ) # ((\nn|Probability[9][12]~q )))) # (!\SW[3]~input_o  & (!\SW[2]~input_o  & (\nn|Probability[1][12]~q )))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\nn|Probability[1][12]~q ),
	.datad(\nn|Probability[9][12]~q ),
	.cin(gnd),
	.combout(\Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~4 .lut_mask = 16'hBA98;
defparam \Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N7
dffeas \nn|Probability[13][12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[13]|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[13][12] .is_wysiwyg = "true";
defparam \nn|Probability[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N17
dffeas \nn|Probability[5][12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[5]|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[5][12] .is_wysiwyg = "true";
defparam \nn|Probability[5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
fiftyfivenm_lcell_comb \Mux3~5 (
// Equation(s):
// \Mux3~5_combout  = (\Mux3~4_combout  & (((\nn|Probability[13][12]~q )) # (!\SW[2]~input_o ))) # (!\Mux3~4_combout  & (\SW[2]~input_o  & ((\nn|Probability[5][12]~q ))))

	.dataa(\Mux3~4_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\nn|Probability[13][12]~q ),
	.datad(\nn|Probability[5][12]~q ),
	.cin(gnd),
	.combout(\Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~5 .lut_mask = 16'hE6A2;
defparam \Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N31
dffeas \nn|Probability[0][12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[0]|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[0][12] .is_wysiwyg = "true";
defparam \nn|Probability[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
fiftyfivenm_lcell_comb \nn|Probability[4][12]~feeder (
// Equation(s):
// \nn|Probability[4][12]~feeder_combout  = \nn|r0|r[4]|altsyncram_component|auto_generated|q_a [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[4]|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\nn|Probability[4][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[4][12]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[4][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N21
dffeas \nn|Probability[4][12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[4][12] .is_wysiwyg = "true";
defparam \nn|Probability[4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N30
fiftyfivenm_lcell_comb \Mux3~6 (
// Equation(s):
// \Mux3~6_combout  = (\SW[2]~input_o  & ((\SW[3]~input_o ) # ((\nn|Probability[4][12]~q )))) # (!\SW[2]~input_o  & (!\SW[3]~input_o  & (\nn|Probability[0][12]~q )))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\nn|Probability[0][12]~q ),
	.datad(\nn|Probability[4][12]~q ),
	.cin(gnd),
	.combout(\Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~6 .lut_mask = 16'hBA98;
defparam \Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N1
dffeas \nn|Probability[12][12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[12]|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[12][12] .is_wysiwyg = "true";
defparam \nn|Probability[12][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N2
fiftyfivenm_lcell_comb \nn|Probability[8][12]~feeder (
// Equation(s):
// \nn|Probability[8][12]~feeder_combout  = \nn|r0|r[8]|altsyncram_component|auto_generated|q_a [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\nn|r0|r[8]|altsyncram_component|auto_generated|q_a [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\nn|Probability[8][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[8][12]~feeder .lut_mask = 16'hF0F0;
defparam \nn|Probability[8][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N3
dffeas \nn|Probability[8][12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[8][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[8][12] .is_wysiwyg = "true";
defparam \nn|Probability[8][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N0
fiftyfivenm_lcell_comb \Mux3~7 (
// Equation(s):
// \Mux3~7_combout  = (\Mux3~6_combout  & (((\nn|Probability[12][12]~q )) # (!\SW[3]~input_o ))) # (!\Mux3~6_combout  & (\SW[3]~input_o  & ((\nn|Probability[8][12]~q ))))

	.dataa(\Mux3~6_combout ),
	.datab(\SW[3]~input_o ),
	.datac(\nn|Probability[12][12]~q ),
	.datad(\nn|Probability[8][12]~q ),
	.cin(gnd),
	.combout(\Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~7 .lut_mask = 16'hE6A2;
defparam \Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
fiftyfivenm_lcell_comb \Mux3~8 (
// Equation(s):
// \Mux3~8_combout  = (\SW[1]~input_o  & (((\SW[0]~input_o )))) # (!\SW[1]~input_o  & ((\SW[0]~input_o  & (\Mux3~5_combout )) # (!\SW[0]~input_o  & ((\Mux3~7_combout )))))

	.dataa(\Mux3~5_combout ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\Mux3~7_combout ),
	.cin(gnd),
	.combout(\Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~8 .lut_mask = 16'hE3E0;
defparam \Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N23
dffeas \nn|Probability[2][12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[2]|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[2][12] .is_wysiwyg = "true";
defparam \nn|Probability[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
fiftyfivenm_lcell_comb \nn|Probability[6][12]~feeder (
// Equation(s):
// \nn|Probability[6][12]~feeder_combout  = \nn|r0|r[6]|altsyncram_component|auto_generated|q_a [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\nn|r0|r[6]|altsyncram_component|auto_generated|q_a [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\nn|Probability[6][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[6][12]~feeder .lut_mask = 16'hF0F0;
defparam \nn|Probability[6][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N29
dffeas \nn|Probability[6][12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[6][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[6][12] .is_wysiwyg = "true";
defparam \nn|Probability[6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
fiftyfivenm_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = (\SW[2]~input_o  & ((\SW[3]~input_o ) # ((\nn|Probability[6][12]~q )))) # (!\SW[2]~input_o  & (!\SW[3]~input_o  & (\nn|Probability[2][12]~q )))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\nn|Probability[2][12]~q ),
	.datad(\nn|Probability[6][12]~q ),
	.cin(gnd),
	.combout(\Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~2 .lut_mask = 16'hBA98;
defparam \Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N25
dffeas \nn|Probability[14][12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[14]|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[14][12] .is_wysiwyg = "true";
defparam \nn|Probability[14][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
fiftyfivenm_lcell_comb \nn|Probability[10][12]~feeder (
// Equation(s):
// \nn|Probability[10][12]~feeder_combout  = \nn|r0|r[10]|altsyncram_component|auto_generated|q_a [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[10]|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\nn|Probability[10][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[10][12]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[10][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N19
dffeas \nn|Probability[10][12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[10][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[10][12] .is_wysiwyg = "true";
defparam \nn|Probability[10][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
fiftyfivenm_lcell_comb \Mux3~3 (
// Equation(s):
// \Mux3~3_combout  = (\Mux3~2_combout  & (((\nn|Probability[14][12]~q )) # (!\SW[3]~input_o ))) # (!\Mux3~2_combout  & (\SW[3]~input_o  & ((\nn|Probability[10][12]~q ))))

	.dataa(\Mux3~2_combout ),
	.datab(\SW[3]~input_o ),
	.datac(\nn|Probability[14][12]~q ),
	.datad(\nn|Probability[10][12]~q ),
	.cin(gnd),
	.combout(\Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~3 .lut_mask = 16'hE6A2;
defparam \Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N4
fiftyfivenm_lcell_comb \Mux3~11 (
// Equation(s):
// \Mux3~11_combout  = (\SW[1]~input_o  & ((\Mux3~8_combout  & (\Mux3~10_combout )) # (!\Mux3~8_combout  & ((\Mux3~3_combout ))))) # (!\SW[1]~input_o  & (((\Mux3~8_combout ))))

	.dataa(\Mux3~10_combout ),
	.datab(\SW[1]~input_o ),
	.datac(\Mux3~8_combout ),
	.datad(\Mux3~3_combout ),
	.cin(gnd),
	.combout(\Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~11 .lut_mask = 16'hBCB0;
defparam \Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
fiftyfivenm_lcell_comb \nn|Probability[18][12]~feeder (
// Equation(s):
// \nn|Probability[18][12]~feeder_combout  = \nn|r0|r[18]|altsyncram_component|auto_generated|q_a [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\nn|r0|r[18]|altsyncram_component|auto_generated|q_a [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\nn|Probability[18][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[18][12]~feeder .lut_mask = 16'hF0F0;
defparam \nn|Probability[18][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N11
dffeas \nn|Probability[18][12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[18][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[18][12] .is_wysiwyg = "true";
defparam \nn|Probability[18][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N17
dffeas \nn|Probability[19][12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[19]|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[19][12] .is_wysiwyg = "true";
defparam \nn|Probability[19][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N7
dffeas \nn|Probability[16][12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[16]|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[16][12] .is_wysiwyg = "true";
defparam \nn|Probability[16][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N12
fiftyfivenm_lcell_comb \nn|Probability[17][12]~feeder (
// Equation(s):
// \nn|Probability[17][12]~feeder_combout  = \nn|r0|r[17]|altsyncram_component|auto_generated|q_a [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[17]|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\nn|Probability[17][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[17][12]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[17][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N13
dffeas \nn|Probability[17][12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[17][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[17][12] .is_wysiwyg = "true";
defparam \nn|Probability[17][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N6
fiftyfivenm_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\SW[0]~input_o  & ((\SW[1]~input_o ) # ((\nn|Probability[17][12]~q )))) # (!\SW[0]~input_o  & (!\SW[1]~input_o  & (\nn|Probability[16][12]~q )))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[16][12]~q ),
	.datad(\nn|Probability[17][12]~q ),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hBA98;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
fiftyfivenm_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = (\SW[1]~input_o  & ((\Mux3~0_combout  & ((\nn|Probability[19][12]~q ))) # (!\Mux3~0_combout  & (\nn|Probability[18][12]~q )))) # (!\SW[1]~input_o  & (((\Mux3~0_combout ))))

	.dataa(\nn|Probability[18][12]~q ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[19][12]~q ),
	.datad(\Mux3~0_combout ),
	.cin(gnd),
	.combout(\Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = 16'hF388;
defparam \Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N16
fiftyfivenm_lcell_comb \Mux3~12 (
// Equation(s):
// \Mux3~12_combout  = (\Mux3~11_combout  & (((\Mux3~1_combout  & \Mux0~0_combout )) # (!\SW[4]~input_o ))) # (!\Mux3~11_combout  & (\Mux3~1_combout  & ((\Mux0~0_combout ))))

	.dataa(\Mux3~11_combout ),
	.datab(\Mux3~1_combout ),
	.datac(\SW[4]~input_o ),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~12 .lut_mask = 16'hCE0A;
defparam \Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N24
fiftyfivenm_lcell_comb \nn|Probability[17][13]~feeder (
// Equation(s):
// \nn|Probability[17][13]~feeder_combout  = \nn|r0|r[17]|altsyncram_component|auto_generated|q_a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[17]|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\nn|Probability[17][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[17][13]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[17][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N25
dffeas \nn|Probability[17][13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[17][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[17][13] .is_wysiwyg = "true";
defparam \nn|Probability[17][13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X73_Y39_N0
fiftyfivenm_ram_block \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13 .init_file = "HEX/ram_5.hex";
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[5]|altsyncram:altsyncram_component|altsyncram_m1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 10;
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 9;
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 1023;
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 10;
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 9;
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000701C0007060300A05048240600030301C0D038381A020503FEBBAD838B45291AC655123448578AD214933AF1872EBDD332ED586ACBA7599C8332E54CC4488E76EC541A6880F2738DA6C7CDF07087B668D37DFBA672E4ABC26CA8F46B351A99CEE373E9DEEE37B987CD732239BBD20A73FEAB596DDEDF7FF76BB54EB359A8D4CA36130D868363B1D4EE0A3BA8C1C7935E7BEE8BCF3EF37D7E9B476B2552A8040A05309;
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h848243B156AD17F285D7E8375EAEFFD28D369B4DA6C740AB55D2F97CAC456AB0492C92D9699041263BD2FD20B7CBC8A4C26130986C3732B15DAFD56AAD56AB55BA984C3619060B48E8C65226F094A846261309C6E2F97E3FDFED57EBD56AB55289D4626190C03461B94A7392394AE4422110BE572B97CBE5FAF57AB9542A150A8542A1580C034189A22FA90314C8442617436132B85CAE5C3C171A955AA153A0542A11824031503D97F93209988442B17C3E130F97CBC5D342BBCBC5EAD178B442211084024127BE9661A0908C56AB0787E570F9F8DA6D14EB5CBE5B2F96CB65B29148E8203E88268102318AC56EBC5E7A3F1E8B4D369B4E05864763954CB65B;
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h2D968A82454ABF5139A39D3FD58BCD67B3D168B6D369D0E058245079FCEA75B2D96F6E404D82893E32216EF17BBDD67B6DB59A4D369C0A05821D3E9F4FE75BEDF67B605300D108EE901B4F55AADD6CB69B5DA653A9C0A0522593D9EEF67BBEDEE73301B0ABD0E659D922B57AAD568B65B0CA653A1C0E033139BDDEEF578BCDEE76BBBCE08913A780282D56AA4520B249048653A1C0663313ABD5EAF158BC762A0B25BB7F0EA2B426824100844000301208040A0CA76B757ABC5E2F548AF55824320D2057AB09D028B410280804020120814C86D7679552A355A89548A745805A2DF2B9A4FBF50A834583800904801108D4407432B9548A251A8956AB308845A2;
defparam \nn|r0|r[5]|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h534FEFEA671028B45830108048A43F4F2F1F8780C168A851A8D46A93088442A9BDCB33A9B52E8947A35369944A2374EAF47A390E874BC51A81422130884625D0556ADDF8C228B4FA7D7EBB5D6A25128846EB71FACC62385C2E07010885736AF2B57B61B871AB6FBFDFEFFB9D8CC7EA341E0F552ED72B95C2E160A05104A19BA939E0622B40DFFDEE5F6B37DAED76AF15CAD5D2E570B95CAADDCBB734C201E0BA5A64A2B9D1B8D987FF79DFECA5EA1D5CED57AB55EEF7EA351EBD43027CE33865292740175F758967911B5AD7353FD9CE9C9A59883069895E71D6030D452ED43342E11BA98540F69BC922D4C1ADFC0A22D5ABD1097F2FBFE535D63DB7EFC699B5;
// synopsys translate_on

// Location: FF_X72_Y33_N23
dffeas \nn|Probability[19][13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[19]|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[19][13] .is_wysiwyg = "true";
defparam \nn|Probability[19][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N13
dffeas \nn|Probability[16][13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[16]|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[16][13] .is_wysiwyg = "true";
defparam \nn|Probability[16][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N10
fiftyfivenm_lcell_comb \nn|Probability[18][13]~feeder (
// Equation(s):
// \nn|Probability[18][13]~feeder_combout  = \nn|r0|r[18]|altsyncram_component|auto_generated|q_a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[18]|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\nn|Probability[18][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[18][13]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[18][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N11
dffeas \nn|Probability[18][13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[18][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[18][13] .is_wysiwyg = "true";
defparam \nn|Probability[18][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N12
fiftyfivenm_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\SW[0]~input_o  & (\SW[1]~input_o )) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\nn|Probability[18][13]~q ))) # (!\SW[1]~input_o  & (\nn|Probability[16][13]~q ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[16][13]~q ),
	.datad(\nn|Probability[18][13]~q ),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hDC98;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N22
fiftyfivenm_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (\SW[0]~input_o  & ((\Mux2~0_combout  & ((\nn|Probability[19][13]~q ))) # (!\Mux2~0_combout  & (\nn|Probability[17][13]~q )))) # (!\SW[0]~input_o  & (((\Mux2~0_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\nn|Probability[17][13]~q ),
	.datac(\nn|Probability[19][13]~q ),
	.datad(\Mux2~0_combout ),
	.cin(gnd),
	.combout(\Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = 16'hF588;
defparam \Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N26
fiftyfivenm_lcell_comb \nn|Probability[10][13]~feeder (
// Equation(s):
// \nn|Probability[10][13]~feeder_combout  = \nn|r0|r[10]|altsyncram_component|auto_generated|q_a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[10]|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\nn|Probability[10][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[10][13]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[10][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N27
dffeas \nn|Probability[10][13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[10][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[10][13] .is_wysiwyg = "true";
defparam \nn|Probability[10][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y34_N21
dffeas \nn|Probability[8][13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[8]|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[8][13] .is_wysiwyg = "true";
defparam \nn|Probability[8][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N20
fiftyfivenm_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = (\SW[1]~input_o  & ((\nn|Probability[10][13]~q ) # ((\SW[0]~input_o )))) # (!\SW[1]~input_o  & (((\nn|Probability[8][13]~q  & !\SW[0]~input_o ))))

	.dataa(\nn|Probability[10][13]~q ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[8][13]~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~2 .lut_mask = 16'hCCB8;
defparam \Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N7
dffeas \nn|Probability[11][13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[11]|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[11][13] .is_wysiwyg = "true";
defparam \nn|Probability[11][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N24
fiftyfivenm_lcell_comb \nn|Probability[9][13]~feeder (
// Equation(s):
// \nn|Probability[9][13]~feeder_combout  = \nn|r0|r[9]|altsyncram_component|auto_generated|q_a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[9]|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\nn|Probability[9][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[9][13]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[9][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N25
dffeas \nn|Probability[9][13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[9][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[9][13] .is_wysiwyg = "true";
defparam \nn|Probability[9][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N6
fiftyfivenm_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = (\SW[0]~input_o  & ((\Mux2~2_combout  & (\nn|Probability[11][13]~q )) # (!\Mux2~2_combout  & ((\nn|Probability[9][13]~q ))))) # (!\SW[0]~input_o  & (\Mux2~2_combout ))

	.dataa(\SW[0]~input_o ),
	.datab(\Mux2~2_combout ),
	.datac(\nn|Probability[11][13]~q ),
	.datad(\nn|Probability[9][13]~q ),
	.cin(gnd),
	.combout(\Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~3 .lut_mask = 16'hE6C4;
defparam \Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y33_N0
fiftyfivenm_ram_block \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\nn|Add3~38_combout ,\nn|Add3~34_combout ,\nn|Add3~30_combout ,\nn|Add3~26_combout ,\nn|Add3~22_combout ,\nn|Add3~18_combout ,\nn|Add3~14_combout ,\nn|Add3~10_combout ,\nn|Add3~6_combout ,\nn|Mux41~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13 .init_file = "HEX/ram_0.hex";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_h1j1:auto_generated|ALTSYNCRAM";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 1023;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 1024;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 10;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 9;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004C0A1E00014540E0D0707A0C00818421A190745E150D8445821081206324AF996C4E3B2B574953675EC13C9C85BB8937DF0C2B8A7ECB956359FC3A7EC8C336261108B5D6F01892460484118D4FD559D20202DBAF03E133379FDCAE150BC5E2E178B8562E17888402F01EE64862E211C870076BB2D8EE733B9CCEE371B9DD2E974A8542E170B85C2A1D1ACEC251C1A52F7299FB29DC6773B9DCEE773BB51A8D76AB55F;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'hEF76A954A250A98F74D67CB3DC4D0ED1ACF4331FD7E3F1FC7F37BFCF47BBD9BEFEFFD4621108C5A5A39C0D23C164C0240B2990D8763B1FAF8341A0D26934BE3D3F9F472290A86619ADA33733DD9EA860321B0C8643B4EA783E1D4826124B67B3C9EC7A3D0C864322CCFE4FB9243C07432190E834180E8653C995C2C160B67B2D96432D94C8643203255AFAC918C8643A190F834110C0742AB9582C168B47A3D8E4F2E96CA64359041216BB894C864329885C32110825522A55289068A43A1D4C3F0F8ECE64329109E5573194CE673398C542211C1E1F0AA5128B058AC76596C361D8ECE63128065115F0FD4CD63B1D8C0C0601C1E160A2D168B278BCFE77683C;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h1E8F4F4333C0B518738190C562914880C0703C0E065A2D1E0F379BDEEE671B85C2F070361D3D5D00BB981D5AAD579A1D0E0185F251A0C164D33B99CEE771B8DE6F378C06E9A2C10DDB1ED5EADD67B3F9ECEE5B2C180C066573B9DE6F778BC9E6F3F9E26AA4422BBE8BC7DFDDF6FBBF9D4E6533C0A0804E573B9DEEF3703C0E773B865DC3BC8FCA3CFC7BBDDEEAF0A85422150E8D462516737D9E770B99DEE773E150555B12D175FB77BBDD6E950A8343A150E85422B54FADCEE373B3DDE6B81C0503035BA943ECE67BBDDEE970A8540A150AC562B95DBCDAEF369B2F1689C8C0703EBBD767BEDE67339DCCF72AC562A158AD57ABD5AAD5E2F14CA27339980C07;
defparam \nn|r0|r[0]|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h018D762A79ECE6733B9DCD72BC542A178BD5DAED5AAD5E2F14CE671399C4C3324107F58A69CF67F3B8DC7A69B4D2F152AF57ABD56AF533990CA26130DC4C234AFA371447E534751A8D46A8D369B59A4C263A1D1E8763B198EC643318CCE477A76CA71EC2F377F1A854AAB502A2592C92412090C82632188CC64332A07087B1EA7CAC540762DEBEFD5AAF1F8B5582C06030580C864104CAF9AABD4B49A928E0E7F4A10514F38CB2C36EF52E984C0D078BC5A3DD68FC4EAD1B6036A2D06EF470B14E2BA8535EF3967D2DA3DF8438474AF91FFADA3F062335A8A7097ED52B8B25B638C9261EED39B7E7400B2CAC79133CA8E4F472FA2C07F90E224BA4E0BC925B00;
// synopsys translate_on

// Location: FF_X74_Y34_N31
dffeas \nn|Probability[12][13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[12]|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[12][13] .is_wysiwyg = "true";
defparam \nn|Probability[12][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N12
fiftyfivenm_lcell_comb \nn|Probability[13][13]~feeder (
// Equation(s):
// \nn|Probability[13][13]~feeder_combout  = \nn|r0|r[13]|altsyncram_component|auto_generated|q_a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[13]|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\nn|Probability[13][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[13][13]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[13][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N13
dffeas \nn|Probability[13][13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[13][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[13][13] .is_wysiwyg = "true";
defparam \nn|Probability[13][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N30
fiftyfivenm_lcell_comb \Mux2~9 (
// Equation(s):
// \Mux2~9_combout  = (\SW[0]~input_o  & ((\SW[1]~input_o ) # ((\nn|Probability[13][13]~q )))) # (!\SW[0]~input_o  & (!\SW[1]~input_o  & (\nn|Probability[12][13]~q )))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[12][13]~q ),
	.datad(\nn|Probability[13][13]~q ),
	.cin(gnd),
	.combout(\Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~9 .lut_mask = 16'hBA98;
defparam \Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N17
dffeas \nn|Probability[15][13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[15]|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[15][13] .is_wysiwyg = "true";
defparam \nn|Probability[15][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N10
fiftyfivenm_lcell_comb \nn|Probability[14][13]~feeder (
// Equation(s):
// \nn|Probability[14][13]~feeder_combout  = \nn|r0|r[14]|altsyncram_component|auto_generated|q_a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[14]|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\nn|Probability[14][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[14][13]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[14][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N11
dffeas \nn|Probability[14][13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[14][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[14][13] .is_wysiwyg = "true";
defparam \nn|Probability[14][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N16
fiftyfivenm_lcell_comb \Mux2~10 (
// Equation(s):
// \Mux2~10_combout  = (\Mux2~9_combout  & (((\nn|Probability[15][13]~q )) # (!\SW[1]~input_o ))) # (!\Mux2~9_combout  & (\SW[1]~input_o  & ((\nn|Probability[14][13]~q ))))

	.dataa(\Mux2~9_combout ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[15][13]~q ),
	.datad(\nn|Probability[14][13]~q ),
	.cin(gnd),
	.combout(\Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~10 .lut_mask = 16'hE6A2;
defparam \Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N21
dffeas \nn|Probability[0][13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[0]|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[0][13] .is_wysiwyg = "true";
defparam \nn|Probability[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N2
fiftyfivenm_lcell_comb \nn|Probability[2][13]~feeder (
// Equation(s):
// \nn|Probability[2][13]~feeder_combout  = \nn|r0|r[2]|altsyncram_component|auto_generated|q_a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[2]|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\nn|Probability[2][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[2][13]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[2][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N3
dffeas \nn|Probability[2][13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[2][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[2][13] .is_wysiwyg = "true";
defparam \nn|Probability[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N20
fiftyfivenm_lcell_comb \Mux2~6 (
// Equation(s):
// \Mux2~6_combout  = (\SW[0]~input_o  & (\SW[1]~input_o )) # (!\SW[0]~input_o  & ((\SW[1]~input_o  & ((\nn|Probability[2][13]~q ))) # (!\SW[1]~input_o  & (\nn|Probability[0][13]~q ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[0][13]~q ),
	.datad(\nn|Probability[2][13]~q ),
	.cin(gnd),
	.combout(\Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~6 .lut_mask = 16'hDC98;
defparam \Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N31
dffeas \nn|Probability[3][13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[3]|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[3][13] .is_wysiwyg = "true";
defparam \nn|Probability[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N0
fiftyfivenm_lcell_comb \nn|Probability[1][13]~feeder (
// Equation(s):
// \nn|Probability[1][13]~feeder_combout  = \nn|r0|r[1]|altsyncram_component|auto_generated|q_a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[1]|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\nn|Probability[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[1][13]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N1
dffeas \nn|Probability[1][13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[1][13] .is_wysiwyg = "true";
defparam \nn|Probability[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N30
fiftyfivenm_lcell_comb \Mux2~7 (
// Equation(s):
// \Mux2~7_combout  = (\SW[0]~input_o  & ((\Mux2~6_combout  & (\nn|Probability[3][13]~q )) # (!\Mux2~6_combout  & ((\nn|Probability[1][13]~q ))))) # (!\SW[0]~input_o  & (\Mux2~6_combout ))

	.dataa(\SW[0]~input_o ),
	.datab(\Mux2~6_combout ),
	.datac(\nn|Probability[3][13]~q ),
	.datad(\nn|Probability[1][13]~q ),
	.cin(gnd),
	.combout(\Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~7 .lut_mask = 16'hE6C4;
defparam \Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N8
fiftyfivenm_lcell_comb \nn|Probability[6][13]~feeder (
// Equation(s):
// \nn|Probability[6][13]~feeder_combout  = \nn|r0|r[6]|altsyncram_component|auto_generated|q_a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\nn|r0|r[6]|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\nn|Probability[6][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \nn|Probability[6][13]~feeder .lut_mask = 16'hFF00;
defparam \nn|Probability[6][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N9
dffeas \nn|Probability[6][13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\nn|Probability[6][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[6][13] .is_wysiwyg = "true";
defparam \nn|Probability[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y34_N23
dffeas \nn|Probability[7][13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[7]|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[7][13] .is_wysiwyg = "true";
defparam \nn|Probability[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y34_N29
dffeas \nn|Probability[4][13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[4]|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[4][13] .is_wysiwyg = "true";
defparam \nn|Probability[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y34_N19
dffeas \nn|Probability[5][13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nn|r0|r[5]|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nn|Probability[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nn|Probability[5][13] .is_wysiwyg = "true";
defparam \nn|Probability[5][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N28
fiftyfivenm_lcell_comb \Mux2~4 (
// Equation(s):
// \Mux2~4_combout  = (\SW[0]~input_o  & ((\SW[1]~input_o ) # ((\nn|Probability[5][13]~q )))) # (!\SW[0]~input_o  & (!\SW[1]~input_o  & (\nn|Probability[4][13]~q )))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[4][13]~q ),
	.datad(\nn|Probability[5][13]~q ),
	.cin(gnd),
	.combout(\Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~4 .lut_mask = 16'hBA98;
defparam \Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N22
fiftyfivenm_lcell_comb \Mux2~5 (
// Equation(s):
// \Mux2~5_combout  = (\SW[1]~input_o  & ((\Mux2~4_combout  & ((\nn|Probability[7][13]~q ))) # (!\Mux2~4_combout  & (\nn|Probability[6][13]~q )))) # (!\SW[1]~input_o  & (((\Mux2~4_combout ))))

	.dataa(\nn|Probability[6][13]~q ),
	.datab(\SW[1]~input_o ),
	.datac(\nn|Probability[7][13]~q ),
	.datad(\Mux2~4_combout ),
	.cin(gnd),
	.combout(\Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~5 .lut_mask = 16'hF388;
defparam \Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N0
fiftyfivenm_lcell_comb \Mux2~8 (
// Equation(s):
// \Mux2~8_combout  = (\SW[3]~input_o  & (((\SW[2]~input_o )))) # (!\SW[3]~input_o  & ((\SW[2]~input_o  & ((\Mux2~5_combout ))) # (!\SW[2]~input_o  & (\Mux2~7_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\Mux2~7_combout ),
	.datac(\Mux2~5_combout ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~8 .lut_mask = 16'hFA44;
defparam \Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N2
fiftyfivenm_lcell_comb \Mux2~11 (
// Equation(s):
// \Mux2~11_combout  = (\SW[3]~input_o  & ((\Mux2~8_combout  & ((\Mux2~10_combout ))) # (!\Mux2~8_combout  & (\Mux2~3_combout )))) # (!\SW[3]~input_o  & (((\Mux2~8_combout ))))

	.dataa(\Mux2~3_combout ),
	.datab(\Mux2~10_combout ),
	.datac(\SW[3]~input_o ),
	.datad(\Mux2~8_combout ),
	.cin(gnd),
	.combout(\Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~11 .lut_mask = 16'hCFA0;
defparam \Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N24
fiftyfivenm_lcell_comb \Mux2~12 (
// Equation(s):
// \Mux2~12_combout  = (\Mux0~0_combout  & ((\Mux2~1_combout ) # ((!\SW[4]~input_o  & \Mux2~11_combout )))) # (!\Mux0~0_combout  & (((!\SW[4]~input_o  & \Mux2~11_combout ))))

	.dataa(\Mux0~0_combout ),
	.datab(\Mux2~1_combout ),
	.datac(\SW[4]~input_o ),
	.datad(\Mux2~11_combout ),
	.cin(gnd),
	.combout(\Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~12 .lut_mask = 16'h8F88;
defparam \Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N14
fiftyfivenm_lcell_comb \hex_display[3]|WideOr6~0 (
// Equation(s):
// \hex_display[3]|WideOr6~0_combout  = (\Mux0~13_combout  & (\Mux3~12_combout  & (\Mux1~12_combout  $ (\Mux2~12_combout )))) # (!\Mux0~13_combout  & (!\Mux2~12_combout  & (\Mux1~12_combout  $ (\Mux3~12_combout ))))

	.dataa(\Mux0~13_combout ),
	.datab(\Mux1~12_combout ),
	.datac(\Mux3~12_combout ),
	.datad(\Mux2~12_combout ),
	.cin(gnd),
	.combout(\hex_display[3]|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_display[3]|WideOr6~0 .lut_mask = 16'h2094;
defparam \hex_display[3]|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N8
fiftyfivenm_lcell_comb \hex_display[3]|WideOr5~0 (
// Equation(s):
// \hex_display[3]|WideOr5~0_combout  = (\Mux0~13_combout  & ((\Mux3~12_combout  & ((\Mux2~12_combout ))) # (!\Mux3~12_combout  & (\Mux1~12_combout )))) # (!\Mux0~13_combout  & (\Mux1~12_combout  & (\Mux3~12_combout  $ (\Mux2~12_combout ))))

	.dataa(\Mux0~13_combout ),
	.datab(\Mux1~12_combout ),
	.datac(\Mux3~12_combout ),
	.datad(\Mux2~12_combout ),
	.cin(gnd),
	.combout(\hex_display[3]|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_display[3]|WideOr5~0 .lut_mask = 16'hAC48;
defparam \hex_display[3]|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N10
fiftyfivenm_lcell_comb \hex_display[3]|WideOr4~0 (
// Equation(s):
// \hex_display[3]|WideOr4~0_combout  = (\Mux0~13_combout  & (\Mux1~12_combout  & ((\Mux2~12_combout ) # (!\Mux3~12_combout )))) # (!\Mux0~13_combout  & (!\Mux1~12_combout  & (!\Mux3~12_combout  & \Mux2~12_combout )))

	.dataa(\Mux0~13_combout ),
	.datab(\Mux1~12_combout ),
	.datac(\Mux3~12_combout ),
	.datad(\Mux2~12_combout ),
	.cin(gnd),
	.combout(\hex_display[3]|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_display[3]|WideOr4~0 .lut_mask = 16'h8908;
defparam \hex_display[3]|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N4
fiftyfivenm_lcell_comb \hex_display[3]|WideOr3~0 (
// Equation(s):
// \hex_display[3]|WideOr3~0_combout  = (\Mux2~12_combout  & ((\Mux1~12_combout  & ((\Mux3~12_combout ))) # (!\Mux1~12_combout  & (\Mux0~13_combout  & !\Mux3~12_combout )))) # (!\Mux2~12_combout  & (!\Mux0~13_combout  & (\Mux1~12_combout  $ (\Mux3~12_combout 
// ))))

	.dataa(\Mux0~13_combout ),
	.datab(\Mux1~12_combout ),
	.datac(\Mux3~12_combout ),
	.datad(\Mux2~12_combout ),
	.cin(gnd),
	.combout(\hex_display[3]|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_display[3]|WideOr3~0 .lut_mask = 16'hC214;
defparam \hex_display[3]|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N6
fiftyfivenm_lcell_comb \hex_display[3]|WideOr2~0 (
// Equation(s):
// \hex_display[3]|WideOr2~0_combout  = (\Mux2~12_combout  & (!\Mux0~13_combout  & ((\Mux3~12_combout )))) # (!\Mux2~12_combout  & ((\Mux1~12_combout  & (!\Mux0~13_combout )) # (!\Mux1~12_combout  & ((\Mux3~12_combout )))))

	.dataa(\Mux0~13_combout ),
	.datab(\Mux1~12_combout ),
	.datac(\Mux3~12_combout ),
	.datad(\Mux2~12_combout ),
	.cin(gnd),
	.combout(\hex_display[3]|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_display[3]|WideOr2~0 .lut_mask = 16'h5074;
defparam \hex_display[3]|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N0
fiftyfivenm_lcell_comb \hex_display[3]|WideOr1~0 (
// Equation(s):
// \hex_display[3]|WideOr1~0_combout  = (\Mux1~12_combout  & (\Mux3~12_combout  & (\Mux0~13_combout  $ (\Mux2~12_combout )))) # (!\Mux1~12_combout  & (!\Mux0~13_combout  & ((\Mux3~12_combout ) # (\Mux2~12_combout ))))

	.dataa(\Mux0~13_combout ),
	.datab(\Mux1~12_combout ),
	.datac(\Mux3~12_combout ),
	.datad(\Mux2~12_combout ),
	.cin(gnd),
	.combout(\hex_display[3]|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_display[3]|WideOr1~0 .lut_mask = 16'h5190;
defparam \hex_display[3]|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N2
fiftyfivenm_lcell_comb \hex_display[3]|WideOr0~0 (
// Equation(s):
// \hex_display[3]|WideOr0~0_combout  = (\Mux3~12_combout  & ((\Mux0~13_combout ) # (\Mux1~12_combout  $ (\Mux2~12_combout )))) # (!\Mux3~12_combout  & ((\Mux2~12_combout ) # (\Mux0~13_combout  $ (\Mux1~12_combout ))))

	.dataa(\Mux0~13_combout ),
	.datab(\Mux1~12_combout ),
	.datac(\Mux3~12_combout ),
	.datad(\Mux2~12_combout ),
	.cin(gnd),
	.combout(\hex_display[3]|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_display[3]|WideOr0~0 .lut_mask = 16'hBFE6;
defparam \hex_display[3]|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~GND~combout ),
	.par_en(vcc),
	.xe_ye(\~GND~combout ),
	.se(\~GND~combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX0[7] = \HEX0[7]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX1[7] = \HEX1[7]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX2[7] = \HEX2[7]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX3[7] = \HEX3[7]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX4[7] = \HEX4[7]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX5[7] = \HEX5[7]~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
