

================================================================
== Vitis HLS Report for 'aes_encrypt'
================================================================
* Date:           Fri Aug 29 16:37:53 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_eval
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.225 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      531|      531|  5.310 us|  5.310 us|  532|  532|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                  |                                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                             Instance                             |                         Module                         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46                    |aes_encrypt_Pipeline_VITIS_LOOP_41_1                    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        |grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54  |aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2  |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        |grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62                    |aes_encrypt_Pipeline_VITIS_LOOP_47_2                    |      242|      242|  2.420 us|  2.420 us|  242|  242|       no|
        |grp_cipher_fu_71                                                  |cipher                                                  |      246|      246|  2.460 us|  2.460 us|  246|  246|       no|
        |grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79  |aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4  |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        +------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     -|      614|     3285|    -|
|Memory               |        0|     -|       24|       75|    0|
|Multiplexer          |        -|     -|        -|      294|    -|
|Register             |        -|     -|       13|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      651|     3656|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+------+-----+
    |                             Instance                             |                         Module                         | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+------+-----+
    |grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54  |aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2  |        0|   0|   18|   155|    0|
    |grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79  |aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4  |        0|   0|   18|   155|    0|
    |grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46                    |aes_encrypt_Pipeline_VITIS_LOOP_41_1                    |        0|   0|   19|   157|    0|
    |grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62                    |aes_encrypt_Pipeline_VITIS_LOOP_47_2                    |        0|   0|  112|   415|    0|
    |grp_cipher_fu_71                                                  |cipher                                                  |        0|   0|  447|  2403|    0|
    +------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                             |                                                        |        0|   0|  614|  3285|    0|
    +------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |                 Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |RoundKey_U  |RoundKey                               |        0|  8|  33|    0|   176|    8|     1|         1408|
    |sbox_U      |cipher_Pipeline_VITIS_LOOP_136_1_sbox  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |state_U     |state                                  |        0|  8|   9|    0|    16|    8|     1|          128|
    +------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                                       |        0| 24|  75|    0|   448|   24|     3|         3584|
    +------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |RoundKey_address0  |  20|          4|    8|         32|
    |RoundKey_address1  |  20|          4|    8|         32|
    |RoundKey_ce0       |  20|          4|    1|          4|
    |RoundKey_ce1       |  20|          4|    1|          4|
    |RoundKey_d0        |  14|          3|    8|         24|
    |RoundKey_d1        |  14|          3|    8|         24|
    |RoundKey_we0       |  14|          3|    1|          3|
    |RoundKey_we1       |  14|          3|    1|          3|
    |ap_NS_fsm          |  49|          9|    1|          9|
    |sbox_address0      |  14|          3|    8|         24|
    |sbox_ce0           |   9|          2|    1|          2|
    |state_address0     |  20|          4|    4|         16|
    |state_ce0          |  20|          4|    1|          4|
    |state_ce1          |   9|          2|    1|          2|
    |state_d0           |  14|          3|    8|         24|
    |state_we0          |  14|          3|    1|          3|
    |state_we1          |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 294|         60|   62|        212|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                      Name                                     | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                      |  8|   0|    8|          0|
    |grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_ap_start_reg  |  1|   0|    1|          0|
    |grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79_ap_start_reg  |  1|   0|    1|          0|
    |grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_ap_start_reg                    |  1|   0|    1|          0|
    |grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_ap_start_reg                    |  1|   0|    1|          0|
    |grp_cipher_fu_71_ap_start_reg                                                  |  1|   0|    1|          0|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                          | 13|   0|   13|          0|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|   aes_encrypt|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|   aes_encrypt|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|   aes_encrypt|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|   aes_encrypt|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|   aes_encrypt|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|   aes_encrypt|  return value|
|key_address0         |  out|    4|   ap_memory|           key|         array|
|key_ce0              |  out|    1|   ap_memory|           key|         array|
|key_q0               |   in|    8|   ap_memory|           key|         array|
|key_address1         |  out|    4|   ap_memory|           key|         array|
|key_ce1              |  out|    1|   ap_memory|           key|         array|
|key_q1               |   in|    8|   ap_memory|           key|         array|
|plaintext_address0   |  out|    4|   ap_memory|     plaintext|         array|
|plaintext_ce0        |  out|    1|   ap_memory|     plaintext|         array|
|plaintext_q0         |   in|    8|   ap_memory|     plaintext|         array|
|ciphertext_address0  |  out|    4|   ap_memory|    ciphertext|         array|
|ciphertext_ce0       |  out|    1|   ap_memory|    ciphertext|         array|
|ciphertext_we0       |  out|    1|   ap_memory|    ciphertext|         array|
|ciphertext_d0        |  out|    8|   ap_memory|    ciphertext|         array|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.66>
ST_1 : Operation 9 [1/1] (0.62ns)   --->   "%RoundKey = alloca i64 1" [/home/CryptoHLS/test/aes_raw.optimized.final.cpp:153]   --->   Operation 9 'alloca' 'RoundKey' <Predicate = true> <Delay = 0.62>
ST_1 : Operation 10 [1/1] (0.66ns)   --->   "%state = alloca i64 1" [/home/CryptoHLS/test/aes_raw.optimized.final.cpp:154]   --->   Operation 10 'alloca' 'state' <Predicate = true> <Delay = 0.66>
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_encrypt_Pipeline_VITIS_LOOP_41_1, i8 %key, i8 %RoundKey"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2, i8 %state, i8 %plaintext"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_encrypt_Pipeline_VITIS_LOOP_41_1, i8 %key, i8 %RoundKey"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2, i8 %state, i8 %plaintext"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_encrypt_Pipeline_VITIS_LOOP_47_2, i8 %RoundKey, i8 %sbox, i8 %Rcon"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_encrypt_Pipeline_VITIS_LOOP_47_2, i8 %RoundKey, i8 %sbox, i8 %Rcon"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln167 = call void @cipher, i8 %state, i8 %RoundKey, i8 %sbox" [/home/CryptoHLS/test/aes_raw.optimized.final.cpp:167]   --->   Operation 17 'call' 'call_ln167' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln167 = call void @cipher, i8 %state, i8 %RoundKey, i8 %sbox" [/home/CryptoHLS/test/aes_raw.optimized.final.cpp:167]   --->   Operation 18 'call' 'call_ln167' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4, i8 %state, i8 %ciphertext"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 20 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 20 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %key, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %key"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %plaintext, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %plaintext"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ciphertext, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ciphertext"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4, i8 %state, i8 %ciphertext"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln176 = ret" [/home/CryptoHLS/test/aes_raw.optimized.final.cpp:176]   --->   Operation 28 'ret' 'ret_ln176' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ key]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ plaintext]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ciphertext]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Rcon]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
RoundKey          (alloca       ) [ 001111100]
state             (alloca       ) [ 001111111]
call_ln0          (call         ) [ 000000000]
call_ln0          (call         ) [ 000000000]
call_ln0          (call         ) [ 000000000]
call_ln167        (call         ) [ 000000000]
spectopmodule_ln0 (spectopmodule) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
call_ln0          (call         ) [ 000000000]
ret_ln176         (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="key">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="plaintext">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plaintext"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ciphertext">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sbox">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Rcon">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rcon"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_encrypt_Pipeline_VITIS_LOOP_41_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_encrypt_Pipeline_VITIS_LOOP_47_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cipher"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="RoundKey_alloca_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="RoundKey/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="state_alloca_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="8" slack="0"/>
<pin id="49" dir="0" index="2" bw="8" slack="0"/>
<pin id="50" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="0" index="2" bw="8" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="8" slack="0"/>
<pin id="66" dir="0" index="3" bw="8" slack="0"/>
<pin id="67" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_cipher_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="0" slack="0"/>
<pin id="73" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="75" dir="0" index="3" bw="8" slack="0"/>
<pin id="76" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln167/5 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="0" slack="0"/>
<pin id="81" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="8" slack="0"/>
<pin id="83" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="53"><net_src comp="38" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="42" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="70"><net_src comp="8" pin="0"/><net_sink comp="62" pin=3"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="71" pin=3"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="79" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ciphertext | {7 8 }
 - Input state : 
	Port: aes_encrypt : key | {1 2 }
	Port: aes_encrypt : plaintext | {1 2 }
	Port: aes_encrypt : sbox | {3 4 5 6 }
	Port: aes_encrypt : Rcon | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------|---------|---------|---------|
| Operation|                          Functional Unit                         |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------|---------|---------|---------|
|          |          grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46          | 1.67943 |   280   |    76   |
|          | grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54 |  0.387  |    19   |    88   |
|   call   |          grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62          | 3.36681 |   203   |   320   |
|          |                         grp_cipher_fu_71                         | 9.99621 |   770   |   1763  |
|          | grp_aes_encrypt_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_79 |  0.387  |    19   |    88   |
|----------|------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                  | 15.8164 |   1291  |   2335  |
|----------|------------------------------------------------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|  Rcon  |    0   |    8   |    9   |    -   |
|RoundKey|    0   |    8   |   33   |    0   |
|  sbox  |    0   |    8   |   33   |    -   |
|  state |    0   |    8   |    9   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    0   |   32   |   84   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   15   |  1291  |  2335  |    -   |
|   Memory  |    0   |    -   |   32   |   84   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   15   |  1323  |  2419  |    0   |
+-----------+--------+--------+--------+--------+--------+
