// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s (
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_11_V_read,
        data_12_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15
);


output   ap_ready;
input  [31:0] data_0_V_read;
input  [31:0] data_1_V_read;
input  [31:0] data_2_V_read;
input  [31:0] data_3_V_read;
input  [31:0] data_4_V_read;
input  [31:0] data_5_V_read;
input  [31:0] data_6_V_read;
input  [31:0] data_7_V_read;
input  [31:0] data_8_V_read;
input  [31:0] data_9_V_read;
input  [31:0] data_10_V_read;
input  [31:0] data_11_V_read;
input  [31:0] data_12_V_read;
input  [31:0] data_13_V_read;
input  [31:0] data_14_V_read;
input  [31:0] data_15_V_read;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;
output  [31:0] ap_return_8;
output  [31:0] ap_return_9;
output  [31:0] ap_return_10;
output  [31:0] ap_return_11;
output  [31:0] ap_return_12;
output  [31:0] ap_return_13;
output  [31:0] ap_return_14;
output  [31:0] ap_return_15;

wire   [0:0] icmp_ln1494_fu_144_p2;
wire   [30:0] trunc_ln45_fu_150_p1;
wire   [30:0] select_ln45_fu_154_p3;
wire   [0:0] icmp_ln1494_1_fu_166_p2;
wire   [30:0] trunc_ln45_1_fu_172_p1;
wire   [30:0] select_ln45_1_fu_176_p3;
wire   [0:0] icmp_ln1494_2_fu_188_p2;
wire   [30:0] trunc_ln45_2_fu_194_p1;
wire   [30:0] select_ln45_2_fu_198_p3;
wire   [0:0] icmp_ln1494_3_fu_210_p2;
wire   [30:0] trunc_ln45_3_fu_216_p1;
wire   [30:0] select_ln45_3_fu_220_p3;
wire   [0:0] icmp_ln1494_4_fu_232_p2;
wire   [30:0] trunc_ln45_4_fu_238_p1;
wire   [30:0] select_ln45_4_fu_242_p3;
wire   [0:0] icmp_ln1494_5_fu_254_p2;
wire   [30:0] trunc_ln45_5_fu_260_p1;
wire   [30:0] select_ln45_5_fu_264_p3;
wire   [0:0] icmp_ln1494_6_fu_276_p2;
wire   [30:0] trunc_ln45_6_fu_282_p1;
wire   [30:0] select_ln45_6_fu_286_p3;
wire   [0:0] icmp_ln1494_7_fu_298_p2;
wire   [30:0] trunc_ln45_7_fu_304_p1;
wire   [30:0] select_ln45_7_fu_308_p3;
wire   [0:0] icmp_ln1494_8_fu_320_p2;
wire   [30:0] trunc_ln45_8_fu_326_p1;
wire   [30:0] select_ln45_8_fu_330_p3;
wire   [0:0] icmp_ln1494_9_fu_342_p2;
wire   [30:0] trunc_ln45_9_fu_348_p1;
wire   [30:0] select_ln45_9_fu_352_p3;
wire   [0:0] icmp_ln1494_10_fu_364_p2;
wire   [30:0] trunc_ln45_10_fu_370_p1;
wire   [30:0] select_ln45_10_fu_374_p3;
wire   [0:0] icmp_ln1494_11_fu_386_p2;
wire   [30:0] trunc_ln45_11_fu_392_p1;
wire   [30:0] select_ln45_11_fu_396_p3;
wire   [0:0] icmp_ln1494_12_fu_408_p2;
wire   [30:0] trunc_ln45_12_fu_414_p1;
wire   [30:0] select_ln45_12_fu_418_p3;
wire   [0:0] icmp_ln1494_13_fu_430_p2;
wire   [30:0] trunc_ln45_13_fu_436_p1;
wire   [30:0] select_ln45_13_fu_440_p3;
wire   [0:0] icmp_ln1494_14_fu_452_p2;
wire   [30:0] trunc_ln45_14_fu_458_p1;
wire   [30:0] select_ln45_14_fu_462_p3;
wire   [0:0] icmp_ln1494_15_fu_474_p2;
wire   [30:0] trunc_ln45_15_fu_480_p1;
wire   [30:0] select_ln45_15_fu_484_p3;
wire   [31:0] zext_ln45_fu_162_p1;
wire   [31:0] zext_ln45_1_fu_184_p1;
wire   [31:0] zext_ln45_2_fu_206_p1;
wire   [31:0] zext_ln45_3_fu_228_p1;
wire   [31:0] zext_ln45_4_fu_250_p1;
wire   [31:0] zext_ln45_5_fu_272_p1;
wire   [31:0] zext_ln45_6_fu_294_p1;
wire   [31:0] zext_ln45_7_fu_316_p1;
wire   [31:0] zext_ln45_8_fu_338_p1;
wire   [31:0] zext_ln45_9_fu_360_p1;
wire   [31:0] zext_ln45_10_fu_382_p1;
wire   [31:0] zext_ln45_11_fu_404_p1;
wire   [31:0] zext_ln45_12_fu_426_p1;
wire   [31:0] zext_ln45_13_fu_448_p1;
wire   [31:0] zext_ln45_14_fu_470_p1;
wire   [31:0] zext_ln45_15_fu_492_p1;

assign ap_ready = 1'b1;

assign ap_return_0 = zext_ln45_fu_162_p1;

assign ap_return_1 = zext_ln45_1_fu_184_p1;

assign ap_return_10 = zext_ln45_10_fu_382_p1;

assign ap_return_11 = zext_ln45_11_fu_404_p1;

assign ap_return_12 = zext_ln45_12_fu_426_p1;

assign ap_return_13 = zext_ln45_13_fu_448_p1;

assign ap_return_14 = zext_ln45_14_fu_470_p1;

assign ap_return_15 = zext_ln45_15_fu_492_p1;

assign ap_return_2 = zext_ln45_2_fu_206_p1;

assign ap_return_3 = zext_ln45_3_fu_228_p1;

assign ap_return_4 = zext_ln45_4_fu_250_p1;

assign ap_return_5 = zext_ln45_5_fu_272_p1;

assign ap_return_6 = zext_ln45_6_fu_294_p1;

assign ap_return_7 = zext_ln45_7_fu_316_p1;

assign ap_return_8 = zext_ln45_8_fu_338_p1;

assign ap_return_9 = zext_ln45_9_fu_360_p1;

assign icmp_ln1494_10_fu_364_p2 = (($signed(data_10_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_11_fu_386_p2 = (($signed(data_11_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_12_fu_408_p2 = (($signed(data_12_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_13_fu_430_p2 = (($signed(data_13_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_14_fu_452_p2 = (($signed(data_14_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_15_fu_474_p2 = (($signed(data_15_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_1_fu_166_p2 = (($signed(data_1_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_2_fu_188_p2 = (($signed(data_2_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_3_fu_210_p2 = (($signed(data_3_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_4_fu_232_p2 = (($signed(data_4_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_5_fu_254_p2 = (($signed(data_5_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_6_fu_276_p2 = (($signed(data_6_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_7_fu_298_p2 = (($signed(data_7_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_8_fu_320_p2 = (($signed(data_8_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_9_fu_342_p2 = (($signed(data_9_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_144_p2 = (($signed(data_0_V_read) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign select_ln45_10_fu_374_p3 = ((icmp_ln1494_10_fu_364_p2[0:0] === 1'b1) ? trunc_ln45_10_fu_370_p1 : 31'd0);

assign select_ln45_11_fu_396_p3 = ((icmp_ln1494_11_fu_386_p2[0:0] === 1'b1) ? trunc_ln45_11_fu_392_p1 : 31'd0);

assign select_ln45_12_fu_418_p3 = ((icmp_ln1494_12_fu_408_p2[0:0] === 1'b1) ? trunc_ln45_12_fu_414_p1 : 31'd0);

assign select_ln45_13_fu_440_p3 = ((icmp_ln1494_13_fu_430_p2[0:0] === 1'b1) ? trunc_ln45_13_fu_436_p1 : 31'd0);

assign select_ln45_14_fu_462_p3 = ((icmp_ln1494_14_fu_452_p2[0:0] === 1'b1) ? trunc_ln45_14_fu_458_p1 : 31'd0);

assign select_ln45_15_fu_484_p3 = ((icmp_ln1494_15_fu_474_p2[0:0] === 1'b1) ? trunc_ln45_15_fu_480_p1 : 31'd0);

assign select_ln45_1_fu_176_p3 = ((icmp_ln1494_1_fu_166_p2[0:0] === 1'b1) ? trunc_ln45_1_fu_172_p1 : 31'd0);

assign select_ln45_2_fu_198_p3 = ((icmp_ln1494_2_fu_188_p2[0:0] === 1'b1) ? trunc_ln45_2_fu_194_p1 : 31'd0);

assign select_ln45_3_fu_220_p3 = ((icmp_ln1494_3_fu_210_p2[0:0] === 1'b1) ? trunc_ln45_3_fu_216_p1 : 31'd0);

assign select_ln45_4_fu_242_p3 = ((icmp_ln1494_4_fu_232_p2[0:0] === 1'b1) ? trunc_ln45_4_fu_238_p1 : 31'd0);

assign select_ln45_5_fu_264_p3 = ((icmp_ln1494_5_fu_254_p2[0:0] === 1'b1) ? trunc_ln45_5_fu_260_p1 : 31'd0);

assign select_ln45_6_fu_286_p3 = ((icmp_ln1494_6_fu_276_p2[0:0] === 1'b1) ? trunc_ln45_6_fu_282_p1 : 31'd0);

assign select_ln45_7_fu_308_p3 = ((icmp_ln1494_7_fu_298_p2[0:0] === 1'b1) ? trunc_ln45_7_fu_304_p1 : 31'd0);

assign select_ln45_8_fu_330_p3 = ((icmp_ln1494_8_fu_320_p2[0:0] === 1'b1) ? trunc_ln45_8_fu_326_p1 : 31'd0);

assign select_ln45_9_fu_352_p3 = ((icmp_ln1494_9_fu_342_p2[0:0] === 1'b1) ? trunc_ln45_9_fu_348_p1 : 31'd0);

assign select_ln45_fu_154_p3 = ((icmp_ln1494_fu_144_p2[0:0] === 1'b1) ? trunc_ln45_fu_150_p1 : 31'd0);

assign trunc_ln45_10_fu_370_p1 = data_10_V_read[30:0];

assign trunc_ln45_11_fu_392_p1 = data_11_V_read[30:0];

assign trunc_ln45_12_fu_414_p1 = data_12_V_read[30:0];

assign trunc_ln45_13_fu_436_p1 = data_13_V_read[30:0];

assign trunc_ln45_14_fu_458_p1 = data_14_V_read[30:0];

assign trunc_ln45_15_fu_480_p1 = data_15_V_read[30:0];

assign trunc_ln45_1_fu_172_p1 = data_1_V_read[30:0];

assign trunc_ln45_2_fu_194_p1 = data_2_V_read[30:0];

assign trunc_ln45_3_fu_216_p1 = data_3_V_read[30:0];

assign trunc_ln45_4_fu_238_p1 = data_4_V_read[30:0];

assign trunc_ln45_5_fu_260_p1 = data_5_V_read[30:0];

assign trunc_ln45_6_fu_282_p1 = data_6_V_read[30:0];

assign trunc_ln45_7_fu_304_p1 = data_7_V_read[30:0];

assign trunc_ln45_8_fu_326_p1 = data_8_V_read[30:0];

assign trunc_ln45_9_fu_348_p1 = data_9_V_read[30:0];

assign trunc_ln45_fu_150_p1 = data_0_V_read[30:0];

assign zext_ln45_10_fu_382_p1 = select_ln45_10_fu_374_p3;

assign zext_ln45_11_fu_404_p1 = select_ln45_11_fu_396_p3;

assign zext_ln45_12_fu_426_p1 = select_ln45_12_fu_418_p3;

assign zext_ln45_13_fu_448_p1 = select_ln45_13_fu_440_p3;

assign zext_ln45_14_fu_470_p1 = select_ln45_14_fu_462_p3;

assign zext_ln45_15_fu_492_p1 = select_ln45_15_fu_484_p3;

assign zext_ln45_1_fu_184_p1 = select_ln45_1_fu_176_p3;

assign zext_ln45_2_fu_206_p1 = select_ln45_2_fu_198_p3;

assign zext_ln45_3_fu_228_p1 = select_ln45_3_fu_220_p3;

assign zext_ln45_4_fu_250_p1 = select_ln45_4_fu_242_p3;

assign zext_ln45_5_fu_272_p1 = select_ln45_5_fu_264_p3;

assign zext_ln45_6_fu_294_p1 = select_ln45_6_fu_286_p3;

assign zext_ln45_7_fu_316_p1 = select_ln45_7_fu_308_p3;

assign zext_ln45_8_fu_338_p1 = select_ln45_8_fu_330_p3;

assign zext_ln45_9_fu_360_p1 = select_ln45_9_fu_352_p3;

assign zext_ln45_fu_162_p1 = select_ln45_fu_154_p3;

endmodule //relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s
