// Seed: 3024564405
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    module_0,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35
);
  output wire id_35;
  input wire id_34;
  input wire id_33;
  output wire id_32;
  output wire id_31;
  output wire id_30;
  output wire id_29;
  inout wire id_28;
  input wire id_27;
  output wire id_26;
  input wire id_25;
  inout wire id_24;
  input wire id_23;
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout supply0 id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_17 = -1 * id_20;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    input wire id_2,
    output supply0 id_3,
    output supply1 id_4
);
  wire [1 : -1] id_6;
  logic id_7, id_8;
  wire id_9;
  ;
  assign id_6 = $unsigned(97);
  ;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_6,
      id_9,
      id_6,
      id_6,
      id_7,
      id_7,
      id_8,
      id_7,
      id_9,
      id_6,
      id_6,
      id_7,
      id_8,
      id_7,
      id_8,
      id_9,
      id_9,
      id_6,
      id_8,
      id_8,
      id_7,
      id_6,
      id_7,
      id_9,
      id_7,
      id_7,
      id_9,
      id_8,
      id_9,
      id_6,
      id_8,
      id_7,
      id_7
  );
  assign id_6 = |id_6;
  logic id_10 = id_1 | -1;
  initial $clog2(84);
  ;
  wire id_11;
  wire id_12;
endmodule
