Release 6.3.03i Par G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

X7::  Tue Apr 03 20:41:22 2007


C:/ISE6/bin/nt/par.exe -w -intstyle ise -ol std -t 1 test_regio_map.ncd
test_regio.ncd test_regio.pcf 


Constraints file: test_regio.pcf

Loading device database for application Par from file "test_regio_map.ncd".
   "test_regio" is an NCD, version 2.38, device xc3s1000, package ft256, speed
-5
Loading device for application Par from file '3s1000.nph' in environment
C:/ISE6.
Device speed data version:  ADVANCED 1.35 2004-11-11.


Device utilization summary:

   Number of External IOBs             2 out of 173     1%
      Number of LOCed External IOBs    0 out of 2       0%

   Number of RAMB16s                   1 out of 24      4%
   Number of Slices                  149 out of 7680    1%

   Number of BSCANs                    1 out of 1     100%
   Number of BUFGMUXs                  1 out of 8      12%



Overall effort level (-ol):   Standard (set by user)
Placer effort level (-pl):    Standard (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    Standard (set by user)


Phase 1.1
Phase 1.1 (Checksum:989a09) REAL time: 2 secs 


Phase 3.3
Phase 3.3 (Checksum:1c9c37d) REAL time: 2 secs 

Phase 4.5
Phase 4.5 (Checksum:26259fc) REAL time: 2 secs 

Phase 5.8
.........................................................
Phase 5.8 (Checksum:9b4ba9) REAL time: 2 secs 

Phase 6.5
Phase 6.5 (Checksum:39386fa) REAL time: 2 secs 

Phase 7.18
Phase 7.18 (Checksum:42c1d79) REAL time: 2 secs 

Writing design to file test_regio.ncd.

Total REAL time to Placer completion: 2 secs 
Total CPU time to Placer completion: 1 secs 


Phase 1: 1166 unrouted;       REAL time: 2 secs 

Phase 2: 1077 unrouted;       REAL time: 4 secs 

Phase 3: 330 unrouted;       REAL time: 4 secs 

Phase 4: 0 unrouted;       REAL time: 4 secs 

Total REAL time to Router completion: 4 secs 
Total CPU time to Router completion: 3 secs 

Generating "par" statistics.

**************************
Generating Clock Report
**************************

+-------------------------+----------+------+------+------------+-------------+
|        Clock Net        | Resource |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+-------------------------+----------+------+------+------------+-------------+
|         clk_BUFGP       |  BUFGMUX7| No   |   19 |  0.097     |  0.746      |
+-------------------------+----------+------+------+------------+-------------+
|           u1_drck       |   Local  |      |   62 |  1.217     |  3.370      |
+-------------------------+----------+------+------+------------+-------------+


   The Delay Summary Report

   The SCORE FOR THIS DESIGN is: 148


The NUMBER OF SIGNALS NOT COMPLETELY ROUTED for this design is: 0

   The AVERAGE CONNECTION DELAY for this design is:        1.000
   The MAXIMUM PIN DELAY IS:                               3.370
   The AVERAGE CONNECTION DELAY on the 10 WORST NETS is:   2.420

   Listing Pin Delays by value: (nsec)

    d < 1.00   < d < 2.00  < d < 3.00  < d < 4.00  < d < 5.00  d >= 5.00
   ---------   ---------   ---------   ---------   ---------   ---------
         662         411          86           7           0           0

Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 4 secs 
Total CPU time to PAR completion: 3 secs 

Peak Memory Usage:  90 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.

Writing design to file test_regio.ncd.


PAR done.
