// Seed: 3073825854
module module_0 (
    output wire id_0,
    input supply1 id_1,
    input wand id_2,
    output tri1 id_3
);
  logic id_5;
  ;
  logic id_6 = id_2 && "";
  initial $unsigned(84);
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd50
) (
    input wand id_0,
    input supply1 id_1,
    input uwire id_2,
    output uwire _id_3,
    inout wire id_4
);
  wire id_6;
  logic [1 'b0 : -1] id_7;
  ;
  logic [id_3 : 1] id_8;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_0,
      id_4
  );
endmodule
