INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 14:36:57 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.940ns period=7.880ns})
  Destination:            buffer12/dataReg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.940ns period=7.880ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.880ns  (clk rise@7.880ns - clk rise@0.000ns)
  Data Path Delay:        7.439ns  (logic 1.756ns (23.604%)  route 5.683ns (76.396%))
  Logic Levels:           23  (CARRY4=6 LUT3=2 LUT4=1 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.363 - 7.880 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1851, unset)         0.508     0.508    control_merge0/fork_valid/generateBlocks[1].regblock/clk
    SLICE_X20Y158        FDSE                                         r  control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y158        FDSE (Prop_fdse_C_Q)         0.254     0.762 r  control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg/Q
                         net (fo=4, routed)           0.416     1.178    control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_1
    SLICE_X21Y157        LUT6 (Prop_lut6_I1_O)        0.043     1.221 r  control_merge0/fork_valid/generateBlocks[1].regblock/n_ready_INST_0_i_2/O
                         net (fo=7, routed)           0.319     1.541    control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_2
    SLICE_X19Y157        LUT3 (Prop_lut3_I0_O)        0.043     1.584 r  control_merge0/fork_valid/generateBlocks[1].regblock/n_ready_INST_0_i_1/O
                         net (fo=68, routed)          0.432     2.016    control_merge0/fork_valid/generateBlocks[1].regblock/n_valid_0
    SLICE_X19Y155        LUT6 (Prop_lut6_I0_O)        0.043     2.059 r  control_merge0/fork_valid/generateBlocks[1].regblock/outs[3]_i_1/O
                         net (fo=3, routed)           0.420     2.479    cmpi0/D[3]
    SLICE_X14Y156        LUT4 (Prop_lut4_I2_O)        0.043     2.522 r  cmpi0/memEnd_valid_i_54/O
                         net (fo=1, routed)           0.000     2.522    cmpi0/memEnd_valid_i_54_n_0
    SLICE_X14Y156        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.768 r  cmpi0/memEnd_valid_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.768    cmpi0/memEnd_valid_reg_i_31_n_0
    SLICE_X14Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.818 r  cmpi0/memEnd_valid_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.818    cmpi0/memEnd_valid_reg_i_14_n_0
    SLICE_X14Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.868 r  cmpi0/memEnd_valid_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.868    cmpi0/memEnd_valid_reg_i_5_n_0
    SLICE_X14Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.918 r  cmpi0/memEnd_valid_reg_i_3/CO[3]
                         net (fo=96, routed)          0.320     3.238    init0/control/result[0]
    SLICE_X13Y158        LUT5 (Prop_lut5_I2_O)        0.043     3.281 r  init0/control/start_ready_INST_0_i_12/O
                         net (fo=98, routed)          0.359     3.640    init0/control/dataReg_reg[0]
    SLICE_X13Y156        LUT5 (Prop_lut5_I0_O)        0.043     3.683 r  init0/control/transmitValue_i_3__1/O
                         net (fo=22, routed)          0.478     4.161    cmpi4/p_2_in
    SLICE_X4Y157         LUT6 (Prop_lut6_I4_O)        0.043     4.204 r  cmpi4/Memory[0][0]_i_19/O
                         net (fo=1, routed)           0.341     4.545    cmpi4/Memory[0][0]_i_19_n_0
    SLICE_X5Y157         LUT5 (Prop_lut5_I4_O)        0.043     4.588 r  cmpi4/Memory[0][0]_i_9/O
                         net (fo=1, routed)           0.000     4.588    cmpi4/Memory[0][0]_i_9_n_0
    SLICE_X5Y157         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     4.776 r  cmpi4/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.776    cmpi4/Memory_reg[0][0]_i_3_n_0
    SLICE_X5Y158         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.883 r  cmpi4/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=12, routed)          0.303     5.186    buffer76/fifo/result[0]
    SLICE_X7Y159         LUT5 (Prop_lut5_I4_O)        0.123     5.309 r  buffer76/fifo/Head[2]_i_5__3/O
                         net (fo=3, routed)           0.345     5.653    buffer76/fifo/buffer76_outs
    SLICE_X6Y161         LUT6 (Prop_lut6_I0_O)        0.043     5.696 r  buffer76/fifo/transmitValue_i_7__8/O
                         net (fo=1, routed)           0.165     5.862    buffer84/fifo/transmitValue_i_2__30_0
    SLICE_X7Y161         LUT5 (Prop_lut5_I1_O)        0.043     5.905 r  buffer84/fifo/transmitValue_i_4__15/O
                         net (fo=3, routed)           0.360     6.265    buffer84/fifo/transmitValue_i_4__15_n_0
    SLICE_X11Y160        LUT6 (Prop_lut6_I4_O)        0.043     6.308 r  buffer84/fifo/transmitValue_i_4__11/O
                         net (fo=2, routed)           0.280     6.588    fork10/control/generateBlocks[7].regblock/blockStopArray[1]
    SLICE_X18Y160        LUT6 (Prop_lut6_I4_O)        0.043     6.631 r  fork10/control/generateBlocks[7].regblock/transmitValue_i_5__7/O
                         net (fo=2, routed)           0.185     6.815    init31/transmitValue_reg_3
    SLICE_X14Y160        LUT6 (Prop_lut6_I3_O)        0.043     6.858 f  init31/transmitValue_i_2__31/O
                         net (fo=5, routed)           0.176     7.034    fork6/control/generateBlocks[9].regblock/transmitValue_reg_1
    SLICE_X12Y160        LUT3 (Prop_lut3_I1_O)        0.043     7.077 r  fork6/control/generateBlocks[9].regblock/fullReg_i_6__2/O
                         net (fo=1, routed)           0.213     7.291    fork6/control/generateBlocks[13].regblock/transmitValue_reg_2
    SLICE_X13Y161        LUT6 (Prop_lut6_I2_O)        0.043     7.334 f  fork6/control/generateBlocks[13].regblock/fullReg_i_3__1/O
                         net (fo=29, routed)          0.198     7.532    control_merge0/fork_valid/generateBlocks[1].regblock/cmpi0_result_ready
    SLICE_X14Y161        LUT6 (Prop_lut6_I1_O)        0.043     7.575 r  control_merge0/fork_valid/generateBlocks[1].regblock/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.372     7.947    buffer12/E[0]
    SLICE_X18Y160        FDRE                                         r  buffer12/dataReg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.880     7.880 r  
                                                      0.000     7.880 r  clk (IN)
                         net (fo=1851, unset)         0.483     8.363    buffer12/clk
    SLICE_X18Y160        FDRE                                         r  buffer12/dataReg_reg[11]/C
                         clock pessimism              0.000     8.363    
                         clock uncertainty           -0.035     8.327    
    SLICE_X18Y160        FDRE (Setup_fdre_C_CE)      -0.169     8.158    buffer12/dataReg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.158    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  0.211    




