Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date             : Wed Dec  9 18:02:51 2020
| Host             : elitebook-manjaro-lgu running 64-bit Manjaro Linux
| Command          : report_power -file signal_generator_power_routed.rpt -pb signal_generator_power_summary_routed.pb -rpx signal_generator_power_routed.rpx
| Design           : signal_generator
| Device           : xc7s25csga225-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.204        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.140        |
| Device Static (W)        | 0.064        |
| Effective TJA (C/W)      | 3.7          |
| Max Ambient (C)          | 84.3         |
| Junction Temperature (C) | 25.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.001 |       10 |       --- |             --- |
| Slice Logic    |    <0.001 |      712 |       --- |             --- |
|   LUT as Logic |    <0.001 |      295 |     14600 |            2.02 |
|   F7/F8 Muxes  |    <0.001 |      108 |     14600 |            0.74 |
|   Register     |    <0.001 |      156 |     29200 |            0.53 |
|   BUFG         |    <0.001 |        3 |        32 |            9.38 |
|   CARRY4       |    <0.001 |        8 |      3650 |            0.22 |
|   Others       |     0.000 |       94 |       --- |             --- |
| Signals        |     0.003 |     1018 |       --- |             --- |
| Block RAM      |     0.010 |       44 |        45 |           97.78 |
| MMCM           |     0.101 |        1 |         3 |           33.33 |
| I/O            |     0.023 |       33 |       150 |           22.00 |
| XADC           |     0.002 |        1 |       --- |             --- |
| Static Power   |     0.064 |          |           |                 |
| Total          |     0.204 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.021 |       0.015 |      0.006 |
| Vccaux    |       1.800 |     0.066 |       0.057 |      0.009 |
| Vcco33    |       3.300 |     0.007 |       0.006 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.002 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 46.2                     |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+---------------------------------------+-----------------+
| Clock                | Domain                                | Constraint (ns) |
+----------------------+---------------------------------------+-----------------+
| clk_out2_clk_wiz_0   | clock_manager/inst/clk_out2_clk_wiz_0 |            10.0 |
| clk_out2_clk_wiz_0_1 | clock_manager/inst/clk_out2_clk_wiz_0 |            10.0 |
| clk_out4_clk_wiz_0   | clock_manager/inst/clk_out4_clk_wiz_0 |            41.3 |
| clk_out4_clk_wiz_0_1 | clock_manager/inst/clk_out4_clk_wiz_0 |            41.3 |
| clkfbout_clk_wiz_0   | clock_manager/inst/clkfbout_clk_wiz_0 |            83.3 |
| clkfbout_clk_wiz_0_1 | clock_manager/inst/clkfbout_clk_wiz_0 |            83.3 |
| i_clk_12mhz          | i_clk_12mhz                           |            83.3 |
| sys_clk_pin          | i_clk_12mhz                           |            83.3 |
+----------------------+---------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------+-----------+
| Name             | Power (W) |
+------------------+-----------+
| signal_generator |     0.140 |
|   adc_ch         |     0.003 |
|     adc1         |     0.002 |
|   clock_manager  |     0.101 |
|     inst         |     0.101 |
|   dac_channel1   |     0.014 |
|     sinus        |     0.006 |
|       U0         |     0.006 |
|     square       |     0.006 |
|       U0         |     0.006 |
+------------------+-----------+


