TimeQuest Timing Analyzer report for total_test_DE2
Wed Feb 13 13:30:13 2019
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clockDiv2:inst11|CK_div2_int'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'clockDiv2:inst11|CK_div2_int'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'clockDiv2:inst11|CK_div2_int'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'clockDiv2:inst11|CK_div2_int'
 27. Fast Model Setup: 'CLOCK_50'
 28. Fast Model Hold: 'CLOCK_50'
 29. Fast Model Hold: 'clockDiv2:inst11|CK_div2_int'
 30. Fast Model Minimum Pulse Width: 'CLOCK_50'
 31. Fast Model Minimum Pulse Width: 'clockDiv2:inst11|CK_div2_int'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; total_test_DE2                                                  ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C35F672C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                     ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; Clock Name                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                          ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; CLOCK_50                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                     ;
; clockDiv2:inst11|CK_div2_int ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockDiv2:inst11|CK_div2_int } ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+


+--------------------------------------------------------------------+
; Slow Model Fmax Summary                                            ;
+------------+-----------------+------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note ;
+------------+-----------------+------------------------------+------+
; 107.18 MHz ; 107.18 MHz      ; clockDiv2:inst11|CK_div2_int ;      ;
+------------+-----------------+------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------+
; Slow Model Setup Summary                              ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clockDiv2:inst11|CK_div2_int ; -8.330 ; -362.734      ;
; CLOCK_50                     ; 1.996  ; 0.000         ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow Model Hold Summary                               ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -1.726 ; -1.726        ;
; clockDiv2:inst11|CK_div2_int ; 0.391  ; 0.000         ;
+------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -1.380 ; -2.380        ;
; clockDiv2:inst11|CK_div2_int ; -0.500 ; -169.000      ;
+------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clockDiv2:inst11|CK_div2_int'                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                                                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -8.330 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 9.364      ;
; -8.257 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 9.291      ;
; -8.203 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 9.237      ;
; -8.181 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 9.215      ;
; -8.150 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 9.184      ;
; -8.130 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 9.164      ;
; -8.054 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 9.088      ;
; -8.040 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 9.074      ;
; -8.026 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 9.060      ;
; -8.024 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 9.058      ;
; -8.023 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 9.057      ;
; -8.022 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 9.056      ;
; -8.002 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 9.036      ;
; -7.968 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 9.002      ;
; -7.967 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 9.001      ;
; -7.962 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.996      ;
; -7.955 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.989      ;
; -7.951 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.985      ;
; -7.949 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.983      ;
; -7.929 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.963      ;
; -7.899 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.933      ;
; -7.895 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.929      ;
; -7.891 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.925      ;
; -7.875 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.909      ;
; -7.873 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.907      ;
; -7.860 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.894      ;
; -7.853 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.887      ;
; -7.844 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.878      ;
; -7.842 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.876      ;
; -7.835 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.869      ;
; -7.828 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.862      ;
; -7.822 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.856      ;
; -7.819 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.853      ;
; -7.790 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.824      ;
; -7.788 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.822      ;
; -7.736 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.770      ;
; -7.724 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.005      ; 8.765      ;
; -7.720 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.754      ;
; -7.718 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.752      ;
; -7.698 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.732      ;
; -7.672 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.706      ;
; -7.665 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.699      ;
; -7.664 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.698      ;
; -7.663 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.697      ;
; -7.656 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.690      ;
; -7.654 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.688      ;
; -7.651 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.005      ; 8.692      ;
; -7.649 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.683      ;
; -7.647 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.681      ;
; -7.641 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.005      ; 8.682      ;
; -7.634 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.668      ;
; -7.627 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.661      ;
; -7.600 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.634      ;
; -7.593 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.627      ;
; -7.575 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.005      ; 8.616      ;
; -7.568 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.005      ; 8.609      ;
; -7.544 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.005      ; 8.585      ;
; -7.500 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.534      ;
; -7.492 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.005      ; 8.533      ;
; -7.484 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.518      ;
; -7.482 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.516      ;
; -7.462 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.496      ;
; -7.461 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.005      ; 8.502      ;
; -7.455 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.489      ;
; -7.428 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.462      ;
; -7.420 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.005      ; 8.461      ;
; -7.381 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.415      ;
; -7.368 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.402      ;
; -7.356 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.005      ; 8.397      ;
; -7.349 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.005      ; 8.390      ;
; -7.337 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.005      ; 8.378      ;
; -7.328 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.362      ;
; -7.295 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.329      ;
; -7.275 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.309      ;
; -7.273 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.005      ; 8.314      ;
; -7.266 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.005      ; 8.307      ;
; -7.254 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.288      ;
; -7.219 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.253      ;
; -7.188 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.222      ;
; -7.184 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.005      ; 8.225      ;
; -7.165 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.199      ;
; -7.149 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.183      ;
; -7.148 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.182      ;
; -7.147 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.181      ;
; -7.101 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.005      ; 8.142      ;
; -7.091 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.125      ;
; -7.089 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.123      ;
; -7.075 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.109      ;
; -7.073 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.107      ;
; -7.064 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.098      ;
; -7.025 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[2]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.059      ;
; -7.007 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.041      ;
; -7.000 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.034      ;
; -6.997 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.031      ;
; -6.993 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.027      ;
; -6.985 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.019      ;
; -6.969 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.003      ;
; -6.967 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 8.001      ;
; -6.946 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[1]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 7.980      ;
; -6.945 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 7.979      ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                              ;
+-------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; 1.996 ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; CLOCK_50    ; 0.500        ; 1.867      ; 0.657      ;
; 2.496 ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; CLOCK_50    ; 1.000        ; 1.867      ; 0.657      ;
+-------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; -1.726 ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; CLOCK_50    ; 0.000        ; 1.867      ; 0.657      ;
; -1.226 ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; CLOCK_50    ; -0.500       ; 1.867      ; 0.657      ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clockDiv2:inst11|CK_div2_int'                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.391 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.END_STATE                                                                ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.END_STATE                                                                ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_1                                                                   ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_1                                                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; parser:inst2|parser_CU:inst|PRESENT_STATE.WAIT_CHAR                                                                       ; parser:inst2|parser_CU:inst|PRESENT_STATE.WAIT_CHAR                                                                       ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; parser:inst2|parser_CU:inst|PRESENT_STATE.WAIT_CHAR_AV                                                                    ; parser:inst2|parser_CU:inst|PRESENT_STATE.WAIT_CHAR_AV                                                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.IDLE_2                                                                        ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.IDLE_2                                                                        ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_2                                                                   ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_2                                                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.WaitForData                                                                ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.WaitForData                                                                ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; parser:inst2|parser_DP:inst1|ff_L:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                       ; parser:inst2|parser_DP:inst1|ff_L:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                       ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendT                                                                      ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendT                                                                      ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.IDLE_3                                                                        ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.IDLE_3                                                                        ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.IDLE_1                                                                        ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.IDLE_1                                                                        ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.527 ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[14]    ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[14]    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.793      ;
; 0.529 ; uartTX:inst13|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; uartTX:inst13|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; uartRX:inst12|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]              ; uartRX:inst12|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]              ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; parser:inst2|parser_CU:inst|PRESENT_STATE.TOGGLE_FF                                                                       ; parser:inst2|parser_CU:inst|PRESENT_STATE.DONE_STATE                                                                      ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[15] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[15] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.797      ;
; 0.536 ; uartTX:inst13|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; uartTX:inst13|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.802      ;
; 0.537 ; parser:inst2|parser_CU:inst|PRESENT_STATE.RESET                                                                           ; parser:inst2|parser_DP:inst1|ff_L:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                       ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.803      ;
; 0.538 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.END_BUTTON                                                               ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.END_STATE                                                                ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.804      ;
; 0.541 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                               ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.807      ;
; 0.545 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                               ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.811      ;
; 0.549 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                                ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_4                                                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.815      ;
; 0.551 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                                ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                            ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.817      ;
; 0.576 ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendC                                                                      ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendD                                                                      ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.842      ;
; 0.579 ; uartTX:inst13|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                           ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.DoneState                                                                  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.845      ;
; 0.586 ; uartTX:inst13|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                           ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendT                                                                      ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.852      ;
; 0.587 ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.DoneState                                                                  ; uartTX:inst13|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                           ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.853      ;
; 0.622 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                                                    ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]                       ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.888      ;
; 0.659 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.IDLE_3                                                                        ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.925      ;
; 0.664 ; parser:inst2|parser_CU:inst|PRESENT_STATE.WAIT_CHAR_AV                                                                    ; parser:inst2|parser_CU:inst|PRESENT_STATE.STORE_CHAR                                                                      ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.930      ;
; 0.667 ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendD                                                                      ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.DoneState                                                                  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.933      ;
; 0.668 ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.934      ;
; 0.669 ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.935      ;
; 0.670 ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.936      ;
; 0.671 ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.937      ;
; 0.671 ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.937      ;
; 0.672 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_2                                                                   ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.END_CNT_1ms                                                              ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.938      ;
; 0.673 ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.939      ;
; 0.673 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.RESET                                                                         ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.939      ;
; 0.673 ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.WaitForData                                                                ; uartTX:inst13|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                           ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.939      ;
; 0.674 ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendB                                                                      ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendC                                                                      ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.940      ;
; 0.674 ; uartRX:inst12|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                     ; uartRX:inst12|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                     ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.940      ;
; 0.674 ; uartRX:inst12|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                     ; uartRX:inst12|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                     ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.940      ;
; 0.677 ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendA                                                                      ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendB                                                                      ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.943      ;
; 0.677 ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.943      ;
; 0.677 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.RESET                                                                         ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.943      ;
; 0.708 ; parser:inst2|parser_CU:inst|PRESENT_STATE.RESET                                                                           ; parser:inst2|parser_CU:inst|PRESENT_STATE.WAIT_CHAR                                                                       ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.001      ; 0.975      ;
; 0.716 ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.982      ;
; 0.716 ; parser:inst2|parser_CU:inst|PRESENT_STATE.DONE_STATE_AV                                                                   ; parser:inst2|parser_CU:inst|PRESENT_STATE.WAIT_CHAR_AV                                                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.001      ; 0.983      ;
; 0.722 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                                       ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.001      ; 0.989      ;
; 0.775 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]                       ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]                       ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.041      ;
; 0.779 ; uartRX:inst12|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                     ; uartRX:inst12|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                     ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.045      ;
; 0.781 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_2                                                                   ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.LED_ON                                                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.047      ;
; 0.781 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.IDLE_2                                                                        ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_2                                                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.047      ;
; 0.781 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.IDLE_1                                                                        ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.047      ;
; 0.785 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.RESET                                                                         ; uartRX:inst12|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                     ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; -0.001     ; 1.050      ;
; 0.786 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.RESET                                                                         ; uartRX:inst12|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                     ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; -0.001     ; 1.051      ;
; 0.786 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.RESET                                                                         ; uartRX:inst12|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                     ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; -0.001     ; 1.051      ;
; 0.787 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.RESET                                                                         ; uartRX:inst12|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                     ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; -0.001     ; 1.052      ;
; 0.789 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.RESET                                                                         ; uartRX:inst12|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                     ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; -0.001     ; 1.054      ;
; 0.795 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[0]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[0]     ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[0]     ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.061      ;
; 0.797 ; uartRX:inst12|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[0]            ; uartRX:inst12|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[0]            ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.063      ;
; 0.797 ; uartTX:inst13|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; uartTX:inst13|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.063      ;
; 0.797 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                               ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.063      ;
; 0.798 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                               ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.064      ;
; 0.801 ; uartTX:inst13|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                      ; uartTX:inst13|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; uartTX:inst13|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; uartTX:inst13|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; uartTX:inst13|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; uartTX:inst13|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[13]    ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[13]    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.068      ;
; 0.803 ; uartRX:inst12|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                     ; uartRX:inst12|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                     ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.069      ;
; 0.803 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                               ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.069      ;
; 0.804 ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.070      ;
; 0.805 ; uartRX:inst12|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]              ; uartRX:inst12|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]              ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; uartRX:inst12|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]            ; uartRX:inst12|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]            ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[1]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[1]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                               ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[1]     ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[1]     ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; parser:inst2|parser_CU:inst|PRESENT_STATE.TOGGLE_FF_AV                                                                    ; parser:inst2|parser_CU:inst|PRESENT_STATE.DONE_STATE_AV                                                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; uartRX:inst12|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]            ; uartRX:inst12|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]            ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; uartTX:inst13|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; uartTX:inst13|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[2]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[2]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[4]     ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[4]     ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[11]    ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[11]    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[9]     ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[9]     ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.072      ;
; 0.807 ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.073      ;
; 0.808 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                               ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.074      ;
; 0.809 ; uartTX:inst13|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                    ; uartTX:inst13|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                               ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.075      ;
; 0.809 ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.075      ;
; 0.810 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[2]     ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[2]     ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[7]     ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[7]     ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 1.076      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst11|CK_div2_int|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst11|CK_div2_int|clk       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clockDiv2:inst11|CK_div2_int'                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------+------------+----------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.DoneState                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.DoneState                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.ResetState                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.ResetState                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendA                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendA                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendB                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendB                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendC                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendC                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendD                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendD                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendT                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendT                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.WaitForData                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.WaitForData                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.DECIDE_STATE                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.DECIDE_STATE                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.DONE_STATE                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.DONE_STATE                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.DONE_STATE_AV                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.DONE_STATE_AV                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.RESET                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.RESET                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.STORE_CHAR                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.STORE_CHAR                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.TOGGLE_FF                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.TOGGLE_FF                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.TOGGLE_FF_AV                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.TOGGLE_FF_AV                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.WAIT_CHAR                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.WAIT_CHAR                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.WAIT_CHAR_AV                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.WAIT_CHAR_AV                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|ff_L:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|ff_L:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.END_BUTTON                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.END_BUTTON                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.END_CNT_1ms                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.END_CNT_1ms                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.END_STATE                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.END_STATE                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_1                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_1                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_2                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_2                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.LED_ON                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.LED_ON                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.LOAD_LED_TIME                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.LOAD_LED_TIME                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                 ;
+--------+--------------+----------------+------------------+------------------------------+------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; KEY[*]    ; clockDiv2:inst11|CK_div2_int ; 6.897 ; 6.897 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  KEY[0]   ; clockDiv2:inst11|CK_div2_int ; 6.402 ; 6.402 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  KEY[1]   ; clockDiv2:inst11|CK_div2_int ; 6.306 ; 6.306 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  KEY[2]   ; clockDiv2:inst11|CK_div2_int ; 6.897 ; 6.897 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  KEY[3]   ; clockDiv2:inst11|CK_div2_int ; 6.570 ; 6.570 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
; SW[*]     ; clockDiv2:inst11|CK_div2_int ; 0.901 ; 0.901 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  SW[0]    ; clockDiv2:inst11|CK_div2_int ; 0.901 ; 0.901 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
; UART_RXD  ; clockDiv2:inst11|CK_div2_int ; 5.268 ; 5.268 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; KEY[*]    ; clockDiv2:inst11|CK_div2_int ; -5.172 ; -5.172 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  KEY[0]   ; clockDiv2:inst11|CK_div2_int ; -5.268 ; -5.268 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  KEY[1]   ; clockDiv2:inst11|CK_div2_int ; -5.172 ; -5.172 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  KEY[2]   ; clockDiv2:inst11|CK_div2_int ; -5.763 ; -5.763 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  KEY[3]   ; clockDiv2:inst11|CK_div2_int ; -5.436 ; -5.436 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
; SW[*]     ; clockDiv2:inst11|CK_div2_int ; -0.206 ; -0.206 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  SW[0]    ; clockDiv2:inst11|CK_div2_int ; -0.206 ; -0.206 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
; UART_RXD  ; clockDiv2:inst11|CK_div2_int ; -5.038 ; -5.038 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; LEDG[*]   ; clockDiv2:inst11|CK_div2_int ; 9.146 ; 9.146 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  LEDG[0]  ; clockDiv2:inst11|CK_div2_int ; 9.081 ; 9.081 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  LEDG[1]  ; clockDiv2:inst11|CK_div2_int ; 9.146 ; 9.146 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  LEDG[2]  ; clockDiv2:inst11|CK_div2_int ; 9.118 ; 9.118 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  LEDG[3]  ; clockDiv2:inst11|CK_div2_int ; 9.072 ; 9.072 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
; UART_TXD  ; clockDiv2:inst11|CK_div2_int ; 8.434 ; 8.434 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; LEDG[*]   ; clockDiv2:inst11|CK_div2_int ; 8.730 ; 8.730 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  LEDG[0]  ; clockDiv2:inst11|CK_div2_int ; 8.754 ; 8.754 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  LEDG[1]  ; clockDiv2:inst11|CK_div2_int ; 8.819 ; 8.819 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  LEDG[2]  ; clockDiv2:inst11|CK_div2_int ; 8.752 ; 8.752 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  LEDG[3]  ; clockDiv2:inst11|CK_div2_int ; 8.730 ; 8.730 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
; UART_TXD  ; clockDiv2:inst11|CK_div2_int ; 7.949 ; 7.949 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+-------------------------------------------------------+
; Fast Model Setup Summary                              ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clockDiv2:inst11|CK_div2_int ; -3.096 ; -87.040       ;
; CLOCK_50                     ; 1.353  ; 0.000         ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Fast Model Hold Summary                               ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -0.973 ; -0.973        ;
; clockDiv2:inst11|CK_div2_int ; 0.215  ; 0.000         ;
+------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CLOCK_50                     ; -1.380 ; -2.380        ;
; clockDiv2:inst11|CK_div2_int ; -0.500 ; -169.000      ;
+------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clockDiv2:inst11|CK_div2_int'                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                                                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -3.096 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 4.126      ;
; -3.081 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 4.111      ;
; -3.066 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 4.096      ;
; -3.031 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 4.061      ;
; -3.020 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 4.050      ;
; -3.005 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 4.035      ;
; -2.990 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 4.020      ;
; -2.971 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 4.001      ;
; -2.963 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.993      ;
; -2.955 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.985      ;
; -2.948 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.978      ;
; -2.948 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.978      ;
; -2.945 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.975      ;
; -2.941 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.971      ;
; -2.936 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.966      ;
; -2.933 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.963      ;
; -2.930 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.960      ;
; -2.926 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.956      ;
; -2.915 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.945      ;
; -2.911 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.941      ;
; -2.899 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.929      ;
; -2.898 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.928      ;
; -2.895 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.925      ;
; -2.887 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.917      ;
; -2.885 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.915      ;
; -2.884 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.914      ;
; -2.880 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.910      ;
; -2.876 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.906      ;
; -2.872 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.902      ;
; -2.872 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.902      ;
; -2.869 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.899      ;
; -2.860 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.890      ;
; -2.857 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.887      ;
; -2.838 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.868      ;
; -2.834 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.864      ;
; -2.822 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.852      ;
; -2.820 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.850      ;
; -2.816 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.846      ;
; -2.815 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.845      ;
; -2.809 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.839      ;
; -2.803 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.833      ;
; -2.797 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.827      ;
; -2.793 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.823      ;
; -2.785 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.815      ;
; -2.782 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.006      ; 3.820      ;
; -2.781 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.811      ;
; -2.774 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.804      ;
; -2.767 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.006      ; 3.805      ;
; -2.762 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.792      ;
; -2.752 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.782      ;
; -2.752 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.006      ; 3.790      ;
; -2.751 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.781      ;
; -2.748 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.006      ; 3.786      ;
; -2.739 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.769      ;
; -2.739 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.769      ;
; -2.734 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.764      ;
; -2.733 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.006      ; 3.771      ;
; -2.730 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.760      ;
; -2.727 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.757      ;
; -2.718 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.006      ; 3.756      ;
; -2.717 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.006      ; 3.755      ;
; -2.702 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.732      ;
; -2.688 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.718      ;
; -2.683 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.006      ; 3.721      ;
; -2.681 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.711      ;
; -2.681 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.711      ;
; -2.676 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.706      ;
; -2.666 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.696      ;
; -2.663 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.693      ;
; -2.657 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.006      ; 3.695      ;
; -2.651 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.681      ;
; -2.634 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.006      ; 3.672      ;
; -2.626 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.656      ;
; -2.623 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.006      ; 3.661      ;
; -2.622 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.006      ; 3.660      ;
; -2.616 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.646      ;
; -2.605 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.635      ;
; -2.600 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.006      ; 3.638      ;
; -2.588 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.006      ; 3.626      ;
; -2.587 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst2|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.617      ;
; -2.571 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.006      ; 3.609      ;
; -2.569 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.599      ;
; -2.556 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.586      ;
; -2.551 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.581      ;
; -2.548 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.578      ;
; -2.547 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.577      ;
; -2.537 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; 0.006      ; 3.575      ;
; -2.533 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.563      ;
; -2.530 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.560      ;
; -2.530 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.560      ;
; -2.526 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.556      ;
; -2.521 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.551      ;
; -2.512 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst1|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.542      ;
; -2.508 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst10|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.538      ;
; -2.492 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.522      ;
; -2.484 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.514      ;
; -2.475 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[5]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.505      ;
; -2.472 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[6]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.502      ;
; -2.470 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst14|lpm_ff:lpm_ff_component|dffs[0] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.500      ;
; -2.467 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                               ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 1.000        ; -0.002     ; 3.497      ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                              ;
+-------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; 1.353 ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; CLOCK_50    ; 0.500        ; 1.047      ; 0.367      ;
; 1.853 ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; CLOCK_50    ; 1.000        ; 1.047      ; 0.367      ;
+-------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+
; -0.973 ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; CLOCK_50    ; 0.000        ; 1.047      ; 0.367      ;
; -0.473 ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; CLOCK_50    ; -0.500       ; 1.047      ; 0.367      ;
+--------+------------------------------+------------------------------+------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clockDiv2:inst11|CK_div2_int'                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.215 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.END_STATE                                                                ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.END_STATE                                                                ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_1                                                                   ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_1                                                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; parser:inst2|parser_CU:inst|PRESENT_STATE.WAIT_CHAR                                                                       ; parser:inst2|parser_CU:inst|PRESENT_STATE.WAIT_CHAR                                                                       ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; parser:inst2|parser_CU:inst|PRESENT_STATE.WAIT_CHAR_AV                                                                    ; parser:inst2|parser_CU:inst|PRESENT_STATE.WAIT_CHAR_AV                                                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.IDLE_2                                                                        ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.IDLE_2                                                                        ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_2                                                                   ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_2                                                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.WaitForData                                                                ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.WaitForData                                                                ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; parser:inst2|parser_DP:inst1|ff_L:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                       ; parser:inst2|parser_DP:inst1|ff_L:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                       ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendT                                                                      ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendT                                                                      ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.IDLE_3                                                                        ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.IDLE_3                                                                        ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.IDLE_1                                                                        ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.IDLE_1                                                                        ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.241 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[14]    ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[14]    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[15] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[15] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; uartRX:inst12|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]              ; uartRX:inst12|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[3]              ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; uartTX:inst13|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; uartTX:inst13|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; parser:inst2|parser_CU:inst|PRESENT_STATE.TOGGLE_FF                                                                       ; parser:inst2|parser_CU:inst|PRESENT_STATE.DONE_STATE                                                                      ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.398      ;
; 0.248 ; parser:inst2|parser_CU:inst|PRESENT_STATE.RESET                                                                           ; parser:inst2|parser_DP:inst1|ff_L:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                       ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.END_BUTTON                                                               ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.END_STATE                                                                ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; uartTX:inst13|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; uartTX:inst13|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                               ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.402      ;
; 0.253 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.END_STATE_COUNT                                                               ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                                ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_4                                                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.406      ;
; 0.256 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.DATA_AVAILABLE                                                                ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.END_STATE_SHIFT_IN                                                            ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.408      ;
; 0.269 ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendC                                                                      ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendD                                                                      ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.421      ;
; 0.272 ; uartTX:inst13|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                           ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.DoneState                                                                  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.424      ;
; 0.277 ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.DoneState                                                                  ; uartTX:inst13|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                           ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.429      ;
; 0.278 ; uartTX:inst13|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                           ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendT                                                                      ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.430      ;
; 0.298 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                                                    ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]                       ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.450      ;
; 0.299 ; parser:inst2|parser_CU:inst|PRESENT_STATE.WAIT_CHAR_AV                                                                    ; parser:inst2|parser_CU:inst|PRESENT_STATE.STORE_CHAR                                                                      ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.451      ;
; 0.304 ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.WaitForData                                                                ; uartTX:inst13|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                           ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.456      ;
; 0.319 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.IDLE_3                                                                        ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_3                                                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.471      ;
; 0.326 ; parser:inst2|parser_CU:inst|PRESENT_STATE.DONE_STATE_AV                                                                   ; parser:inst2|parser_CU:inst|PRESENT_STATE.WAIT_CHAR_AV                                                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.001      ; 0.479      ;
; 0.327 ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; uartRX:inst12|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                     ; uartRX:inst12|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                     ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.001      ; 0.481      ;
; 0.328 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.RESET                                                                         ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; uartRX:inst12|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                     ; uartRX:inst12|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                     ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_2                                                                   ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.END_CNT_1ms                                                              ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendD                                                                      ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.DoneState                                                                  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.481      ;
; 0.331 ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                   ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[12] ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]                                       ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; -0.001     ; 0.482      ;
; 0.331 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.RESET                                                                         ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.483      ;
; 0.333 ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.485      ;
; 0.334 ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                   ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendA                                                                      ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendB                                                                      ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.486      ;
; 0.335 ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendB                                                                      ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendC                                                                      ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.487      ;
; 0.337 ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                   ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.489      ;
; 0.342 ; parser:inst2|parser_CU:inst|PRESENT_STATE.RESET                                                                           ; parser:inst2|parser_CU:inst|PRESENT_STATE.WAIT_CHAR                                                                       ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.001      ; 0.495      ;
; 0.355 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[0]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[0]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[0]     ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[0]     ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.507      ;
; 0.357 ; uartRX:inst12|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[0]            ; uartRX:inst12|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[0]            ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; uartTX:inst13|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; uartTX:inst13|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6]            ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[13]    ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[13]    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[1]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[1]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[1]     ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[1]     ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; uartTX:inst13|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; uartTX:inst13|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[9]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[11] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[2]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[2]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[11]    ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[11]    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[9]     ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[9]     ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[7]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[4]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[14] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[13] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; uartRX:inst12|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]              ; uartRX:inst12|uartRX_DP:inst|CNT_8:inst3|lpm_counter:LPM_COUNTER_component|cntr_3oi:auto_generated|safe_q[1]              ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; uartRX:inst12|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]            ; uartRX:inst12|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[3]            ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; uartRX:inst12|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]            ; uartRX:inst12|uartRX_DP:inst|CNT_26:inst14|lpm_counter:LPM_COUNTER_component|cntr_4oi:auto_generated|safe_q[1]            ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.IDLE_2                                                                        ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_2                                                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[2]     ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[2]     ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[4]     ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[4]     ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[7]     ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[7]     ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; uartTX:inst13|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; uartTX:inst13|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; uartTX:inst13|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                      ; uartTX:inst13|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; uartTX:inst13|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                                    ; uartTX:inst13|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; parser:inst2|parser_CU:inst|PRESENT_STATE.TOGGLE_FF_AV                                                                    ; parser:inst2|parser_CU:inst|PRESENT_STATE.DONE_STATE_AV                                                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; uartRX:inst12|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                     ; uartRX:inst12|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                     ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; uartTX:inst13|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                    ; uartTX:inst13|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                   ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; uartRX:inst12|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[1]            ; uartRX:inst12|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[1]            ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.IDLE_1                                                                        ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.SHIFT_IN_1                                                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; uartTX:inst13|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                      ; uartTX:inst13|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst3|lpm_ff:lpm_ff_component|dffs[0]                       ; reflexes:inst|reflexes_DP:b2v_inst1|random_10000:inst|FF_1bit:inst4|lpm_ff:lpm_ff_component|dffs[0]                       ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.RESET                                                                         ; uartRX:inst12|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                     ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; uartRX:inst12|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[3]            ; uartRX:inst12|uartRX_DP:inst|CNT_12:inst15|lpm_counter:LPM_COUNTER_component|cntr_gnj:auto_generated|safe_q[3]            ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; uartTX:inst13|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                      ; uartTX:inst13|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.RESET                                                                         ; uartRX:inst12|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                     ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.RESET                                                                         ; uartRX:inst12|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                     ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.RESET                                                                         ; uartRX:inst12|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                     ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[10] ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[8]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_16bit:inst19|lpm_counter:lpm_counter_component|cntr_3pj:auto_generated|safe_q[3]  ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[10]    ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[10]    ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[8]     ; reflexes:inst|reflexes_DP:b2v_inst1|CNT_1ms:inst3|lpm_counter:lpm_counter_component|cntr_lpi:auto_generated|safe_q[8]     ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                   ; uartRX:inst12|uartRX_DP:inst|DOUT_REG:inst9|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                   ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; uartRX:inst12|uartRX_CU:inst6|PRESENT_STATE.RESET                                                                         ; uartRX:inst12|uartRX_DP:inst|RX_REG:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                     ; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 0.000        ; 0.000      ; 0.523      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst11|CK_div2_int|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst11|CK_div2_int|clk       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clockDiv2:inst11|CK_div2_int'                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------+------------+----------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.DoneState                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.DoneState                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.ResetState                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.ResetState                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendA                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendA                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendB                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendB                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendC                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendC                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendD                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendD                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendT                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.SendT                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.WaitForData                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|MainFSM:inst|CurrentState.WaitForData                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[10]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[11]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[12]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[13]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[14]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[15]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; ASCIIConverter:inst9|reg_in:reg_in_imp|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.DECIDE_STATE                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.DECIDE_STATE                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.DONE_STATE                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.DONE_STATE                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.DONE_STATE_AV                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.DONE_STATE_AV                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.RESET                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.RESET                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.STORE_CHAR                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.STORE_CHAR                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.TOGGLE_FF                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.TOGGLE_FF                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.TOGGLE_FF_AV                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.TOGGLE_FF_AV                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.WAIT_CHAR                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.WAIT_CHAR                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.WAIT_CHAR_AV                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_CU:inst|PRESENT_STATE.WAIT_CHAR_AV                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|ff_L:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|ff_L:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; parser:inst2|parser_DP:inst1|reg_char:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.END_BUTTON                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.END_BUTTON                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.END_CNT_1ms                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.END_CNT_1ms                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.END_STATE                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.END_STATE                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_1                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_1                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_2                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.IDLE_2                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.LED_ON                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.LED_ON                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.LOAD_LED_TIME                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.LOAD_LED_TIME                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:inst11|CK_div2_int ; Rise       ; reflexes:inst|Reflexes_CU:b2v_inst|PRESENT_STATE.RESET                                 ;
+--------+--------------+----------------+------------------+------------------------------+------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; KEY[*]    ; clockDiv2:inst11|CK_div2_int ; 3.495 ; 3.495 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  KEY[0]   ; clockDiv2:inst11|CK_div2_int ; 3.268 ; 3.268 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  KEY[1]   ; clockDiv2:inst11|CK_div2_int ; 3.238 ; 3.238 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  KEY[2]   ; clockDiv2:inst11|CK_div2_int ; 3.495 ; 3.495 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  KEY[3]   ; clockDiv2:inst11|CK_div2_int ; 3.398 ; 3.398 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
; SW[*]     ; clockDiv2:inst11|CK_div2_int ; 0.246 ; 0.246 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  SW[0]    ; clockDiv2:inst11|CK_div2_int ; 0.246 ; 0.246 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
; UART_RXD  ; clockDiv2:inst11|CK_div2_int ; 2.871 ; 2.871 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; KEY[*]    ; clockDiv2:inst11|CK_div2_int ; -2.721 ; -2.721 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  KEY[0]   ; clockDiv2:inst11|CK_div2_int ; -2.751 ; -2.751 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  KEY[1]   ; clockDiv2:inst11|CK_div2_int ; -2.721 ; -2.721 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  KEY[2]   ; clockDiv2:inst11|CK_div2_int ; -2.978 ; -2.978 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  KEY[3]   ; clockDiv2:inst11|CK_div2_int ; -2.881 ; -2.881 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
; SW[*]     ; clockDiv2:inst11|CK_div2_int ; 0.147  ; 0.147  ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  SW[0]    ; clockDiv2:inst11|CK_div2_int ; 0.147  ; 0.147  ; Rise       ; clockDiv2:inst11|CK_div2_int ;
; UART_RXD  ; clockDiv2:inst11|CK_div2_int ; -2.751 ; -2.751 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; LEDG[*]   ; clockDiv2:inst11|CK_div2_int ; 4.907 ; 4.907 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  LEDG[0]  ; clockDiv2:inst11|CK_div2_int ; 4.873 ; 4.873 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  LEDG[1]  ; clockDiv2:inst11|CK_div2_int ; 4.907 ; 4.907 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  LEDG[2]  ; clockDiv2:inst11|CK_div2_int ; 4.868 ; 4.868 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  LEDG[3]  ; clockDiv2:inst11|CK_div2_int ; 4.851 ; 4.851 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
; UART_TXD  ; clockDiv2:inst11|CK_div2_int ; 4.473 ; 4.473 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; LEDG[*]   ; clockDiv2:inst11|CK_div2_int ; 4.713 ; 4.713 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  LEDG[0]  ; clockDiv2:inst11|CK_div2_int ; 4.737 ; 4.737 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  LEDG[1]  ; clockDiv2:inst11|CK_div2_int ; 4.776 ; 4.776 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  LEDG[2]  ; clockDiv2:inst11|CK_div2_int ; 4.732 ; 4.732 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  LEDG[3]  ; clockDiv2:inst11|CK_div2_int ; 4.713 ; 4.713 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
; UART_TXD  ; clockDiv2:inst11|CK_div2_int ; 4.254 ; 4.254 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                          ;
+-------------------------------+----------+--------+----------+---------+---------------------+
; Clock                         ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack              ; -8.330   ; -1.726 ; N/A      ; N/A     ; -1.380              ;
;  CLOCK_50                     ; 1.353    ; -1.726 ; N/A      ; N/A     ; -1.380              ;
;  clockDiv2:inst11|CK_div2_int ; -8.330   ; 0.215  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS               ; -362.734 ; -1.726 ; 0.0      ; 0.0     ; -171.38             ;
;  CLOCK_50                     ; 0.000    ; -1.726 ; N/A      ; N/A     ; -2.380              ;
;  clockDiv2:inst11|CK_div2_int ; -362.734 ; 0.000  ; N/A      ; N/A     ; -169.000            ;
+-------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; KEY[*]    ; clockDiv2:inst11|CK_div2_int ; 6.897 ; 6.897 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  KEY[0]   ; clockDiv2:inst11|CK_div2_int ; 6.402 ; 6.402 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  KEY[1]   ; clockDiv2:inst11|CK_div2_int ; 6.306 ; 6.306 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  KEY[2]   ; clockDiv2:inst11|CK_div2_int ; 6.897 ; 6.897 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  KEY[3]   ; clockDiv2:inst11|CK_div2_int ; 6.570 ; 6.570 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
; SW[*]     ; clockDiv2:inst11|CK_div2_int ; 0.901 ; 0.901 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  SW[0]    ; clockDiv2:inst11|CK_div2_int ; 0.901 ; 0.901 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
; UART_RXD  ; clockDiv2:inst11|CK_div2_int ; 5.268 ; 5.268 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; KEY[*]    ; clockDiv2:inst11|CK_div2_int ; -2.721 ; -2.721 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  KEY[0]   ; clockDiv2:inst11|CK_div2_int ; -2.751 ; -2.751 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  KEY[1]   ; clockDiv2:inst11|CK_div2_int ; -2.721 ; -2.721 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  KEY[2]   ; clockDiv2:inst11|CK_div2_int ; -2.978 ; -2.978 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  KEY[3]   ; clockDiv2:inst11|CK_div2_int ; -2.881 ; -2.881 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
; SW[*]     ; clockDiv2:inst11|CK_div2_int ; 0.147  ; 0.147  ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  SW[0]    ; clockDiv2:inst11|CK_div2_int ; 0.147  ; 0.147  ; Rise       ; clockDiv2:inst11|CK_div2_int ;
; UART_RXD  ; clockDiv2:inst11|CK_div2_int ; -2.751 ; -2.751 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; LEDG[*]   ; clockDiv2:inst11|CK_div2_int ; 9.146 ; 9.146 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  LEDG[0]  ; clockDiv2:inst11|CK_div2_int ; 9.081 ; 9.081 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  LEDG[1]  ; clockDiv2:inst11|CK_div2_int ; 9.146 ; 9.146 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  LEDG[2]  ; clockDiv2:inst11|CK_div2_int ; 9.118 ; 9.118 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  LEDG[3]  ; clockDiv2:inst11|CK_div2_int ; 9.072 ; 9.072 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
; UART_TXD  ; clockDiv2:inst11|CK_div2_int ; 8.434 ; 8.434 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; LEDG[*]   ; clockDiv2:inst11|CK_div2_int ; 4.713 ; 4.713 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  LEDG[0]  ; clockDiv2:inst11|CK_div2_int ; 4.737 ; 4.737 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  LEDG[1]  ; clockDiv2:inst11|CK_div2_int ; 4.776 ; 4.776 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  LEDG[2]  ; clockDiv2:inst11|CK_div2_int ; 4.732 ; 4.732 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
;  LEDG[3]  ; clockDiv2:inst11|CK_div2_int ; 4.713 ; 4.713 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
; UART_TXD  ; clockDiv2:inst11|CK_div2_int ; 4.254 ; 4.254 ; Rise       ; clockDiv2:inst11|CK_div2_int ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                         ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; clockDiv2:inst11|CK_div2_int ; CLOCK_50                     ; 1        ; 1        ; 0        ; 0        ;
; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 104333   ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                          ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; clockDiv2:inst11|CK_div2_int ; CLOCK_50                     ; 1        ; 1        ; 0        ; 0        ;
; clockDiv2:inst11|CK_div2_int ; clockDiv2:inst11|CK_div2_int ; 104333   ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 55    ; 55   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 15    ; 15   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Feb 13 13:30:11 2019
Info: Command: quartus_sta total_test_DE2 -c total_test_DE2
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'total_test_DE2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clockDiv2:inst11|CK_div2_int clockDiv2:inst11|CK_div2_int
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.330
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.330      -362.734 clockDiv2:inst11|CK_div2_int 
    Info (332119):     1.996         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -1.726
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.726        -1.726 CLOCK_50 
    Info (332119):     0.391         0.000 clockDiv2:inst11|CK_div2_int 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -2.380 CLOCK_50 
    Info (332119):    -0.500      -169.000 clockDiv2:inst11|CK_div2_int 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 5 output pins without output pin load capacitance assignment
    Info (306007): Pin "UART_TXD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.096
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.096       -87.040 clockDiv2:inst11|CK_div2_int 
    Info (332119):     1.353         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -0.973
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.973        -0.973 CLOCK_50 
    Info (332119):     0.215         0.000 clockDiv2:inst11|CK_div2_int 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -2.380 CLOCK_50 
    Info (332119):    -0.500      -169.000 clockDiv2:inst11|CK_div2_int 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 305 megabytes
    Info: Processing ended: Wed Feb 13 13:30:13 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


