

================================================================
== Vitis HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Thu Dec 26 19:54:30 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        haidiem
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.234 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 35


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 1
  Pipeline-0 : II = 1, D = 35, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.21>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%exp_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %exp" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486]   --->   Operation 36 'read' 'exp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %exp_read" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486]   --->   Operation 37 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 38 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 39 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i64 %data_V"   --->   Operation 40 'trunc' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (2.89ns)   --->   "%icmp_ln1018_1 = icmp_eq  i52 %tmp_17, i52 0"   --->   Operation 41 'icmp' 'icmp_ln1018_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_7 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i2.i52, i2 1, i52 %tmp_17"   --->   Operation 42 'bitconcatenate' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (3.26ns)   --->   "%e_frac_V_1 = sub i54 0, i54 %p_Result_7"   --->   Operation 43 'sub' 'e_frac_V_1' <Predicate = true> <Delay = 3.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.94ns)   --->   "%e_frac_V_2 = select i1 %p_Result_6, i54 %e_frac_V_1, i54 %p_Result_7" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:566]   --->   Operation 44 'select' 'e_frac_V_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.97>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln666 = sext i54 %e_frac_V_2"   --->   Operation 45 'sext' 'sext_ln666' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [5/5] (6.97ns)   --->   "%m_frac_l_V = mul i120 %sext_ln666, i120 51145234580810622639"   --->   Operation 46 'mul' 'm_frac_l_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 47 [4/5] (6.97ns)   --->   "%m_frac_l_V = mul i120 %sext_ln666, i120 51145234580810622639"   --->   Operation 47 'mul' 'm_frac_l_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 48 [3/5] (6.97ns)   --->   "%m_frac_l_V = mul i120 %sext_ln666, i120 51145234580810622639"   --->   Operation 48 'mul' 'm_frac_l_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 49 [2/5] (6.97ns)   --->   "%m_frac_l_V = mul i120 %sext_ln666, i120 51145234580810622639"   --->   Operation 49 'mul' 'm_frac_l_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 50 [1/5] (6.97ns)   --->   "%m_frac_l_V = mul i120 %sext_ln666, i120 51145234580810622639"   --->   Operation 50 'mul' 'm_frac_l_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.23>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln513 = zext i11 %tmp_16" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513]   --->   Operation 51 'zext' 'zext_ln513' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (1.63ns)   --->   "%m_exp = add i12 %zext_ln513, i12 3073" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513]   --->   Operation 52 'add' 'm_exp' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (1.88ns)   --->   "%y_is_0 = icmp_eq  i11 %tmp_16, i11 0"   --->   Operation 53 'icmp' 'y_is_0' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (1.88ns)   --->   "%icmp_ln1018 = icmp_eq  i11 %tmp_16, i11 2047"   --->   Operation 54 'icmp' 'icmp_ln1018' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln568 = sext i120 %m_frac_l_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 55 'sext' 'sext_ln568' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11"   --->   Operation 56 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (1.63ns)   --->   "%sub_ln1364 = sub i11 1023, i11 %tmp_16"   --->   Operation 57 'sub' 'sub_ln1364' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1364 = sext i11 %sub_ln1364"   --->   Operation 58 'sext' 'sext_ln1364' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1364, i12 %m_exp"   --->   Operation 59 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1340 = sext i12 %ush"   --->   Operation 60 'sext' 'sext_ln1340' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l)   --->   "%zext_ln1340 = zext i32 %sext_ln1340"   --->   Operation 61 'zext' 'zext_ln1340' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l)   --->   "%sext_ln1340cast = zext i32 %sext_ln1340"   --->   Operation 62 'zext' 'sext_ln1340cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l)   --->   "%r_V = ashr i120 %m_frac_l_V, i120 %sext_ln1340cast"   --->   Operation 63 'ashr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l)   --->   "%sext_ln1339 = sext i120 %r_V"   --->   Operation 64 'sext' 'sext_ln1339' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l)   --->   "%r_V_1 = shl i131 %sext_ln568, i131 %zext_ln1340"   --->   Operation 65 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l)   --->   "%trunc_ln1339_1 = trunc i131 %r_V_1"   --->   Operation 66 'trunc' 'trunc_ln1339_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (4.89ns) (out node of the LUT)   --->   "%m_fix_l = select i1 %isNeg, i130 %sext_ln1339, i130 %trunc_ln1339_1"   --->   Operation 67 'select' 'm_fix_l' <Predicate = true> <Delay = 4.89> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %sub_ln1364, i32 10"   --->   Operation 68 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.69ns)   --->   "%ush_2 = select i1 %isNeg_1, i12 %m_exp, i12 %sext_ln1364"   --->   Operation 69 'select' 'ush_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1306_1 = sext i12 %ush_2"   --->   Operation 70 'sext' 'sext_ln1306_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%zext_ln1306_2 = zext i32 %sext_ln1306_1"   --->   Operation 71 'zext' 'zext_ln1306_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%r_V_6 = shl i131 %sext_ln568, i131 %zext_ln1306_2"   --->   Operation 72 'shl' 'r_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%trunc_ln1305 = trunc i131 %r_V_6"   --->   Operation 73 'trunc' 'trunc_ln1305' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%sext_ln1306_1cast = zext i32 %sext_ln1306_1"   --->   Operation 74 'zext' 'sext_ln1306_1cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%r_V_7 = ashr i120 %m_frac_l_V, i120 %sext_ln1306_1cast"   --->   Operation 75 'ashr' 'r_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%sext_ln1305 = sext i120 %r_V_7"   --->   Operation 76 'sext' 'sext_ln1305' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (4.89ns) (out node of the LUT)   --->   "%r_V_8 = select i1 %isNeg_1, i130 %trunc_ln1305, i130 %sext_ln1305"   --->   Operation 77 'select' 'r_V_8' <Predicate = true> <Delay = 4.89> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.94>
ST_8 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1506)   --->   "%sext_ln568_1 = sext i120 %m_frac_l_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 78 'sext' 'sext_ln568_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1306 = zext i32 %sext_ln1340"   --->   Operation 79 'zext' 'zext_ln1306' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1506)   --->   "%r_V_2 = shl i130 %m_fix_l, i130 %zext_ln1306"   --->   Operation 80 'shl' 'r_V_2' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1506)   --->   "%r_V_3 = ashr i130 %m_fix_l, i130 %zext_ln1306"   --->   Operation 81 'ashr' 'r_V_3' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1506)   --->   "%r_V_17 = select i1 %isNeg, i130 %r_V_2, i130 %r_V_3"   --->   Operation 82 'select' 'r_V_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:581]   --->   Operation 83 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%sext_ln1306 = sext i12 %m_exp"   --->   Operation 84 'sext' 'sext_ln1306' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%zext_ln1306_1 = zext i32 %sext_ln1306"   --->   Operation 85 'zext' 'zext_ln1306_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%r_V_5 = shl i131 %sext_ln568, i131 %zext_ln1306_1"   --->   Operation 86 'shl' 'r_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%trunc_ln1339_2 = trunc i131 %r_V_5"   --->   Operation 87 'trunc' 'trunc_ln1339_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (4.89ns) (out node of the LUT)   --->   "%select_ln578 = select i1 %tmp_7, i130 %r_V_8, i130 %trunc_ln1339_2" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:578]   --->   Operation 88 'select' 'select_ln578' <Predicate = true> <Delay = 4.89> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%m_fix_hi_V = partselect i16 @_ssdm_op_PartSelect.i16.i130.i32.i32, i130 %select_ln578, i32 114, i32 129"   --->   Operation 89 'partselect' 'm_fix_hi_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i130.i32, i130 %select_ln578, i32 129"   --->   Operation 90 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1123 = sext i16 %m_fix_hi_V"   --->   Operation 91 'sext' 'sext_ln1123' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [3/3] (1.05ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_18 = mul i31 %sext_ln1123, i31 23637"   --->   Operation 92 'mul' 'r_V_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i59 @_ssdm_op_PartSelect.i59.i130.i32.i32, i130 %select_ln578, i32 59, i32 117"   --->   Operation 93 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (1.99ns)   --->   "%icmp_ln657 = icmp_sgt  i12 %m_exp, i12 0" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 94 'icmp' 'icmp_ln657' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (4.89ns) (out node of the LUT)   --->   "%icmp_ln1506 = icmp_ne  i130 %r_V_17, i130 %sext_ln568_1"   --->   Operation 95 'icmp' 'icmp_ln1506' <Predicate = true> <Delay = 4.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.05>
ST_9 : Operation 96 [2/3] (1.05ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_18 = mul i31 %sext_ln1123, i31 23637"   --->   Operation 96 'mul' 'r_V_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.10>
ST_10 : Operation 97 [1/3] (0.00ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_18 = mul i31 %sext_ln1123, i31 23637"   --->   Operation 97 'mul' 'r_V_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%rhs = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %p_Result_8, i18 131072"   --->   Operation 98 'bitconcatenate' 'rhs' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1199 = sext i19 %rhs"   --->   Operation 99 'sext' 'sext_ln1199' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_7 = add i31 %sext_ln1199, i31 %r_V_18"   --->   Operation 100 'add' 'ret_V_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 5.23>
ST_11 : Operation 101 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_7 = add i31 %sext_ln1199, i31 %r_V_18"   --->   Operation 101 'add' 'ret_V_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%ret_V_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %ret_V_7, i32 18, i32 30"   --->   Operation 102 'partselect' 'ret_V_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node ret_V_8)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %ret_V_7, i32 30"   --->   Operation 103 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln856 = trunc i31 %ret_V_7"   --->   Operation 104 'trunc' 'trunc_ln856' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (2.43ns)   --->   "%icmp_ln856 = icmp_eq  i18 %trunc_ln856, i18 0"   --->   Operation 105 'icmp' 'icmp_ln856' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (1.67ns)   --->   "%ret_V = add i13 %ret_V_cast, i13 1"   --->   Operation 106 'add' 'ret_V' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node ret_V_8)   --->   "%select_ln855 = select i1 %icmp_ln856, i13 %ret_V_cast, i13 %ret_V"   --->   Operation 107 'select' 'select_ln855' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 108 [1/1] (0.69ns) (out node of the LUT)   --->   "%ret_V_8 = select i1 %p_Result_s, i13 %select_ln855, i13 %ret_V_cast"   --->   Operation 108 'select' 'ret_V_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.97>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1122 = sext i13 %ret_V_8"   --->   Operation 109 'sext' 'sext_ln1122' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [5/5] (6.97ns)   --->   "%r_V_12 = mul i71 %sext_ln1122, i71 1636647506585939924452"   --->   Operation 110 'mul' 'r_V_12' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.97>
ST_13 : Operation 111 [4/5] (6.97ns)   --->   "%r_V_12 = mul i71 %sext_ln1122, i71 1636647506585939924452"   --->   Operation 111 'mul' 'r_V_12' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.97>
ST_14 : Operation 112 [3/5] (6.97ns)   --->   "%r_V_12 = mul i71 %sext_ln1122, i71 1636647506585939924452"   --->   Operation 112 'mul' 'r_V_12' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.97>
ST_15 : Operation 113 [2/5] (6.97ns)   --->   "%r_V_12 = mul i71 %sext_ln1122, i71 1636647506585939924452"   --->   Operation 113 'mul' 'r_V_12' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.97>
ST_16 : Operation 114 [1/5] (6.97ns)   --->   "%r_V_12 = mul i71 %sext_ln1122, i71 1636647506585939924452"   --->   Operation 114 'mul' 'r_V_12' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln666_1 = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %r_V_12, i32 12, i32 70"   --->   Operation 115 'partselect' 'trunc_ln666_1' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.64>
ST_17 : Operation 116 [1/1] (3.39ns)   --->   "%m_diff_V = sub i59 %trunc_ln2, i59 %trunc_ln666_1"   --->   Operation 116 'sub' 'm_diff_V' <Predicate = true> <Delay = 3.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "%m_diff_hi_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 51, i32 58"   --->   Operation 117 'partselect' 'm_diff_hi_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 118 [1/1] (0.00ns)   --->   "%Z2_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 43, i32 50"   --->   Operation 118 'partselect' 'Z2_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%Z3_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 35, i32 42"   --->   Operation 119 'partselect' 'Z3_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %m_diff_V"   --->   Operation 120 'trunc' 'Z4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 27, i32 34"   --->   Operation 121 'partselect' 'Z4_ind' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i8 %Z4_ind"   --->   Operation 122 'zext' 'zext_ln541_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln541_1"   --->   Operation 123 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 124 [2/2] (3.25ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 124 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i8 %Z3_V"   --->   Operation 125 'zext' 'zext_ln541_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln541_2"   --->   Operation 126 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 127 [2/2] (3.25ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 127 'load' 'f_Z3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 18 <SV = 17> <Delay = 5.92>
ST_18 : Operation 128 [1/2] (3.25ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 128 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_18 : Operation 129 [1/1] (0.00ns)   --->   "%r = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load, i32 16, i32 25"   --->   Operation 129 'partselect' 'r' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln666 = zext i35 %Z4"   --->   Operation 130 'zext' 'zext_ln666' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln666_1 = zext i10 %r"   --->   Operation 131 'zext' 'zext_ln666_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 132 [1/1] (2.67ns)   --->   "%ret_V_9 = add i36 %zext_ln666, i36 %zext_ln666_1"   --->   Operation 132 'add' 'ret_V_9' <Predicate = true> <Delay = 2.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 133 [1/2] (3.25ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr_1"   --->   Operation 133 'load' 'f_Z3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 19 <SV = 18> <Delay = 7.08>
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "%ret_V_10 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3_V, i9 0, i26 %f_Z3"   --->   Operation 134 'bitconcatenate' 'ret_V_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1122 = zext i43 %ret_V_10"   --->   Operation 135 'zext' 'zext_ln1122' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1125 = zext i36 %ret_V_9"   --->   Operation 136 'zext' 'zext_ln1125' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 137 [3/3] (7.08ns)   --->   "%r_V_14 = mul i79 %zext_ln1122, i79 %zext_ln1125"   --->   Operation 137 'mul' 'r_V_14' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.08>
ST_20 : Operation 138 [2/3] (7.08ns)   --->   "%r_V_14 = mul i79 %zext_ln1122, i79 %zext_ln1125"   --->   Operation 138 'mul' 'r_V_14' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.08>
ST_21 : Operation 139 [1/3] (7.08ns)   --->   "%r_V_14 = mul i79 %zext_ln1122, i79 %zext_ln1125"   --->   Operation 139 'mul' 'r_V_14' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln666_4 = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %r_V_14, i32 59, i32 78"   --->   Operation 140 'partselect' 'trunc_ln666_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln541_3 = zext i8 %Z2_V"   --->   Operation 141 'zext' 'zext_ln541_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 142 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln541_3"   --->   Operation 142 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 143 [2/2] (3.25ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 143 'load' 'f_Z2_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 22 <SV = 21> <Delay = 5.67>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1199 = zext i43 %ret_V_10"   --->   Operation 144 'zext' 'zext_ln1199' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln666_2 = zext i20 %trunc_ln666_4"   --->   Operation 145 'zext' 'zext_ln666_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (2.71ns)   --->   "%add_ln666 = add i36 %ret_V_9, i36 %zext_ln666_2"   --->   Operation 146 'add' 'add_ln666' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln666_3 = zext i36 %add_ln666"   --->   Operation 147 'zext' 'zext_ln666_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 148 [1/1] (2.96ns)   --->   "%exp_Z2P_m_1_V = add i44 %zext_ln666_3, i44 %zext_ln1199"   --->   Operation 148 'add' 'exp_Z2P_m_1_V' <Predicate = true> <Delay = 2.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 149 [1/2] (3.25ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"   --->   Operation 149 'load' 'f_Z2_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2_V, i32 2, i32 41"   --->   Operation 150 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 5.66>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%exp_Z2_m_1_V = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2_V, i1 0, i40 %tmp_4"   --->   Operation 151 'bitconcatenate' 'exp_Z2_m_1_V' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln1122_1 = zext i49 %exp_Z2_m_1_V"   --->   Operation 152 'zext' 'zext_ln1122_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1125_1 = zext i44 %exp_Z2P_m_1_V"   --->   Operation 153 'zext' 'zext_ln1125_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 154 [5/5] (5.66ns)   --->   "%r_V_15 = mul i93 %zext_ln1122_1, i93 %zext_ln1125_1"   --->   Operation 154 'mul' 'r_V_15' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.66>
ST_24 : Operation 155 [4/5] (5.66ns)   --->   "%r_V_15 = mul i93 %zext_ln1122_1, i93 %zext_ln1125_1"   --->   Operation 155 'mul' 'r_V_15' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.66>
ST_25 : Operation 156 [3/5] (5.66ns)   --->   "%r_V_15 = mul i93 %zext_ln1122_1, i93 %zext_ln1125_1"   --->   Operation 156 'mul' 'r_V_15' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.66>
ST_26 : Operation 157 [2/5] (5.66ns)   --->   "%r_V_15 = mul i93 %zext_ln1122_1, i93 %zext_ln1125_1"   --->   Operation 157 'mul' 'r_V_15' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.66>
ST_27 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i8 %m_diff_hi_V"   --->   Operation 158 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 159 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln541" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 159 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 160 [2/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 160 'load' 'exp_Z1_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_27 : Operation 161 [1/5] (5.66ns)   --->   "%r_V_15 = mul i93 %zext_ln1122_1, i93 %zext_ln1125_1"   --->   Operation 161 'mul' 'r_V_15' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln666_5 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %r_V_15, i32 57, i32 92"   --->   Operation 162 'partselect' 'trunc_ln666_5' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 6.17>
ST_28 : Operation 163 [1/2] (3.25ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 163 'load' 'exp_Z1_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_28 : Operation 164 [1/1] (0.00ns)   --->   "%lhs_V_1 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2_V, i1 0, i40 %tmp_4, i2 0"   --->   Operation 164 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln1199_1 = zext i51 %lhs_V_1"   --->   Operation 165 'zext' 'zext_ln1199_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln666_4 = zext i36 %trunc_ln666_5"   --->   Operation 166 'zext' 'zext_ln666_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 167 [1/1] (2.98ns)   --->   "%add_ln666_2 = add i44 %exp_Z2P_m_1_V, i44 %zext_ln666_4"   --->   Operation 167 'add' 'add_ln666_2' <Predicate = true> <Delay = 2.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln666_5 = zext i44 %add_ln666_2"   --->   Operation 168 'zext' 'zext_ln666_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 169 [1/1] (3.18ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %zext_ln666_5, i52 %zext_ln1199_1"   --->   Operation 169 'add' 'exp_Z1P_m_1_l_V' <Predicate = true> <Delay = 3.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 170 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l_V, i32 2, i32 51"   --->   Operation 170 'partselect' 'exp_Z1P_m_1_V' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 171 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1_V, i32 8, i32 57"   --->   Operation 171 'partselect' 'exp_Z1_hi_V' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 5.66>
ST_29 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln1123 = zext i50 %exp_Z1_hi_V"   --->   Operation 172 'zext' 'zext_ln1123' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln1125_2 = zext i50 %exp_Z1P_m_1_V"   --->   Operation 173 'zext' 'zext_ln1125_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 174 [5/5] (5.66ns)   --->   "%r_V_19 = mul i100 %zext_ln1125_2, i100 %zext_ln1123"   --->   Operation 174 'mul' 'r_V_19' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.66>
ST_30 : Operation 175 [4/5] (5.66ns)   --->   "%r_V_19 = mul i100 %zext_ln1125_2, i100 %zext_ln1123"   --->   Operation 175 'mul' 'r_V_19' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.66>
ST_31 : Operation 176 [3/5] (5.66ns)   --->   "%r_V_19 = mul i100 %zext_ln1125_2, i100 %zext_ln1123"   --->   Operation 176 'mul' 'r_V_19' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.66>
ST_32 : Operation 177 [2/5] (5.66ns)   --->   "%r_V_19 = mul i100 %zext_ln1125_2, i100 %zext_ln1123"   --->   Operation 177 'mul' 'r_V_19' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.66>
ST_33 : Operation 178 [1/1] (3.36ns)   --->   "%ret_V_11 = add i58 %exp_Z1_V, i58 16"   --->   Operation 178 'add' 'ret_V_11' <Predicate = true> <Delay = 3.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 179 [1/5] (5.66ns)   --->   "%r_V_19 = mul i100 %zext_ln1125_2, i100 %zext_ln1123"   --->   Operation 179 'mul' 'r_V_19' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln1199 = trunc i58 %ret_V_11"   --->   Operation 180 'trunc' 'trunc_ln1199' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln1199_2 = trunc i58 %ret_V_11"   --->   Operation 181 'trunc' 'trunc_ln1199_2' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 6.58>
ST_34 : Operation 182 [1/1] (0.00ns)   --->   "%lhs_V_4 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %ret_V_11, i49 0"   --->   Operation 182 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln1199_2 = zext i100 %r_V_19"   --->   Operation 183 'zext' 'zext_ln1199_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln1199_3 = zext i100 %r_V_19"   --->   Operation 184 'zext' 'zext_ln1199_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln3 = bitconcatenate i106 @_ssdm_op_BitConcatenate.i106.i57.i49, i57 %trunc_ln1199, i49 0"   --->   Operation 185 'bitconcatenate' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln1199_4 = zext i100 %r_V_19"   --->   Operation 186 'zext' 'zext_ln1199_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln1199_1 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i56.i49, i56 %trunc_ln1199_2, i49 0"   --->   Operation 187 'bitconcatenate' 'trunc_ln1199_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 188 [1/1] (4.75ns)   --->   "%ret_V_6 = add i107 %lhs_V_4, i107 %zext_ln1199_2"   --->   Operation 188 'add' 'ret_V_6' <Predicate = true> <Delay = 4.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 189 [1/1] (4.69ns)   --->   "%add_ln1199_1 = add i105 %trunc_ln1199_1, i105 %zext_ln1199_4"   --->   Operation 189 'add' 'add_ln1199_1' <Predicate = true> <Delay = 4.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 190 [1/1] (4.72ns)   --->   "%add_ln1199_2 = add i106 %trunc_ln3, i106 %zext_ln1199_3"   --->   Operation 190 'add' 'add_ln1199_2' <Predicate = true> <Delay = 4.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %ret_V_6, i32 106"   --->   Operation 191 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 192 [1/1] (1.67ns)   --->   "%r_exp_V = add i13 %ret_V_8, i13 8191"   --->   Operation 192 'add' 'r_exp_V' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 193 [1/1] (0.69ns)   --->   "%r_exp_V_2 = select i1 %tmp_11, i13 %ret_V_8, i13 %r_exp_V" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:651]   --->   Operation 193 'select' 'r_exp_V_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_V_2, i32 10, i32 12"   --->   Operation 194 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 195 [1/1] (1.13ns)   --->   "%icmp_ln1034 = icmp_sgt  i3 %tmp_13, i3 0"   --->   Operation 195 'icmp' 'icmp_ln1034' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln183 = trunc i13 %r_exp_V_2"   --->   Operation 196 'trunc' 'trunc_ln183' <Predicate = true> <Delay = 0.00>

State 35 <SV = 34> <Delay = 6.37>
ST_35 : Operation 197 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 197 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 198 [1/1] (0.97ns)   --->   "%y_is_inf = and i1 %icmp_ln1018, i1 %icmp_ln1018_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 198 'and' 'y_is_inf' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node or_ln407)   --->   "%xor_ln1022 = xor i1 %icmp_ln1018_1, i1 1"   --->   Operation 199 'xor' 'xor_ln1022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node or_ln407)   --->   "%y_is_NaN = and i1 %icmp_ln1018, i1 %xor_ln1022" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 200 'and' 'y_is_NaN' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 201 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln407 = or i1 %y_is_0, i1 %y_is_NaN" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 201 'or' 'or_ln407' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln1038)   --->   "%select_ln407 = select i1 %y_is_0, i64 1, i64 nan" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 202 'select' 'select_ln407' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node or_ln1038_1)   --->   "%xor_ln964 = xor i1 %p_Result_6, i1 1"   --->   Operation 203 'xor' 'xor_ln964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 204 [1/1] (0.97ns)   --->   "%and_ln467 = and i1 %y_is_inf, i1 %p_Result_6" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:467]   --->   Operation 204 'and' 'and_ln467' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node or_ln657)   --->   "%and_ln657 = and i1 %icmp_ln657, i1 %icmp_ln1506" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 205 'and' 'and_ln657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 206 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln657 = or i1 %and_ln657, i1 %icmp_ln1034" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 206 'or' 'or_ln657' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %m_frac_l_V, i32 119"   --->   Operation 207 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%select_ln658 = select i1 %tmp_14, i64 0, i64 inf" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:658]   --->   Operation 208 'select' 'select_ln658' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 209 [1/1] (2.09ns)   --->   "%icmp_ln1038 = icmp_slt  i13 %r_exp_V_2, i13 7170"   --->   Operation 209 'icmp' 'icmp_ln1038' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp = partselect i52 @_ssdm_op_PartSelect.i52.i106.i32.i32, i106 %add_ln1199_2, i32 54, i32 105"   --->   Operation 210 'partselect' 'tmp' <Predicate = (tmp_11)> <Delay = 0.00>
ST_35 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_1 = partselect i52 @_ssdm_op_PartSelect.i52.i105.i32.i32, i105 %add_ln1199_1, i32 53, i32 104"   --->   Operation 211 'partselect' 'tmp_1' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_35 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_18 = select i1 %tmp_11, i52 %tmp, i52 %tmp_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:651]   --->   Operation 212 'select' 'tmp_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 213 [1/1] (1.63ns)   --->   "%out_exp_V = add i11 %trunc_ln183, i11 1023"   --->   Operation 213 'add' 'out_exp_V' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%p_Result_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 0, i11 %out_exp_V, i52 %tmp_18"   --->   Operation 214 'bitconcatenate' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%bitcast_ln524 = bitcast i64 %p_Result_9" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:524]   --->   Operation 215 'bitcast' 'bitcast_ln524' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 216 [1/1] (0.97ns)   --->   "%xor_ln407 = xor i1 %or_ln407, i1 1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 216 'xor' 'xor_ln407' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%xor_ln460 = xor i1 %y_is_inf, i1 1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 217 'xor' 'xor_ln460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%or_ln460 = or i1 %p_Result_6, i1 %xor_ln460" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 218 'or' 'or_ln460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%xor_ln467 = xor i1 %and_ln467, i1 1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:467]   --->   Operation 219 'xor' 'xor_ln467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%and_ln467_1 = and i1 %xor_ln407, i1 %xor_ln467" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:467]   --->   Operation 220 'and' 'and_ln467_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 221 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln467_2 = and i1 %and_ln467_1, i1 %or_ln460" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:467]   --->   Operation 221 'and' 'and_ln467_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%and_ln657_1 = and i1 %and_ln467_2, i1 %or_ln657" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 222 'and' 'and_ln657_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 223 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln657 = select i1 %and_ln657_1, i64 %select_ln658, i64 %bitcast_ln524" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 223 'select' 'select_ln657' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln1038)   --->   "%select_ln407_1 = select i1 %or_ln407, i64 %select_ln407, i64 %select_ln657" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:407]   --->   Operation 224 'select' 'select_ln407_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node or_ln1038_1)   --->   "%and_ln460 = and i1 %xor_ln964, i1 %xor_ln407" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 225 'and' 'and_ln460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node or_ln1038_1)   --->   "%and_ln460_1 = and i1 %and_ln460, i1 %y_is_inf" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 226 'and' 'and_ln460_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node or_ln1038)   --->   "%and_ln467_3 = and i1 %and_ln467, i1 %xor_ln407" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:467]   --->   Operation 227 'and' 'and_ln467_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node or_ln1038)   --->   "%xor_ln657 = xor i1 %or_ln657, i1 1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 228 'xor' 'xor_ln657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node or_ln1038)   --->   "%and_ln1038 = and i1 %icmp_ln1038, i1 %xor_ln657"   --->   Operation 229 'and' 'and_ln1038' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node or_ln1038)   --->   "%and_ln1038_1 = and i1 %and_ln1038, i1 %and_ln467_2"   --->   Operation 230 'and' 'and_ln1038_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 231 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1038 = or i1 %and_ln1038_1, i1 %and_ln467_3"   --->   Operation 231 'or' 'or_ln1038' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node select_ln1038)   --->   "%select_ln1038_1 = select i1 %or_ln1038, i64 0, i64 inf"   --->   Operation 232 'select' 'select_ln1038_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 233 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1038_1 = or i1 %or_ln1038, i1 %and_ln460_1"   --->   Operation 233 'or' 'or_ln1038_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 234 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln1038 = select i1 %or_ln1038_1, i64 %select_ln1038_1, i64 %select_ln407_1"   --->   Operation 234 'select' 'select_ln1038' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 235 [1/1] (0.00ns)   --->   "%ret_ln690 = ret i64 %select_ln1038" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:690]   --->   Operation 235 'ret' 'ret_ln690' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.21ns
The critical path consists of the following:
	wire read operation ('exp_read', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486) on port 'exp' (r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486) [6]  (0 ns)
	'sub' operation ('e_frac.V') [24]  (3.26 ns)
	'select' operation ('e_frac.V', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:566) [25]  (0.948 ns)

 <State 2>: 6.98ns
The critical path consists of the following:
	'mul' operation ('m_frac_l.V') [27]  (6.98 ns)

 <State 3>: 6.98ns
The critical path consists of the following:
	'mul' operation ('m_frac_l.V') [27]  (6.98 ns)

 <State 4>: 6.98ns
The critical path consists of the following:
	'mul' operation ('m_frac_l.V') [27]  (6.98 ns)

 <State 5>: 6.98ns
The critical path consists of the following:
	'mul' operation ('m_frac_l.V') [27]  (6.98 ns)

 <State 6>: 6.98ns
The critical path consists of the following:
	'mul' operation ('m_frac_l.V') [27]  (6.98 ns)

 <State 7>: 7.23ns
The critical path consists of the following:
	'add' operation ('m_exp', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513) [12]  (1.64 ns)
	'select' operation ('ush') [33]  (0.697 ns)
	'ashr' operation ('r_V') [37]  (0 ns)
	'select' operation ('m_fix_l') [41]  (4.9 ns)

 <State 8>: 5.95ns
The critical path consists of the following:
	'select' operation ('select_ln578', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:578) [61]  (4.9 ns)
	'mul' operation of DSP[68] ('r.V') [65]  (1.05 ns)

 <State 9>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[68] ('r.V') [65]  (1.05 ns)

 <State 10>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[68] ('r.V') [65]  (0 ns)
	'add' operation of DSP[68] ('ret.V') [68]  (2.1 ns)

 <State 11>: 5.23ns
The critical path consists of the following:
	'add' operation of DSP[68] ('ret.V') [68]  (2.1 ns)
	'icmp' operation ('icmp_ln856') [72]  (2.43 ns)
	'select' operation ('select_ln855') [74]  (0 ns)
	'select' operation ('ret.V') [75]  (0.7 ns)

 <State 12>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [77]  (6.98 ns)

 <State 13>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [77]  (6.98 ns)

 <State 14>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [77]  (6.98 ns)

 <State 15>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [77]  (6.98 ns)

 <State 16>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [77]  (6.98 ns)

 <State 17>: 6.65ns
The critical path consists of the following:
	'sub' operation ('m_diff.V') [80]  (3.39 ns)
	'getelementptr' operation ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_addr') [90]  (0 ns)
	'load' operation ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load') on array 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V' [91]  (3.25 ns)

 <State 18>: 5.93ns
The critical path consists of the following:
	'load' operation ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load') on array 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V' [91]  (3.25 ns)
	'add' operation ('ret.V') [95]  (2.67 ns)

 <State 19>: 7.08ns
The critical path consists of the following:
	'mul' operation ('r.V') [103]  (7.08 ns)

 <State 20>: 7.08ns
The critical path consists of the following:
	'mul' operation ('r.V') [103]  (7.08 ns)

 <State 21>: 7.08ns
The critical path consists of the following:
	'mul' operation ('r.V') [103]  (7.08 ns)

 <State 22>: 5.68ns
The critical path consists of the following:
	'add' operation ('add_ln666') [106]  (2.71 ns)
	'add' operation ('exp_Z2P_m_1.V') [108]  (2.96 ns)

 <State 23>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [116]  (5.66 ns)

 <State 24>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [116]  (5.66 ns)

 <State 25>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [116]  (5.66 ns)

 <State 26>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [116]  (5.66 ns)

 <State 27>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [116]  (5.66 ns)

 <State 28>: 6.17ns
The critical path consists of the following:
	'add' operation ('add_ln666_2') [121]  (2.99 ns)
	'add' operation ('exp_Z1P_m_1_l.V') [123]  (3.18 ns)

 <State 29>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [129]  (5.66 ns)

 <State 30>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [129]  (5.66 ns)

 <State 31>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [129]  (5.66 ns)

 <State 32>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [129]  (5.66 ns)

 <State 33>: 5.66ns
The critical path consists of the following:
	'mul' operation ('r.V') [129]  (5.66 ns)

 <State 34>: 6.58ns
The critical path consists of the following:
	'add' operation ('ret.V') [138]  (4.75 ns)
	'select' operation ('r_exp.V', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:651) [143]  (0.7 ns)
	'icmp' operation ('icmp_ln1034') [148]  (1.13 ns)

 <State 35>: 6.37ns
The critical path consists of the following:
	'and' operation ('y_is_inf', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18) [16]  (0.978 ns)
	'and' operation ('and_ln467', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:467) [22]  (0.978 ns)
	'xor' operation ('xor_ln467', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:467) [163]  (0 ns)
	'and' operation ('and_ln467_1', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:467) [164]  (0 ns)
	'and' operation ('and_ln467_2', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_pow.h:467) [165]  (0.978 ns)
	'and' operation ('and_ln1038_1') [174]  (0 ns)
	'or' operation ('or_ln1038') [175]  (0.978 ns)
	'or' operation ('or_ln1038_1') [177]  (0.978 ns)
	'select' operation ('select_ln1038') [178]  (1.48 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
