set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 925 126
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[4] 1093 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1018 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 933 85
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 1038 139
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[1] 1092 127
set_location Controler_0/Answer_Encoder_0/periph_data_2[6] 1295 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 1037 88
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[3] 903 130
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[31] 982 84
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 955 102
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_1[1] 1021 117
set_location Controler_0/Answer_Encoder_0/periph_data_7[15] 1279 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1105 124
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_2_sqmuxa 1277 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 1130 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 1035 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[1] 944 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 1131 127
set_location Controler_0/ADI_SPI_1/data_counter[15] 1300 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 872 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[9] 910 73
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[0] 1187 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAK7C1[4] 1023 129
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 1070 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1034 123
set_location Controler_0/ADI_SPI_0/addr_counter[19] 1268 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 927 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 853 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 977 133
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[29] 899 70
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[10] 965 88
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3] 1170 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 1050 142
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2 1141 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 929 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[30] 961 79
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[13] 948 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[11] 1022 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 884 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 901 90
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[24] 983 70
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[7] 1295 105
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 902 129
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 1018 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 1001 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[19] 997 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 993 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 971 124
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2 1259 102
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 965 103
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[2] 1243 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[10] 917 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 1039 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1003 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 889 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m71 1051 129
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 1078 142
set_location Controler_0/ADI_SPI_0/data_counter[12] 1237 88
set_location Communication_0/Communication_Controler_0/Communication_Vote_Number_0_sqmuxa 1255 114
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[5] 1209 106
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[3] 1193 115
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[9] 981 81
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 1012 135
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 954 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 962 132
set_location Controler_0/Reset_Controler_0/state_reg[1] 1257 109
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[6] 1209 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 1032 142
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 922 132
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[1] 1196 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 843 70
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[12] 1152 100
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[24] 963 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 989 136
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_ss_n 1198 118
set_location Controler_0/gpio_controler_0/read_data_frame[0] 1191 103
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18 1242 90
set_location Controler_0/ADI_SPI_0/data_counter[25] 1250 88
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[2] 1201 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1062 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 823 109
set_location Communication_0/UART_Protocol_0/INV_0 870 132
set_location Controler_0/Answer_Encoder_0/periph_data_1[5] 1269 117
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 958 87
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 1082 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 854 85
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 1074 141
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2 1258 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][12] 850 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[16] 892 76
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 892 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10] 844 100
set_location Controler_0/gpio_controler_0/read_data_frame[13] 1215 103
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1 1130 97
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[7] 1303 111
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[2] 936 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[21] 970 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 1041 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 987 133
set_location Controler_0/Answer_Encoder_0/periph_data_3[7] 1293 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 833 70
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29] 1130 118
set_location Controler_0/Answer_Encoder_0/CD_busy_i_a2 1154 111
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[10] 1249 99
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[11] 1212 118
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[3] 883 130
set_location Controler_0/Reset_Controler_0/un1_write_signal_1 1279 102
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.2.un12_inputs 1207 96
set_location Controler_0/ADI_SPI_1/ss_n_0_sqmuxa_i_0_o2 1291 96
set_location Controler_0/Command_Decoder_0/counter[28] 1168 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 943 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 913 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m74 1053 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[19] 990 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[24] 977 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[21] 1046 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 936 129
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[2] 980 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[28] 889 73
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 1111 84
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2LCE1[4] 1175 117
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[5] 1333 118
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[37] 1023 78
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 1085 102
set_location Controler_0/gpio_controler_0/Inputs_Last[1] 1212 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 852 99
set_location Controler_0/Answer_Encoder_0/periph_data_0[5] 1262 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][11] 846 100
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[13] 1215 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4 996 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIOTQ11 1019 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[16] 1050 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1055 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 946 73
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[10] 1287 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 996 133
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[13] 1241 106
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[13] 948 88
set_location Controler_0/Answer_Encoder_0/periph_data_7[6] 1290 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1049 108
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[31] 715 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 1066 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 1023 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 982 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 1151 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1149 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 886 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 1002 76
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 897 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 1046 127
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[4] 1277 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 959 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 851 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 925 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[31] 989 115
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[1] 1230 112
set_location Controler_0/gpio_controler_0/Outputs_8[14] 1146 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[8] 1014 118
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29] 1168 91
set_location Controler_0/ADI_SPI_0/addr_counter[10] 1259 91
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[25] 993 81
set_location Controler_0/REGISTERS_0/state_reg[4] 1236 109
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIJ8MV1[3] 1180 111
set_location Controler_0/ADI_SPI_0/data_counter[21] 1246 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 996 72
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16] 1187 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 1159 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[2] 855 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[12] 980 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 1072 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 872 109
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[2] 1015 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 1026 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 1141 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 829 105
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30] 1172 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 1023 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 867 124
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 931 129
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_0_0[0] 1028 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 947 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[33] 949 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[28] 1010 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 871 88
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[2] 1209 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[11] 901 76
set_location Controler_0/ADI_SPI_0/tx_data_buffer[3] 1238 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 955 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 1050 84
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[2] 904 130
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16] 1100 118
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29] 1130 117
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_3 954 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto12_1 868 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 991 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[9] 717 91
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[14] 1294 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 909 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 1033 78
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 1058 138
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[7] 838 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 930 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[7] 973 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 1017 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 1033 88
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO_0 1234 99
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[1] 953 82
set_location Communication_0/Communication_ANW_MUX_0/communication_vote_vector7 1101 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 860 103
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[9] 963 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[5] 795 91
set_location Controler_0/gpio_controler_0/un19_read_signal_1 1235 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 903 85
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 905 130
set_location Controler_0/gpio_controler_0/read_data_frame[5] 1181 103
set_location Controler_0/ADI_SPI_0/data_counter[15] 1240 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI3PU82[1] 1020 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 946 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 1023 138
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[7] 973 78
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[3] 1184 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[3] 981 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 947 72
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[4] 1108 82
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 945 109
set_location Controler_0/gpio_controler_0/un12_write_signal_1 1246 102
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[0] 1257 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[21] 1035 130
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[30] 661 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 1099 135
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[13] 1221 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m263 1106 126
set_location Controler_0/ADI_SPI_0/rx_data_buffer[1] 1268 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[21] 964 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[29] 975 127
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_3[6] 1229 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[12] 1046 123
set_location Controler_0/ADI_SPI_0/addr_counter[9] 1258 91
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[9] 1304 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 1059 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1076 118
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[21] 1310 112
set_location Controler_0/Command_Decoder_0/decode_vector[8] 1230 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 905 88
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[0] 1164 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ 1056 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 1082 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 1048 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[33] 943 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 1018 81
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[20] 1196 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[37] 913 76
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[15] 1295 109
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIQGVG[3] 1178 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[30] 1028 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 1034 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 1059 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 992 81
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z[3] 828 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 912 130
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 879 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 1037 81
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[1] 1319 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 884 127
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 1088 103
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 967 102
set_location Controler_0/Reset_Controler_0/read_data_frame_6[8] 1315 126
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[22] 1185 111
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[15] 1219 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 917 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m125 1074 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1031 115
set_location Controler_0/Answer_Encoder_0/periph_data[7] 1241 114
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 934 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 918 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 900 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1033 123
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1093 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 994 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[23] 891 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[8] 659 99
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[3] 1019 133
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[10] 890 130
set_location Controler_0/Reset_Controler_0/state_reg_RNO[4] 1249 108
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[9] 927 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m174 948 117
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 1050 145
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[3] 1057 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 831 112
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 1100 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 900 91
set_location Controler_0/ADI_SPI_0/addr_counter[31] 1280 91
set_location Controler_0/ADI_SPI_1/addr_counter[8] 1329 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[21] 970 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 965 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 885 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 945 75
set_location Controler_0/Command_Decoder_0/state_reg[9] 1202 109
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 957 99
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[1] 1358 109
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_18 1297 102
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 967 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 1015 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 911 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 923 126
set_location Controler_0/gpio_controler_0/state_reg_RNO[0] 1258 108
set_location Controler_0/ADI_SPI_0/data_counter[11] 1236 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[14] 979 127
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 960 100
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 1053 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1022 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[7] 860 88
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[6] 1064 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 950 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1111 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 1040 76
set_location Controler_0/Answer_Encoder_0/periph_data_7[14] 1273 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[31] 985 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 1133 130
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 1139 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[14] 973 129
set_location Controler_0/gpio_controler_0/Inputs_Last[12] 1195 100
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[5] 1343 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 951 124
set_location Controler_0/Answer_Encoder_0/periph_data[6] 1227 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 949 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[6] 1075 129
set_location Controler_0/gpio_controler_0/un16_write_signal_1_0 1224 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 957 79
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[26] 1041 81
set_location Controler_0/Answer_Encoder_0/periph_data[8] 1240 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 890 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[17] 1089 141
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.4.un102_inputs 1203 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM5B61[19] 997 123
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0] 1092 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1036 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 913 124
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[17] 683 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 834 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 1024 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 878 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 920 133
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 1075 138
set_location Controler_0/Command_Decoder_0/counter[20] 1160 115
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[4] 1319 102
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6] 962 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 866 87
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[10] 1294 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[5] 859 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 906 123
set_location Controler_0/ADI_SPI_0/rx_data_frame[3] 1273 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[0] 671 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[4] 980 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 1030 91
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 1020 136
set_location Controler_0/ADI_SPI_1/tx_data_buffer[7] 1278 100
set_location Controler_0/gpio_controler_0/read_data_frame[2] 1206 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_1_0 1148 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[24] 1007 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 1053 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[11] 1010 79
set_location Controler_0/ADI_SPI_0/addr_counter[25] 1274 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 914 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 1077 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 1074 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 949 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 986 72
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 959 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 1074 85
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[0] 886 129
set_location Controler_0/Answer_Encoder_0/periph_data_1[0] 1264 117
set_location Controler_0/Answer_Encoder_0/periph_data_3[3] 1321 117
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH_1_sqmuxa 1303 108
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[3] 1232 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 1103 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[17] 1056 123
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C 1051 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 1032 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 1063 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[19] 963 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 969 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1031 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 1065 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 942 130
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[18] 1011 126
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[16] 1351 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 957 124
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.13.un67_inputs 1216 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 875 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI9VU82[3] 1005 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 830 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 1022 82
set_location Controler_0/Answer_Encoder_0/periph_data[3] 1229 111
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg[1] 1023 118
set_location Controler_0/ADI_SPI_0/sclk_4 1234 96
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 950 102
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/FaultCounter_Elapsed 1126 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 1148 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 1071 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 909 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[9] 909 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[27] 1014 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[13] 978 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 1036 136
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 960 102
set_location Controler_0/ADI_SPI_1/tx_data_buffer[6] 1279 100
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[5] 1231 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[14] 907 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 1008 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 1048 85
set_location Controler_0/ADI_SPI_0/assert_data_3_0_a2 1226 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[6] 859 88
set_location Controler_0/Answer_Encoder_0/periph_data_2[0] 1256 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 825 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[2] 938 127
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[14] 1341 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[7] 848 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 1005 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 988 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 1038 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 998 132
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.3.un97_inputs 1210 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m191 1044 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6LA61[11] 1022 132
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[12] 1198 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 1079 142
set_location Communication_0/Communication_CMD_MUX_0/state_reg[0] 1100 91
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_RNO[6] 1022 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 863 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[1] 912 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 989 70
set_location Communication_0/Communication_CMD_MUX_0/un2_src_3_fifo_empty 1033 84
set_location Controler_0/Reset_Controler_0/un1_state_reg_2 1275 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 914 129
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[1] 1234 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 1020 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 840 112
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[3] 893 133
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[21] 815 69
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 970 87
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[19] 968 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[17] 987 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 1013 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[11] 883 109
set_location Communication_0/Communication_Controler_0/m4_e_1 1248 105
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[21] 1000 117
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[9] 1216 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 869 82
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.6.un32_inputs 1215 99
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[21] 682 99
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[1] 1289 109
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n2 1064 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 966 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[19] 1028 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[28] 889 72
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[2] 1064 145
set_location Controler_0/ADI_SPI_0/sdio_1_RNO 1241 96
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_2[0] 836 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 981 139
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 1087 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 1014 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 1127 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 984 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 846 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 1065 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 992 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 993 124
set_location Controler_0/Reset_Controler_0/read_data_frame_6[13] 1296 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[6] 975 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 961 124
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[1] 896 133
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 1353 105
set_location Controler_0/Reset_Controler_0/read_data_frame_6[7] 1302 111
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[6] 1223 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 1034 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[37] 946 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[2] 956 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 973 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[24] 995 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIO9D61[29] 975 126
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[22] 977 70
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[3] 1274 106
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[7] 1219 117
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 951 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[0] 923 78
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[7] 678 99
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[17] 987 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 961 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[12] 874 103
set_location Controler_0/ADI_SPI_1/counter[0] 1305 97
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 900 132
set_location Controler_0/gpio_controler_0/PULSE_MASK[1] 1132 106
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[15] 1311 106
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[14] 1242 106
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[8] 1235 115
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15] 1097 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto12_2_0 874 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 951 70
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[32] 1033 81
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 964 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[24] 924 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG3F61[34] 940 123
set_location Controler_0/gpio_controler_0/state_reg[1] 1253 109
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[19] 835 63
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[8] 1218 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 1070 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[20] 901 72
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[16] 848 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[6] 969 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 1018 82
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_2[0] 1029 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[0] 853 109
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[11] 1013 70
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[6] 1268 109
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_RNO[0] 974 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[19] 984 115
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 941 109
set_location Controler_0/Command_Decoder_0/decode_vector[2] 1224 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 890 82
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[5] 1253 100
set_location Controler_0/ADI_SPI_0/rx_data_buffer[3] 1265 118
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 1047 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 873 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 931 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 1135 130
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 876 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 866 88
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 958 90
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[1] 1053 139
set_location Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2 1234 90
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[4] 1209 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 1036 84
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[11] 1112 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[11] 907 75
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[9] 976 114
set_location Controler_0/gpio_controler_0/Inputs_Last[6] 1215 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIJ82D2[10] 975 123
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21] 1086 118
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[3] 1272 108
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[2] 1356 108
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[6] 1152 103
set_location Controler_0/Answer_Encoder_0/periph_data_2[10] 1286 114
set_location Controler_0/gpio_controler_0/state_reg[5] 1251 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 1020 138
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[27] 976 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 958 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 963 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 905 85
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[17] 1001 126
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1[6] 1228 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[27] 726 100
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[21] 1203 115
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[13] 978 81
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[13] 1221 100
set_location Controler_0/Answer_Encoder_0/periph_data_9[0] 1267 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 1058 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 965 118
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23 1241 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 1080 127
set_location Communication_0/Communication_ANW_MUX_0/Fifo_Full_u 1094 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICM7C1[5] 1067 132
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[4] 1158 111
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[13] 825 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 964 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIHA6D2[29] 974 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 1084 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[10] 920 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 1120 130
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[3] 1229 112
set_location Controler_0/Reset_Controler_0/un7_write_signal_0_a2 1257 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 1030 81
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[4] 906 130
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[19] 1123 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 1131 133
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[11] 1284 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 1147 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 1040 75
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_0 1256 102
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6[0] 1065 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 988 70
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[5] 1159 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[13] 991 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 1095 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 991 72
set_location Controler_0/Answer_Encoder_0/periph_data[2] 1218 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 1067 88
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 1010 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 1140 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 933 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[1] 1087 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 1063 88
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[12] 1317 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[13] 986 118
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[10] 1098 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 1038 81
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[25] 1216 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[34] 1087 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 1029 139
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[2] 1343 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10] 845 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 835 70
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1165 118
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[0] 1098 127
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[23] 979 81
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[13] 1271 109
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[18] 1347 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 962 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[13] 994 118
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21] 1180 97
set_location Controler_0/Answer_Encoder_0/periph_data_6[5] 1268 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1029 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 846 88
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1131 111
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[19] 965 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 1070 129
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[0] 958 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r[13] 867 106
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28] 1165 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 897 123
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 1054 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[10] 982 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 1009 75
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[12] 1247 115
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[10] 1156 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 1033 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[20] 997 112
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[26] 1039 81
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24] 1182 90
set_location Controler_0/ADI_SPI_1/addr_counter[6] 1327 100
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[2] 1266 109
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[12] 1312 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[5] 1045 135
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 1008 135
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[11] 1186 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 927 124
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0_x2 1098 114
set_location Controler_0/Answer_Encoder_0/periph_data_6[1] 1251 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[14] 993 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[8] 974 82
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[7] 1333 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[7] 1027 141
set_location Controler_0/ADI_SPI_1/divider_enable 1297 97
set_location Controler_0/gpio_controler_0/Counter_PULSE[20] 1185 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1[4] 935 123
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 1120 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 1136 127
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 1069 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 985 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[11] 865 103
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[6] 1285 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 988 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISN8D2[31] 1039 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 963 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[6] 1033 127
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 949 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 931 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 1061 88
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.4.un22_inputs 1206 96
set_location Controler_0/Answer_Encoder_0/periph_data_6[7] 1258 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIARC61[22] 939 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 1133 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 928 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 981 76
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[2] 1206 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 882 127
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 981 90
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[23] 972 70
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[16] 1015 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 873 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[12] 1021 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 869 105
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[13] 681 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 962 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 925 87
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[17] 925 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 956 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 914 88
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[10] 1285 102
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[4] 1186 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[22] 877 123
set_location Communication_0/Communication_Controler_0/m7 1258 114
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 1048 145
set_location Controler_0/gpio_controler_0/Counter_PULSE[31] 1196 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 991 139
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[6] 1298 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 1116 132
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 1190 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 923 130
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[15] 981 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 1127 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 948 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 1042 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 968 132
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 1078 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 1064 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 956 127
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16] 1100 117
set_location Controler_0/ADI_SPI_1/addr_counter[20] 1341 100
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4] 988 78
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO 1255 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 861 103
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[23] 1318 111
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12] 1156 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 868 124
set_location Controler_0/Command_Decoder_0/FaultCounter_Elapsed 1172 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RE_d1 728 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 874 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 1044 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[29] 662 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 833 106
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 1137 81
set_location Controler_0/Command_Decoder_0/counter[9] 1149 115
set_location Controler_0/Command_Decoder_0/decode_vector[5] 1172 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 970 118
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[6] 1279 99
set_location Controler_0/Reset_Controler_0/read_data_frame[6] 1280 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[4] 848 111
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un4_ftdi_nrxf 841 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 909 90
set_location Controler_0/gpio_controler_0/Inputs_Last[5] 1171 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 1072 84
set_location Controler_0/Answer_Encoder_0/periph_data_3[1] 1326 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a4 848 90
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12] 1093 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 1083 141
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[8] 1212 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIQLC7[0] 1022 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 1071 124
set_location Controler_0/gpio_controler_0/Counter_PULSE[28] 1193 109
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[6] 1268 108
set_location Controler_0/Answer_Encoder_0/periph_data_6[0] 1263 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 833 112
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[8] 1012 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[1] 988 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 1002 73
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 1081 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 1040 136
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[7] 1267 111
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[17] 833 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[1] 1026 130
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13] 1144 100
set_location Controler_0/ADI_SPI_0/counter[4] 1213 88
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[7] 1155 105
set_location Controler_0/ADI_SPI_1/busy 1238 109
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[3] 1062 138
set_location Communication_0/Communication_CMD_MUX_0/un2_communication_req 1101 90
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[9] 1134 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[34] 903 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[4] 1073 126
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[3] 803 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 830 70
set_location Controler_0/gpio_controler_0/state_reg_RNIM95N[1] 1144 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 955 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 901 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 930 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 916 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[30] 657 99
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[5] 1259 114
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[2] 1198 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0_m2 889 84
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 1080 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 894 123
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[4] 649 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1066 115
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13] 1109 118
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[1] 1220 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 1021 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 1010 81
set_location Communication_0/Communication_CMD_MUX_0/Communication_REQ_2 1039 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 985 133
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_15_RNIH06E 1325 108
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[1] 1338 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1107 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 1039 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 912 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 1024 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 1015 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 978 136
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[10] 1001 117
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 1015 136
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[10] 1318 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 1009 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[6] 1068 124
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[8] 1113 84
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 906 132
set_location Controler_0/gpio_controler_0/Outputs_8_2[1] 1130 105
set_location Controler_0/Answer_Encoder_0/periph_data_9[7] 1250 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 1009 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1032 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 1011 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[20] 982 112
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 1093 106
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT_1_sqmuxa_i 1302 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_3 863 90
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[9] 1258 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[35] 938 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 940 85
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[11] 1057 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 1066 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 980 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[10] 863 109
set_location Controler_0/Command_Decoder_0/counter[21] 1161 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1006 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 937 85
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[8] 1332 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1063 118
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2_1[0] 1020 117
set_location Controler_0/gpio_controler_0/PULSE_MASK[2] 1157 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[29] 913 78
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 948 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 934 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m208 960 123
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 1081 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 1046 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[20] 976 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 1084 139
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2_2 1255 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 1116 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[18] 709 90
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[0] 1261 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[25] 1004 112
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_3[0] 891 129
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 1044 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 952 118
set_location Controler_0/Reset_Controler_0/read_data_frame[13] 1296 112
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector[0] 989 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 1052 79
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 1010 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[3] 1062 126
set_location Controler_0/ADI_SPI_0/state_reg[1] 1229 97
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20] 1083 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 1047 130
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 966 87
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39] 1150 97
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[1] 656 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 1070 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 956 70
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[7] 1172 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 1025 79
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 926 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[19] 908 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 957 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 1062 88
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[8] 1158 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[8] 997 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 886 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[22] 984 112
set_location Controler_0/ADI_SPI_1/addr_counter[12] 1333 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 1073 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m270_e 1120 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 985 72
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11] 1107 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1095 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r 888 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[31] 967 115
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING 1228 100
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNIBJ8B1[1] 831 102
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[5] 1341 118
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[3] 968 88
set_location Communication_0/Communication_ANW_MUX_0/Communication_vote_vector[2] 1099 118
set_location Controler_0/Answer_Encoder_0/periph_data_9[3] 1275 117
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[6] 973 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[22] 1024 133
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[13] 1261 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[3] 831 100
set_location Controler_0/ADI_SPI_1/addr_counter[7] 1328 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[13] 720 100
set_location Controler_0/ADI_SPI_0/addr_counter[27] 1276 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 1014 82
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 948 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 1036 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 862 91
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[27] 999 88
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[3] 1295 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 926 124
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[14] 1158 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[1] 1074 129
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[5] 1031 118
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7] 1111 118
set_location Controler_0/Answer_Encoder_0/periph_data_3[0] 1320 117
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1143 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 870 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 1000 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 976 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 895 88
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_m4 1165 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 918 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 1057 136
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[10] 968 87
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.7.un37_inputs 1170 102
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 1084 102
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[7] 1334 115
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 888 133
set_location Controler_0/ADI_SPI_1/data_counter[21] 1306 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m10_1 1008 132
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20] 1173 91
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[7] 1333 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 1111 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 998 70
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[7] 1165 103
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[4] 995 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 1057 127
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 1096 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 1083 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 1085 136
set_location Controler_0/Command_Decoder_0/cmd_ID[5] 1170 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8I7C1[3] 1032 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 896 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 959 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 901 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1030 123
set_location Controler_0/Answer_Encoder_0/periph_data_3[4] 1287 117
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N 1355 160
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[29] 962 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 981 135
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 1094 105
set_location Controler_0/ADI_SPI_0/data_counter[0] 1225 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 927 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 927 88
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1142 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGVA61[16] 1016 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 946 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 1048 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8I7C1[3] 1006 123
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[1] 983 114
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 1123 84
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[29] 680 99
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4] 1104 117
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[9] 1258 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[38] 1008 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[14] 1005 118
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_m3[0] 1363 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 1069 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 948 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 905 91
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_24 1267 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[12] 849 100
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 1072 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIME5D2[20] 1065 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 866 123
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[6] 1214 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 906 70
set_location Controler_0/ADI_SPI_1/data_counter[30] 1315 100
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[13] 1217 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 944 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII3D61[26] 1006 129
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[7] 1257 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[29] 961 85
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[12] 1247 114
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1093 97
set_location Controler_0/gpio_controler_0/Outputs[4] 1128 103
set_location Controler_0/ADI_SPI_0/tx_data_buffer[0] 1240 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 1127 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 904 124
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[20] 992 88
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[19] 934 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[0] 988 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 956 79
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0 1231 96
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[14] 1019 70
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37] 1148 96
set_location Controler_0/ADI_SPI_0/ss_n 1235 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[24] 990 127
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 960 99
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[4] 1137 102
set_location Controler_0/ADI_SPI_1/addr_counter[16] 1337 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[25] 980 112
set_location Controler_0/ADI_SPI_0/tx_data_buffer[4] 1237 100
set_location Controler_0/gpio_controler_0/state_reg_RNIB4R9[1] 1150 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 844 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_1 871 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 940 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[26] 995 112
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361[2] 872 132
set_location Communication_0/Communication_Controler_0/state_reg[4] 1254 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[21] 731 100
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last 1227 106
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 958 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 1058 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[31] 974 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[27] 897 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[2] 918 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 1053 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 1122 129
set_location Controler_0/Answer_Encoder_0/periph_data[1] 1230 111
set_location Communication_0/Communication_Switch_0/Builder_Enable_1 1094 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 902 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1096 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 1147 133
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 1094 81
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable37_5 1222 90
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6] 1140 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIIS7C1[8] 1002 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 941 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 911 127
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 1080 87
set_location Controler_0/ADI_SPI_0/addr_counter[8] 1257 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[38] 890 79
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[16] 1349 112
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[13] 1306 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 885 124
set_location Controler_0/ADI_SPI_0/data_counter[27] 1252 88
set_location Controler_0/Answer_Encoder_0/periph_data[9] 1236 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 968 73
set_location Communication_0/Communication_Controler_0/communication_vote_vector8 1102 129
set_location Controler_0/gpio_controler_0/Outputs[14] 1146 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 948 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 1049 136
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16 1259 87
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 1041 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/empty 1051 109
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[3] 1141 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 1000 133
set_location Controler_0/ADI_SPI_1/data_counter[11] 1296 100
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[7] 1278 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set_RNO 724 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 891 123
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[1] 896 130
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[16] 988 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 916 124
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[24] 1188 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[4] 857 88
set_location Controler_0/ADI_SPI_1/divider_enable_RNI4BDG 1292 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 880 124
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18] 1186 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[12] 891 75
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 922 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[35] 920 76
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[1] 1242 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 1129 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[20] 727 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout 1082 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 980 84
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 938 109
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[7] 1241 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[22] 989 112
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 942 109
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m21 1171 111
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT 1280 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m252 983 123
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[30] 1055 78
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[29] 972 75
set_location Controler_0/gpio_controler_0/Counter_PULSE[10] 1175 109
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[30] 898 70
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 1099 139
set_location Controler_0/gpio_controler_0/Inputs_Last[2] 1207 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 1033 87
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nRD_o 842 90
set_location Controler_0/ADI_SPI_0/ss_n_0_sqmuxa_i_0_o2_RNIB42F 1224 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 995 133
set_location Controler_0/gpio_controler_0/Inputs_Last[4] 1203 97
set_location Communication_0/Communication_Controler_0/read_data_frame_5[3] 1251 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][13] 842 106
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14] 1151 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 963 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 1031 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 1007 73
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18] 1108 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[38] 898 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[1] 854 109
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 1093 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 1069 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 1091 142
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[8] 1170 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 955 70
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNIKHI31 1185 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 877 127
set_location Communication_0/Communication_ANW_MUX_0/state_reg_Z[0] 1099 115
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[6] 1022 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[13] 875 103
set_location Controler_0/ADI_SPI_1/state_reg_RNICTGM1[4] 1284 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 1131 135
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[4] 1319 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIKU7C1[9] 978 123
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1] 1091 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[8] 906 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m114 1079 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[4] 1023 130
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[5] 1185 114
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[1] 1328 112
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[4] 1208 106
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[11] 1297 115
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[31] 962 114
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14] 1106 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIF5V82[5] 982 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[26] 792 91
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[22] 1208 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[9] 999 115
set_location Controler_0/Answer_Encoder_0/periph_data_0[4] 1273 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIKL581 1015 132
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[10] 1337 115
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO_0[13] 1108 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 1147 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB46D2[27] 945 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 914 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 950 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 1037 76
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[0] 829 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 853 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1065 115
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[3] 1274 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 955 79
set_location Controler_0/REGISTERS_0/state_reg_RNO[2] 1265 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 1148 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 954 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 982 75
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_2[0] 1026 117
set_location Controler_0/Answer_Encoder_0/periph_data_3[2] 1328 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 971 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 1066 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 914 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[28] 955 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 986 133
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_o4 1164 111
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[5] 946 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 875 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 954 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 1130 127
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 1051 141
set_location Controler_0/gpio_controler_0/Counter_PULSE[18] 1183 109
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 980 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 865 90
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 959 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 1076 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[26] 918 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 1038 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 999 82
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[4] 1326 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 1017 82
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/STX_Detect 1093 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 862 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 960 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[2] 1066 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[0] 999 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[35] 920 75
set_location Controler_0/gpio_controler_0/Inputs_Last[3] 1201 97
set_location Controler_0/SPI_LMX_0/SPI_interface_0/busy 1237 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1073 118
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[15] 1314 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 1075 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 1036 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 838 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIHED11 1104 126
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 932 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 870 123
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[12] 1211 99
set_location Controler_0/ADI_SPI_0/data_counter[17] 1242 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1004 109
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[18] 834 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[18] 1009 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_14_0_a2[1] 854 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 998 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 1060 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[35] 1045 126
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[11] 1112 84
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[5] 802 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[10] 966 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 960 127
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[12] 1287 105
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[18] 1203 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 995 72
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 1087 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 962 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1065 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 836 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 1060 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 873 82
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 1048 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8U2D2[17] 1006 126
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_3_sqmuxa 1278 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 987 124
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[4] 1317 102
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[5] 1275 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[10] 865 123
set_location Controler_0/gpio_controler_0/un8_write_signal 1254 102
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[1] 1355 108
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[0] 1321 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/REN_d1 715 100
set_location Controler_0/gpio_controler_0/un12_write_signal 1245 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 884 123
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 1072 138
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 1052 139
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 1048 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 1011 82
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[21] 1309 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 1104 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[8] 841 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1000 109
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 933 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 1070 81
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[24] 986 81
set_location Controler_0/gpio_controler_0/un23_read_signal_1_0 1226 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[1] 912 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 1071 85
set_location Controler_0/ADI_SPI_1/un1_state_reg_6_i_a2 1296 96
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[31] 896 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 863 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[36] 1090 130
set_location Communication_0/Communication_Switch_0/Builder_Enable 1094 130
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/STX_Detect 966 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 1151 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 1044 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 951 72
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[13] 1004 117
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[13] 681 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 969 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 1016 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 1142 130
set_location Controler_0/gpio_controler_0/PULSE_MASK[7] 1156 106
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 1034 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 820 109
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[35] 1031 78
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[6] 942 88
set_location Controler_0/gpio_controler_0/un19_read_signal 1233 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 932 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 1046 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 965 130
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 1007 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 942 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[9] 962 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[9] 717 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 1055 88
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1144 118
set_location Controler_0/Reset_Controler_0/read_data_frame_6[10] 1295 111
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[6] 1303 115
set_location Controler_0/ADI_SPI_0/data_counter[5] 1230 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[30] 954 129
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[0] 1357 108
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 967 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 913 82
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[0] 655 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1023 124
set_location Controler_0/ADI_SPI_1/state_reg_RNIH34I[4] 1300 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 937 73
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1119 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 967 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 983 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 1044 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 964 130
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 1047 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 1016 124
set_location Controler_0/ADI_SPI_1/rx_data_buffer[5] 1306 118
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable37_4 1221 90
set_location Controler_0/gpio_controler_0/Outputs_8_2[4] 1130 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 961 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 1058 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[16] 1008 118
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI3KNC[0] 1181 111
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[24] 984 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 868 82
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[20] 679 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 1149 130
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[3] 1200 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[28] 1019 115
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_16 1319 99
set_location Controler_0/ADI_SPI_1/counter_3[0] 1305 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[10] 998 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 870 88
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[6] 1161 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 855 81
set_location Controler_0/Answer_Encoder_0/periph_data_3[11] 1280 114
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1118 97
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 1085 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 884 124
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT 1261 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 1135 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 1152 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 1049 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 1147 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 973 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 967 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[23] 892 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOEV82[8] 1020 126
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 1085 105
set_location Controler_0/Command_Decoder_0/decode_vector[3] 1233 109
set_location Communication_0/Communication_Switch_0/DataFifo_RD_u_1_1 1099 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 1038 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 942 81
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1138 115
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[6] 1300 105
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 952 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m154 1075 123
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 1046 141
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Other_Detect 971 88
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0] 1162 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 942 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 1116 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5R2D2[16] 976 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 1044 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[21] 1006 112
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[13] 1350 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 1008 76
set_location Controler_0/Command_Decoder_0/counter[30] 1170 115
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[6] 833 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 856 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[28] 719 90
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 1047 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 888 90
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_23 1305 102
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22] 1176 96
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31] 1185 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[5] 1064 123
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1098 90
set_location Controler_0/gpio_controler_0/read_data_frame[1] 1177 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 1042 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 1144 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 1015 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 847 87
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 939 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[4] 979 79
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[14] 1309 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 962 133
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[22] 1186 106
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[12] 1235 99
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 1035 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIIJ232 1013 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 1118 135
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 876 133
set_location Controler_0/ADI_SPI_0/rx_data_buffer[0] 1264 118
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_19 1266 87
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_0 948 81
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[6] 1210 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[2] 1016 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1064 118
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39] 1141 96
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[10] 830 63
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 1084 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 911 85
set_location Controler_0/Reset_Controler_0/read_data_frame[14] 1288 112
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[11] 1180 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[16] 797 90
set_location Controler_0/Answer_Encoder_0/periph_data_0[3] 1272 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 835 106
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 1093 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 953 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 1048 142
set_location Controler_0/ADI_SPI_0/rx_data_buffer[4] 1266 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 904 91
set_location Controler_0/Answer_Encoder_0/periph_data_9[10] 1290 114
set_location Controler_0/Command_Decoder_0/Has_Answer_ret_RNO 1205 108
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[11] 1180 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[26] 990 112
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[9] 1233 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[0] 972 129
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[7] 1164 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 1005 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1060 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 1078 127
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2 1240 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 1022 142
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0[4] 1208 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 957 76
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 957 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 963 70
set_location Controler_0/gpio_controler_0/read_data_frame[14] 1179 103
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[23] 672 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 949 76
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 1084 82
set_location Controler_0/Answer_Encoder_0/periph_data_9[9] 1293 114
set_location Controler_0/ADI_SPI_0/addr_counter[6] 1255 91
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 1051 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 877 85
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[1] 1219 99
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 1095 84
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[15] 1268 112
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 1052 141
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 1045 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 1034 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[18] 1039 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 1083 136
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 902 132
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 1114 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 920 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1024 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 1134 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 1066 79
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[15] 658 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 929 88
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 910 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 1022 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 950 79
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1145 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAPA61[13] 1042 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[32] 895 79
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[29] 947 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 1149 136
set_location Controler_0/ADI_SPI_0/data_counter[24] 1249 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[9] 1081 135
set_location Controler_0/ADI_SPI_1/addr_counter[5] 1326 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 843 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 1126 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[10] 827 109
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 867 132
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[7] 891 133
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[3] 1008 126
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 886 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 967 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[16] 977 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIRHV82[9] 980 123
set_location Controler_0/ADI_SPI_1/counter[2] 1321 97
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10] 1112 117
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO_0[13] 959 87
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 1069 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 954 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[8] 1012 118
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[15] 1263 100
set_location Controler_0/Reset_Controler_0/read_data_frame[9] 1299 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 1001 73
set_location Controler_0/Answer_Encoder_0/periph_data_3[12] 1260 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 1030 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 947 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 948 78
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[1] 1358 108
set_location Controler_0/ADI_SPI_1/sdio_cl 1307 97
set_location Controler_0/ADI_SPI_1/tx_data_buffer_RNO[0] 1277 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[11] 986 123
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 1063 141
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 1015 139
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 910 127
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 1040 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 857 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 848 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 946 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 1021 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 966 133
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[0] 1362 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 945 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 1153 136
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 962 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 938 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 879 127
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 1095 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 939 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 838 70
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[0] 1339 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[4] 968 126
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[12] 1035 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[36] 975 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_12_0_a2[3] 828 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 972 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 1154 132
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 943 109
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 1086 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 1011 75
set_location Communication_0/Communication_ANW_MUX_0/state_reg_ns_0_x4[1] 1100 114
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[16] 986 84
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 1096 106
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[8] 1172 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[3] 1001 112
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[12] 1181 100
set_location Controler_0/ADI_SPI_0/addr_counter[15] 1264 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 903 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 1151 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM7D61[28] 937 123
set_location Controler_0/gpio_controler_0/Outputs_RNO[11] 1159 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[32] 1091 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 890 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 895 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 944 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 962 72
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_4[0] 1201 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 1023 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 918 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 902 90
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[2] 953 85
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[12] 970 114
set_location Controler_0/gpio_controler_0/un4_write_signal 1244 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m272 999 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPH5D2[21] 998 129
set_location Controler_0/ADI_SPI_0/divider_enable_RNI2FLL 1228 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 920 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[8] 885 91
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9[0] 964 99
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[7] 1162 99
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[27] 1035 81
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[15] 1245 97
set_location Controler_0/gpio_controler_0/Outputs_8[13] 1140 102
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_2_sqmuxa 1271 105
set_location Controler_0/gpio_controler_0/Outputs_8[6] 1163 102
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 877 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[9] 837 100
set_location Controler_0/Answer_Encoder_0/periph_data[11] 1239 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 1062 124
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[6] 714 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 991 136
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Other_Detect_RNO 1100 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 1004 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[30] 960 78
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[18] 1019 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 1113 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 1038 76
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 1092 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 961 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIOTQ11 1083 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICVE61[32] 973 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 996 81
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 1352 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 928 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[6] 713 91
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl 1345 109
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37] 1087 118
set_location Controler_0/Answer_Encoder_0/periph_data_2[7] 1249 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 1038 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 911 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 907 84
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_3_sqmuxa 1267 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 1015 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 1007 85
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[18] 1214 112
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 1091 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 895 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 943 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 1004 82
set_location Controler_0/Answer_Encoder_0/periph_data[12] 1238 114
set_location Controler_0/Command_Decoder_0/counter[8] 1148 115
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[8] 1160 99
set_location Communication_0/Communication_Controler_0/state_reg_ns_a2_0_0[0] 1248 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 957 70
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 936 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[2] 918 79
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 1085 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 887 124
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[5] 1169 106
set_location Controler_0/ADI_SPI_0/data_counter[14] 1239 88
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[1] 1161 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIMN0L2 1103 126
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[13] 1271 108
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 869 132
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[22] 943 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2_6 1068 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[5] 833 100
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 921 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 1044 85
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[3] 1334 118
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[20] 966 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 1052 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 873 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 893 90
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIFL97[10] 898 129
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[0] 1178 99
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1167 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 1088 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 854 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 978 132
set_location Controler_0/ADI_SPI_0/rx_data_frame[2] 1267 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 920 91
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[9] 1250 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB13D2[18] 1034 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 902 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 967 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 948 73
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[1] 1222 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 898 124
set_location Controler_0/ADI_SPI_1/counter[6] 1325 97
set_location Controler_0/Reset_Controler_0/read_data_frame_6[5] 1292 111
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[36] 974 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[3] 856 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 1004 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1049 115
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[7] 1175 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 876 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1002 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 941 73
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[0] 1219 112
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[30] 1002 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[28] 1010 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 1014 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 1040 141
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[11] 1182 100
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[3] 1208 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 1045 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1047 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 1090 136
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1120 97
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17 1140 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 1064 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[13] 849 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 874 91
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30] 1175 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[9] 909 72
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 903 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1040 118
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[2] 1162 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[0] 877 91
set_location Controler_0/ADI_SPI_0/data_counter[28] 1253 88
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 961 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[15] 996 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 1059 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 1027 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[31] 897 73
set_location Controler_0/ADI_SPI_0/addr_counter[7] 1256 91
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 1097 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[26] 1006 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[36] 1080 126
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 900 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 850 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[12] 987 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 889 88
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[2] 832 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 1003 73
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_o2[1] 1361 108
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2[1] 1031 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[28] 1058 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 1100 135
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 951 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 1049 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 914 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 945 81
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[11] 1285 105
set_location Controler_0/gpio_controler_0/read_data_frame[10] 1188 103
set_location Controler_0/ADI_SPI_1/state_reg[2] 1306 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIATE61[31] 991 129
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[13] 1109 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 921 126
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[7] 1164 102
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 1046 145
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[1] 656 100
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[4] 1312 109
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 1018 138
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 1050 138
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[14] 1178 102
set_location Controler_0/Answer_Encoder_0/periph_data_1[7] 1259 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 1093 136
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[13] 1009 70
set_location Controler_0/Reset_Controler_0/EXT_LMX1_Reset_N 1278 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 923 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[5] 922 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[15] 967 78
set_location Controler_0/gpio_controler_0/Outputs_8[1] 1129 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 865 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISK5D2[22] 937 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m3 1011 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 1054 130
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[7] 1302 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 1025 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[36] 949 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[18] 1071 126
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 947 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 883 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 876 126
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[2] 948 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISK5D2[22] 1028 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 1065 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 1036 142
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[1] 1324 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 1145 127
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0_a2_0 1307 102
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2 1156 111
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 885 132
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[3] 1030 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[3] 1053 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 1069 124
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[6] 991 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[10] 980 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[6] 834 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEVC61[24] 1025 126
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 979 90
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 958 103
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[7] 1234 115
set_location Controler_0/Command_Decoder_0/state_reg_ns[6] 1211 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[15] 1031 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 960 136
set_location Controler_0/Answer_Encoder_0/periph_data_0[7] 1276 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 845 70
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5_0 939 87
set_location Controler_0/ADI_SPI_0/counter[1] 1213 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[7] 1219 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 1052 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 966 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 1025 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1034 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 1073 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 1060 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[5] 922 79
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23] 1184 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1061 118
set_location Controler_0/REGISTERS_0/state_reg_ns[0] 1241 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 1024 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 987 78
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 879 133
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[1] 1340 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 841 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 1077 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 1030 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIMB2D2[11] 1026 132
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[11] 1223 118
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2 1137 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[15] 1000 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 1065 135
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8] 1161 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 981 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse_d1 723 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[32] 1089 129
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3 1087 81
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 905 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 974 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[27] 897 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 1053 82
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK_1_sqmuxa 1230 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7] 850 103
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[17] 1225 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 908 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[0] 1031 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 1061 124
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7] 1148 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m174 1072 123
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24 1239 90
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_4_sqmuxa 1272 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 1026 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[9] 1086 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1092 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[9] 846 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 836 70
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 1184 117
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[13] 1151 102
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[2] 1329 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6G7C1[2] 1066 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 841 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[38] 947 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 997 75
set_location Controler_0/ADI_SPI_0/data_counter[18] 1243 88
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[5] 1235 112
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[32] 1040 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[38] 890 78
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[5] 1313 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 1057 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 980 130
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[10] 1304 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[18] 918 129
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[7] 1211 106
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[2] 1024 118
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1121 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 1074 82
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[4] 999 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 1006 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[33] 1080 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 968 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 1124 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 911 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 1056 136
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[20] 1201 115
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[0] 1204 106
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[3] 1320 118
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 966 99
set_location Controler_0/Answer_Encoder_0/periph_data_9[2] 1248 117
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1113 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 986 124
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_0[1] 1115 84
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_0 899 129
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 1083 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 969 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[10] 800 90
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 1094 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[0] 976 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 1057 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 1005 70
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns[13] 1095 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 963 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 1022 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[15] 965 79
set_location Controler_0/Command_Decoder_0/counter[31] 1171 115
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 925 130
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[26] 1130 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[0] 1072 135
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[2] 1093 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[6] 919 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 977 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 991 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 1028 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 1076 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 1140 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[37] 957 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 999 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m145 966 123
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO_1 1256 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m165 956 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 1047 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/fifo_valid_RNI80SQ1 894 84
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 910 132
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 1016 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[12] 829 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 1053 124
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3 1191 117
set_location Controler_0/gpio_controler_0/state_reg[2] 1252 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 998 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 907 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[12] 724 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[8] 659 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 1047 88
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[6] 969 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 1002 69
set_location Controler_0/ADI_SPI_1/addr_counter[10] 1331 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 874 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[25] 926 78
set_location Controler_0/REGISTERS_0/state_reg_ns_a2[4] 1269 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 1083 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 889 90
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 866 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 1080 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[14] 653 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[26] 792 90
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[7] 1241 99
set_location Controler_0/ADI_SPI_1/counter[4] 1328 97
set_location Controler_0/Answer_Encoder_0/periph_data_9[4] 1277 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 1050 135
set_location Controler_0/Reset_Controler_0/read_data_frame[3] 1274 109
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[0] 1193 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 1161 136
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[27] 1036 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[0] 923 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 1043 142
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20 1160 111
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[2] 1292 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 978 76
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 1086 105
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35] 1095 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[20] 901 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[34] 902 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 872 88
set_location Controler_0/gpio_controler_0/PULSE_MASK[0] 1139 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 891 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 980 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 1054 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 923 73
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 1138 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[39] 888 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 1145 133
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[8] 1066 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid 1089 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 948 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 941 82
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[23] 1209 115
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6] 1143 100
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 1012 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 1128 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[37] 1044 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 851 90
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_4_sqmuxa 1268 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[37] 1043 127
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[0] 1339 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[11] 848 105
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[12] 1116 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[37] 917 76
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[5] 878 130
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 977 90
set_location Controler_0/ADI_SPI_1/addr_counter[27] 1348 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 966 75
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[3] 1288 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[7] 906 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2C7C1[0] 1031 129
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[10] 1293 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 1019 81
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1112 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[25] 1009 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 977 75
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[1] 1308 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 999 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 857 85
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 1045 141
set_location Controler_0/Answer_Encoder_0/periph_data_2[9] 1288 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 1055 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[24] 915 78
set_location Communication_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable 995 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1039 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1014 123
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 955 99
set_location Controler_0/gpio_controler_0/read_data_frame[9] 1222 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 1041 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 913 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[12] 961 115
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[9] 1307 106
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 1125 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 1029 78
set_location Controler_0/Answer_Encoder_0/periph_data_9[1] 1255 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 1013 82
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 965 102
set_location Controler_0/ADI_SPI_1/counter[3] 1322 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 981 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 997 76
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[15] 1142 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[26] 990 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 969 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[31] 716 90
set_location Controler_0/gpio_controler_0/un3_write_signal 1243 102
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[4] 954 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1058 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 1006 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 973 133
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1095 97
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[3] 1207 106
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 955 91
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[10] 1114 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 1090 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 905 127
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[11] 677 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 912 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2O2D2[15] 1030 132
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[4] 1210 97
set_location Controler_0/Command_Decoder_0/counter[23] 1163 115
set_location Controler_0/Answer_Encoder_0/periph_data_7[3] 1291 117
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[25] 974 70
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 1103 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 1003 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 1089 136
set_location Controler_0/Answer_Encoder_0/cmd_ID[4] 1164 112
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0 1306 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 1026 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 995 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 1058 84
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[0] 1308 109
set_location Communication_0/Communication_Controler_0/read_data_frame_5_1_1[1] 1248 114
set_location Controler_0/ADI_SPI_1/rx_data_buffer[7] 1305 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[30] 987 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 942 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 944 82
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_ss_n 1348 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 1021 75
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 1087 88
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14 1257 87
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 1097 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 1045 124
set_location Controler_0/ADI_SPI_1/ss_n_0_sqmuxa_i_0_o2_RNID63O 1295 96
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 903 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 978 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 1124 130
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[1] 1062 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 893 87
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[6] 1267 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 1087 142
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[2] 1187 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 922 124
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[11] 1339 111
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 1076 138
set_location Controler_0/ADI_SPI_0/data_counter[29] 1254 88
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[24] 934 64
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2 1103 114
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_17 1340 102
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1105 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 1035 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 1134 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 996 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[16] 1010 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6LA61[11] 1003 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[22] 1062 135
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 1080 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 944 72
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[32] 982 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[2] 830 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 921 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 962 123
set_location Controler_0/ADI_SPI_1/rx_data_buffer[6] 1304 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 854 82
set_location Controler_0/gpio_controler_0/read_data_frame[3] 1208 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIQDF61[39] 946 126
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[21] 1185 106
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19 1238 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[39] 956 123
set_location Controler_0/ADI_SPI_0/addr_counter[17] 1266 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 983 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 950 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 882 85
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 1037 139
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[2] 954 85
set_location Controler_0/ADI_SPI_1/un1_state_reg_9_i_0 1297 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 923 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 919 130
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[0] 1261 100
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2 1265 87
set_location Controler_0/ADI_SPI_1/rx_data_frame[0] 1298 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 1062 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 848 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 976 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 984 138
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[0] 945 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 875 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 951 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[6] 971 85
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO[0] 989 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 983 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 848 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 1142 127
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 1091 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[39] 893 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 1002 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 874 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1024 115
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[12] 1199 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[8] 841 102
set_location Controler_0/ADI_SPI_1/counter[8] 1327 97
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[14] 1158 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 1132 127
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[0] 1225 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 959 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/re_set 976 124
set_location Controler_0/ADI_SPI_0/data_counter[20] 1245 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 925 85
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[9] 1010 70
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36] 1136 118
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 957 87
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7] 1150 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 944 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 1004 132
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[5] 1143 105
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[5] 878 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_514_mux_i 1116 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 993 72
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[5] 994 78
set_location Communication_0/Communication_Controler_0/state_reg_RNO[2] 1249 111
set_location Controler_0/gpio_controler_0/Counter_PULSE[25] 1190 109
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[0] 1191 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_7_0_a2[5] 846 111
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 1005 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_514_mux_i 1000 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 989 75
set_location Controler_0/gpio_controler_0/read_data_frame[7] 1184 103
set_location Controler_0/Command_Decoder_0/Perif_BUSY 1246 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 943 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 1035 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 960 130
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 1135 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 922 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 894 91
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNI35JG 1130 96
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[7] 1065 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 954 118
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast[5] 845 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 968 133
set_location Controler_0/Answer_Encoder_0/periph_data_7[1] 1253 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 852 103
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[7] 1162 100
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 890 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 984 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 952 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[18] 890 73
set_location Communication_0/Communication_Controler_0/state_reg_RNILU05[5] 1251 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[8] 861 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 894 87
set_location Controler_0/Command_Decoder_0/counter[22] 1162 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 904 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 849 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 957 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[9] 862 88
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[15] 1284 108
set_location Controler_0/gpio_controler_0/PULSE_MASK[9] 1139 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[5] 983 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 943 79
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[8] 1270 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[5] 858 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 928 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 1045 87
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 954 91
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14] 1054 78
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 1083 87
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2[3] 1159 111
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_11 1299 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[4] 911 76
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 949 90
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[28] 991 84
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[35] 1009 78
set_location Controler_0/ADI_SPI_0/data_counter[19] 1244 88
set_location Controler_0/ADI_SPI_0/ss_n_0_sqmuxa_i_0_o2_RNIAT0R 1229 90
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[6] 1259 100
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[10] 1334 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 846 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII8V82[6] 1040 126
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[4] 1340 105
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[2] 949 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 908 90
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 887 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 1027 78
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[9] 1336 109
set_location Controler_0/Command_Decoder_0/state_reg[2] 1206 109
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[8] 1256 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 1034 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m105 954 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 967 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 1029 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 1058 82
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_AF_RDEN_0 828 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[2] 1064 130
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[14] 1227 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 1082 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 1045 82
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 1086 87
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[10] 1190 103
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 889 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4 1149 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 837 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 842 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8] 840 103
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[13] 1231 99
set_location Controler_0/ADI_SPI_0/addr_counter[5] 1254 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 1083 139
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 1043 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI7LM3[8] 1021 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[4] 654 100
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.11.un57_inputs 1179 99
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 1082 138
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[0] 1184 99
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[5] 996 117
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[14] 823 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 942 78
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[18] 1122 82
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_0[1] 950 87
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[15] 1323 109
set_location Controler_0/gpio_controler_0/un11_read_signal_2 1251 105
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[15] 1314 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 1076 136
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[4] 1232 112
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8] 1114 117
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[13] 1348 112
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.3.un17_inputs 1201 96
set_location Controler_0/ADI_SPI_1/addr_counter[0] 1321 100
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[2] 1260 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 1031 79
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[6] 978 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1035 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 1037 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 846 109
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 954 103
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[0] 909 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[7] 835 100
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[15] 1223 111
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[20] 983 81
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[15] 1311 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 847 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m214 1069 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 1159 133
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_fast[2] 845 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGQ7C1[7] 989 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 1136 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 1031 142
set_location Controler_0/ADI_SPI_0/addr_counter[26] 1275 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[20] 907 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL[8] 1022 69
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_14 1317 99
set_location Controler_0/ADI_SPI_1/addr_counter[4] 1325 100
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8] 1164 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 1081 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 856 91
set_location Controler_0/ADI_SPI_0/data_counter[10] 1235 88
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[13] 1146 100
set_location Controler_0/Command_Decoder_0/counter[26] 1166 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[11] 907 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m128 967 117
set_location Controler_0/ADI_SPI_1/rx_data_frame[3] 1272 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIMKPL[4] 839 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[1] 878 91
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[8] 1255 99
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[0] 1321 111
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[0] 717 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1[4] 1021 69
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[21] 1182 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 1076 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[6] 1003 112
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[14] 1310 105
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[6] 1152 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[4] 840 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[36] 915 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 1018 84
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2] 1105 117
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[2] 1310 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 959 79
set_location Controler_0/Command_Decoder_0/counter[3] 1143 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m111 963 129
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5] 1145 100
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[13] 1213 99
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[2] 1329 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 1031 91
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[13] 985 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 1020 139
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 963 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 982 136
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[4] 1313 103
set_location Controler_0/ADI_SPI_0/state_reg[0] 1228 97
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4] 1157 97
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[7] 1296 105
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[6] 1064 142
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[4] 1199 97
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[2] 1205 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 1157 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 1039 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 961 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 893 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[22] 910 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 1068 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m65 1070 123
set_location Controler_0/gpio_controler_0/Counter_PULSE[4] 1169 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[18] 896 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 1144 136
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_19 1304 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[0] 999 112
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[8] 1169 100
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.8.un122_inputs 1167 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 940 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[13] 906 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[24] 915 79
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17] 1110 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 840 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[23] 891 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[3] 991 126
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[12] 1221 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 1055 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[34] 903 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 1132 135
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[13] 1304 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 916 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[3] 798 90
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[11] 1197 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 1087 136
set_location Controler_0/ADI_SPI_1/tx_data_buffer[2] 1273 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 1060 88
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[1] 1326 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 1079 88
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[15] 1207 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 1085 142
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_12 1263 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 1032 82
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25] 1176 90
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[3] 1090 85
set_location Controler_0/gpio_controler_0/Outputs_8[5] 1140 105
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 1092 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 1027 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 990 138
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[3] 803 91
set_location Controler_0/Reset_Controler_0/read_data_frame[8] 1315 127
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[31] 972 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 1056 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[20] 727 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 942 73
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[6] 897 133
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 1040 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 1074 135
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2] 1171 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 974 138
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[7] 1334 109
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[31] 715 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 1053 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[39] 969 72
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 1198 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 992 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 902 123
set_location Controler_0/Command_Decoder_0/counter[24] 1164 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 1056 85
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[0] 1357 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVK2D2[14] 977 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[34] 949 72
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0[5] 1227 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 1043 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIVUB1[4] 914 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[39] 888 76
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[3] 951 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 978 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 999 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 892 124
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1109 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 955 118
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1111 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 903 123
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[35] 1142 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 859 81
set_location Controler_0/ADI_SPI_0/sdio_cl_RNO 1224 90
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[22] 665 75
set_location Controler_0/gpio_controler_0/Outputs_8_i_2_1[11] 1154 102
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[5] 1164 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[2] 972 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 929 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[4] 1019 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 842 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m211 1058 123
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns[2] 834 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 991 124
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 1047 138
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[6] 860 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAPEJ[4] 1043 135
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[8] 1165 99
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_1_0 1287 96
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3_RNIFALT 1347 108
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[8] 1240 115
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 935 109
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[7] 678 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[4] 832 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[23] 1017 115
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1110 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[19] 995 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[31] 893 73
set_location Controler_0/ADI_SPI_1/data_counter[28] 1313 100
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[13] 1301 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[31] 991 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 955 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 942 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[16] 895 76
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[5] 1278 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 1059 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 1117 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 1121 132
set_location Controler_0/Answer_Encoder_0/cmd_ID[6] 1169 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 1128 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 1121 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUOM01[0] 1007 108
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 904 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[19] 908 75
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[3] 1327 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_7 839 102
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[29] 1220 103
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[17] 990 84
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[5] 1275 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 931 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[4] 1013 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 1027 75
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_RNO 1193 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 1004 133
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15 1258 87
set_location Controler_0/Reset_Controler_0/read_data_frame_6[6] 1280 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 921 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 998 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[20] 978 111
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[11] 1197 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 872 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 1044 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[26] 918 75
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIPFVG[0] 1183 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 1084 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1064 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[31] 716 91
set_location Controler_0/Command_Decoder_0/state_reg[3] 1211 109
set_location Controler_0/Answer_Encoder_0/cmd_ID[2] 1177 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 1093 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[33] 889 75
set_location Controler_0/ADI_SPI_0/addr_counter[21] 1270 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 1081 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 970 76
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[9] 1294 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[9] 978 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[3] 1006 124
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1131 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 1056 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIIF3F1[0] 851 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[30] 900 79
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[2] 1180 106
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[6] 1153 99
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[9] 708 91
set_location Controler_0/gpio_controler_0/Counter_PULSE[5] 1170 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 939 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 965 124
set_location Controler_0/ADI_SPI_0/divider_enable 1223 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 968 70
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[7] 942 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[22] 909 78
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[6] 1177 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 984 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 1106 136
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[11] 1287 102
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_4_0[0] 1204 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[17] 1000 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 1049 79
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[0] 1187 99
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[0] 1061 73
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 865 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1049 109
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[0] 1080 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 1082 142
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[8] 960 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 978 133
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 984 90
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 1010 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 1063 82
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[19] 676 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 858 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8PC61[21] 1001 129
set_location Controler_0/Reset_Controler_0/state_reg_RNO[2] 1259 108
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[29] 1133 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[26] 991 111
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 959 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[36] 923 76
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 1126 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 898 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 909 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 957 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[30] 657 100
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[2] 1339 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m151 951 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 999 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[12] 1001 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[28] 891 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 983 133
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[11] 1162 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[8] 1084 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 938 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 1051 87
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n4 1058 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[21] 1003 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1113 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 1152 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[22] 984 111
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 1013 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[5] 990 123
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[2] 832 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[19] 984 126
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 1092 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 980 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1077 117
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[12] 984 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[17] 661 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 999 133
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[3] 955 85
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[6] 1305 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[26] 912 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 1042 142
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 1130 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 938 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 1067 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 957 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 1083 130
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[15] 1119 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 1069 136
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[8] 1066 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 910 85
set_location Controler_0/gpio_controler_0/state_reg[4] 1248 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 852 82
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[3] 981 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 940 76
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 923 133
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 1030 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 1028 142
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 934 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 901 70
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26] 1178 90
set_location Controler_0/gpio_controler_0/Counter_PULSE[23] 1188 109
set_location Controler_0/gpio_controler_0/Inputs_Last[14] 1166 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 1054 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 994 139
set_location Controler_0/Command_Decoder_0/counter[0] 1147 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 1084 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_3 1043 114
set_location Controler_0/ADI_SPI_1/data_counter[18] 1303 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 966 70
set_location Controler_0/Answer_Encoder_0/periph_data_9[8] 1267 114
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 1083 102
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 1071 141
set_location Controler_0/ADI_SPI_0/counter[3] 1215 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 942 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 974 139
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[1] 1099 82
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 1081 88
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3 1190 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 866 85
set_location Controler_0/gpio_controler_0/Counter_PULSE[15] 1180 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVLVL[8] 913 69
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[6] 1218 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 1020 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 984 133
set_location Controler_0/Command_Decoder_0/decode_vector_RNIHM9C[6] 1235 108
set_location Controler_0/ADI_SPI_1/rx_data_frame[4] 1296 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 1010 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 1021 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 917 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 1061 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 1019 124
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 1089 103
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_15_RNI5I0A 1325 114
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[14] 1227 99
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 1004 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 976 136
set_location Controler_0/REGISTERS_0/state_reg[0] 1244 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[14] 991 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7] 845 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[26] 976 79
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_24 1300 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 961 127
set_location Controler_0/ADI_SPI_1/addr_counter[31] 1352 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m185 953 126
set_location Controler_0/ADI_SPI_1/data_counter[0] 1285 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 915 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 845 112
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[11] 1224 105
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 909 132
set_location Controler_0/Command_Decoder_0/counter[6] 1146 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 894 90
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[15] 1295 108
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[8] 1204 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 1041 79
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 1076 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 986 139
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 1083 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_2 873 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 942 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[1] 1182 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[14] 1047 123
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[15] 1213 103
set_location Communication_0/Communication_ANW_MUX_0/communication_vote_vector8 1099 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 883 126
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[7] 839 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 1147 135
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1132 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[29] 961 84
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[14] 1291 105
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 959 91
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[0] 1338 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[6] 842 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 858 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 1038 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 1052 124
set_location Controler_0/ADI_SPI_1/counter[7] 1326 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 973 118
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 904 132
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1106 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 875 91
set_location Controler_0/ADI_SPI_0/divider_enable_RNI0DLL 1233 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 1047 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1048 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 943 76
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[34] 1018 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 1029 91
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[6] 1306 115
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[22] 1313 112
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m38_i_a2 1325 102
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[3] 1294 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPK8D2[30] 1025 129
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 1085 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[18] 1011 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 1089 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_1 865 111
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[6] 1279 108
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[11] 1297 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[37] 1014 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_1 850 105
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[1] 744 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[16] 1008 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 1015 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 1050 85
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[6] 1289 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 974 118
set_location Controler_0/gpio_controler_0/state_reg[3] 1254 109
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[13] 1155 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[9] 962 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 1003 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 1122 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6SU82[2] 1063 132
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[4] 1159 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[12] 993 114
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[14] 1141 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[27] 1015 115
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 908 132
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 956 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 990 139
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[33] 1160 97
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[5] 501 63
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 861 100
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[2] 1012 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m17_e 983 129
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[9] 893 130
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_15 1318 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 945 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 871 91
set_location Controler_0/Command_Decoder_0/counter_RNO[0] 1147 111
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[9] 1307 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 1021 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 876 127
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[1] 1308 105
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[19] 1205 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 915 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 882 124
set_location Controler_0/gpio_controler_0/un11_read_signal 1232 102
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_RNO[0] 908 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 835 109
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32] 1102 118
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 1132 111
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19] 1135 117
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[6] 941 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[18] 890 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 1000 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 1123 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 955 72
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[11] 1232 100
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[7] 1307 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI39V71[2] 1020 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 1070 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[18] 1058 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[22] 939 127
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[3] 1194 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 1118 133
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21] 1182 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 922 127
set_location Controler_0/gpio_controler_0/Counter_PULSE[30] 1195 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 1043 88
set_location Controler_0/ADI_SPI_1/tx_data_buffer[1] 1272 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 842 112
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[15] 1214 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[23] 1017 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 1000 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 1070 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 897 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 1072 142
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[7] 1297 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m231 952 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 926 127
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[9] 1243 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 868 85
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/busy 1247 109
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[10] 1174 97
set_location Communication_0/Communication_CMD_MUX_0/Communication_REQ 1116 97
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[0] 1271 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 922 88
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 937 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 1067 136
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33] 1103 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 989 82
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[4] 1209 97
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[6] 1103 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[5] 990 118
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[11] 1287 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 837 109
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[2] 1298 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_1_0 995 135
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[4] 1169 99
set_location Controler_0/Command_Decoder_0/decode_vector_RNIFK9C[4] 1237 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m91 1063 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[7] 1056 126
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[5] 1314 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 1134 129
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[1] 1160 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[8] 847 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 1025 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 949 78
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[23] 890 70
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_13 1264 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 1022 78
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO_0 1254 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM7D61[28] 1010 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 1046 136
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit 1346 109
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1] 985 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 1050 82
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[27] 1197 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_valid 1053 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 968 76
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[29] 963 84
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[1] 1189 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 1002 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 896 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 924 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[16] 895 75
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[0] 1095 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVN5D2[23] 941 126
set_location Controler_0/REGISTERS_0/state_reg[1] 1269 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[37] 946 124
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[21] 1200 115
set_location Controler_0/Answer_Encoder_0/periph_data_7[11] 1275 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8RE61[30] 1028 129
set_location Controler_0/ADI_SPI_1/state_reg[0] 1303 103
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask_1_sqmuxa_1 1280 102
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31 1172 114
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 955 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 979 139
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[15] 1273 112
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 895 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[36] 936 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 1061 127
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3_RNISJ7T 1197 117
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[2] 675 100
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 888 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 896 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 989 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[7] 989 130
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 1069 138
set_location Controler_0/ADI_SPI_0/rx_data_frame[5] 1263 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 994 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[15] 667 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 1034 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM 932 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[2] 859 102
set_location Controler_0/Command_Decoder_0/Has_Answer_ret 1205 109
set_location Controler_0/ADI_SPI_0/data_counter[8] 1233 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 969 69
set_location Controler_0/ADI_SPI_0/rx_data_frame[4] 1274 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 985 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 909 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[10] 864 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[15] 667 100
set_location Controler_0/Command_Decoder_0/decode_vector_12_1dflt 1216 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m94 1046 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE76D2[28] 1008 129
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m9 1222 108
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[0] 1189 102
set_location Controler_0/Command_Decoder_0/decode_vector_12_5dflt 1172 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 998 81
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 913 132
set_location Controler_0/ADI_SPI_1/addr_counter[23] 1344 100
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1096 91
set_location Controler_0/Reset_Controler_0/state_reg_RNO[0] 1256 108
set_location Controler_0/Command_Decoder_0/counter[25] 1165 115
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_14 1354 99
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19] 1181 97
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[6] 1251 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 1051 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 914 84
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_8 1264 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[11] 847 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK7M 1010 132
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2 1144 111
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[10] 793 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 1025 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 1096 136
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.1.un7_inputs 1217 99
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 1027 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 908 123
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[5] 1180 102
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[5] 1228 112
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_RNO 1194 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 842 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 1044 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 943 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 1074 81
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19] 1135 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4E7C1[1] 1026 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[4] 858 99
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[4] 1202 97
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER 1233 100
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[6] 1298 106
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[8] 1309 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 1110 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[24] 929 79
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 910 126
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 1008 139
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[4] 1012 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 909 88
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[7] 1092 84
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[0] 1056 142
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable37 1330 96
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[0] 1168 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 871 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m111 1059 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAPA61[13] 1004 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[18] 1072 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7] 848 103
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[26] 1194 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[17] 1005 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIKU7C1[9] 1023 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 881 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[0] 1066 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m68 1070 126
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[3] 965 87
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 1139 117
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[3] 1030 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[13] 863 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 882 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 994 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 1141 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[13] 720 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 891 91
set_location Communication_0/Communication_CMD_MUX_0/SRC_3_Fifo_Read_Enable_i 982 78
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 901 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 990 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 1074 130
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0 1271 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[39] 983 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[2] 996 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[27] 1015 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[4] 1011 118
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 954 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[13] 1069 126
set_location Controler_0/Reset_Controler_0/read_data_frame_6[4] 1282 108
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[13] 1221 102
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 1008 138
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 968 99
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[2] 1085 82
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 1089 82
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[4] 1066 139
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[11] 896 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_13_0_a2[2] 861 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 1051 127
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast[6] 850 91
set_location Controler_0/gpio_controler_0/PULSE_LENGTH_0 1212 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 1022 141
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[14] 1222 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 1004 72
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 1135 112
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9] 1025 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 919 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIQSHP 1042 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[13] 910 76
set_location Controler_0/ADI_SPI_1/data_counter[5] 1290 100
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[12] 1213 115
set_location Controler_0/ADI_SPI_1/un1_state_reg_11_i_0 1299 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 879 124
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[10] 1264 108
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[11] 1236 97
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[15] 1301 111
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[18] 990 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 1034 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[20] 965 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[30] 986 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[35] 1015 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 902 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 889 82
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNIOH1M 1344 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 958 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[8] 1015 118
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[0] 958 85
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_0 1060 141
set_location Controler_0/gpio_controler_0/Counter_PULSE[26] 1191 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 1068 90
set_location Communication_0/Communication_ANW_MUX_0/Communication_vote_vector[0] 1094 118
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 874 133
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[8] 1173 99
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[11] 1192 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 1062 78
set_location Controler_0/ADI_SPI_0/addr_counter[28] 1277 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 1032 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[2] 879 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 857 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 958 76
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[4] 1193 103
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg_RNO 1166 111
set_location Controler_0/Answer_Encoder_0/periph_data_7[12] 1263 114
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[15] 658 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 993 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m171 970 129
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 941 87
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[15] 773 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[5] 1067 133
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[15] 1245 96
set_location Controler_0/gpio_controler_0/Outputs_RNO_0[11] 1161 102
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 896 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 944 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[13] 1004 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 1072 136
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[22] 1031 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 953 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[12] 896 76
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_enable 1211 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[11] 848 106
set_location Communication_0/Communication_Controler_0/state_reg[2] 1249 112
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4 1146 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[10] 1061 133
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 1006 87
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[11] 677 100
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 1063 138
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[26] 912 75
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[23] 1187 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 1003 78
set_location Controler_0/gpio_controler_0/read_data_frame[6] 1203 103
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 1076 142
set_location Controler_0/gpio_controler_0/Counter_PULSE[13] 1178 109
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[8] 1246 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 1024 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 1030 78
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_RNO 1195 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 855 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 969 135
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[26] 998 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 1028 78
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[5] 1096 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 1077 142
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[4] 1340 106
set_location Controler_0/Command_Decoder_0/decode_vector_12_0dflt_0 1212 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 889 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 1001 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 949 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 907 88
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 944 109
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[3] 1184 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 1088 142
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[15] 1014 70
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[10] 1337 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[19] 903 76
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[14] 1167 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 916 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 1033 142
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl 1195 118
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[31] 820 69
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[1] 1309 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[30] 954 130
set_location Controler_0/Command_Decoder_0/decode_vector_12_3dflt 1233 108
set_location Controler_0/ADI_SPI_0/addr_counter[0] 1249 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2R5D2[24] 985 129
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[11] 955 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 1146 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[17] 1057 124
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 1037 138
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[28] 1012 114
set_location Controler_0/Answer_Encoder_0/periph_data_3[10] 1292 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 1094 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 1129 127
set_location Controler_0/gpio_controler_0/Counter_PULSE[0] 1165 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[19] 968 115
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[25] 928 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.afull_r 840 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[31] 974 130
set_location Controler_0/ADI_SPI_0/addr_counter[4] 1253 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[27] 726 99
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18] 1184 90
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[2] 1191 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[11] 722 99
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 1009 138
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 954 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[8] 1027 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 1153 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 994 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[25] 989 85
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[0] 1153 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 1021 142
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14] 1141 99
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[14] 928 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 1002 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[34] 902 72
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 968 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 1141 130
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[12] 1340 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[25] 916 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[25] 955 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 978 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[13] 985 118
set_location Controler_0/ADI_SPI_1/rx_data_frame[5] 1297 118
set_location Controler_0/ADI_SPI_1/tx_data_buffer[3] 1274 100
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[4] 1225 115
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[18] 992 84
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 1071 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 1006 70
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38] 1089 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEVC61[24] 995 129
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[14] 1178 106
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 1077 138
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 1088 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 1146 132
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[33] 977 81
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[4] 1233 118
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_RNO 1346 108
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[8] 980 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 969 136
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[5] 802 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[24] 960 115
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[10] 1254 100
set_location Communication_0/Communication_Controler_0/read_data_frame_5[1] 1250 114
set_location Controler_0/ADI_SPI_1/state_reg[1] 1296 103
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[14] 1289 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 947 73
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[2] 1262 108
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 1045 144
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[22] 651 99
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[7] 1172 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 1008 82
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34] 1098 118
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIVBA9[0] 1086 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1001 109
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[34] 1140 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[19] 903 75
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[13] 1261 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95[4] 911 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 988 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[22] 902 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10] 842 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 903 82
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 934 130
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2_0 1226 96
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns[4] 828 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 931 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 1027 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[7] 884 91
set_location Communication_0/Communication_ANW_MUX_0/state_reg_s1_0_a2 1101 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 1062 136
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[12] 1099 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[24] 979 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m151 1062 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[17] 928 79
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 908 133
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 950 91
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 951 99
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[25] 799 91
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[13] 1340 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 1147 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 1069 87
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[3] 1327 112
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[6] 1333 109
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[5] 1235 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 976 118
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 937 87
set_location Controler_0/ADI_SPI_1/addr_counter[17] 1338 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[11] 1078 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 1080 142
set_location Communication_0/Communication_Switch_0/dest_1_fifo_empty6 1101 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1 893 85
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n3 906 129
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[9] 1299 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2C7C1[0] 988 129
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10] 965 84
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[1] 1265 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 1089 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 993 139
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[21] 682 100
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[13] 1205 118
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set 1101 115
set_location Controler_0/Command_Decoder_0/decode_vector_12_7dflt 1232 108
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[13] 1306 106
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[3] 1204 96
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector[1] 1032 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 967 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 892 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 1070 88
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[10] 1286 103
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1 1357 106
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[0] 952 85
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_15 1353 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 901 84
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 1014 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 1002 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 1024 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIO9D61[29] 1038 126
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[15] 1318 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 1066 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[19] 1047 129
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[11] 1284 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 924 127
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 1096 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 1014 84
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[30] 964 64
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/almostfulli_assert 872 105
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 1090 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 1043 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 1126 127
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[20] 964 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[1] 986 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 835 112
set_location Controler_0/gpio_controler_0/un44_write_signal 1242 102
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[1] 1234 111
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[0] 942 114
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[27] 963 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 961 130
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[11] 1186 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[3] 894 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 957 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[4] 654 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM9F61[37] 1043 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 1160 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[23] 943 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 931 126
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 1097 90
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[28] 962 64
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1_RNIG81A1 1200 111
set_location Controler_0/gpio_controler_0/PULSE_MASK[10] 1151 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 1137 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[11] 992 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 1148 133
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[6] 1270 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1[0] 1043 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 858 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[18] 1009 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 910 88
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[16] 1014 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 870 90
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1] 1172 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[20] 1064 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241_0 1009 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 979 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[29] 1011 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 920 126
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[0] 983 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[37] 1015 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 1098 135
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[18] 1214 111
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable37_5 1329 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 862 103
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[7] 964 88
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1149 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/empty_RNO 1051 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m225 963 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 951 73
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[12] 961 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 1129 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[1] 949 130
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[12] 1188 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 981 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 1068 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[6] 883 91
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_0 1237 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 992 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM9F61[37] 946 123
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9] 1165 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout 1010 123
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[30] 648 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 979 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[37] 937 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 1026 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 1047 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 1100 138
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 950 100
set_location Controler_0/SPI_LMX_0/spi_master_0/busy 1352 109
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u_RNO 1351 105
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 1013 135
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[9] 981 88
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[3] 944 70
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[2] 1228 118
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[13] 1260 111
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0 1246 96
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[5] 1166 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 877 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 956 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[11] 828 109
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[21] 1182 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 998 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 1054 85
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 1103 84
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 1086 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 935 132
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[4] 1189 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 875 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[9] 1023 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[3] 1032 127
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 882 132
set_location Controler_0/ADI_SPI_1/ss_n_0_sqmuxa_i_0_o2_RNIDCG41 1293 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 1089 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 1067 90
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 1098 81
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_0[10] 1194 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 1067 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[16] 897 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 996 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 1010 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[25] 916 79
set_location Controler_0/Reset_Controler_0/EXT_LMX2_Reset_N 1273 108
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[6] 1233 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[11] 865 102
set_location Controler_0/ADI_SPI_0/divider_enable_RNIU4K11 1227 90
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 951 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/update_middle 1080 123
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[5] 1315 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 1101 136
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[39] 993 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[38] 1047 126
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 896 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 987 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 919 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 937 76
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[26] 936 114
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 890 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 1066 127
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[3] 1273 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[19] 985 127
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[7] 1295 106
set_location Controler_0/gpio_controler_0/read_data_frame[8] 1204 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 865 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 952 70
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[7] 938 70
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 885 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 951 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 963 118
set_location Controler_0/ADI_SPI_1/addr_counter[3] 1324 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 1040 142
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[20] 1308 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 854 103
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1151 118
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1096 90
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIPFVG_0[0] 1177 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 899 88
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[11] 888 130
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 1350 105
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2] 1168 96
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 1349 105
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[5] 1167 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[29] 1016 114
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[29] 946 114
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[11] 1152 97
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[4] 1277 105
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[3] 1099 84
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.5.un107_inputs 1175 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK6V 1012 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 954 73
set_location Controler_0/gpio_controler_0/Outputs[12] 1129 103
set_location Controler_0/Command_Decoder_0/decode_vector[0] 1219 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 1069 81
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[14] 1313 105
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20] 1166 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[14] 989 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[16] 1050 130
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 1073 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[5] 990 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[10] 987 118
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[14] 650 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 1141 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 1043 81
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[5] 1003 117
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[3] 1062 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVN5D2[23] 1018 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 967 135
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[7] 1176 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[25] 796 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 1060 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m234 950 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[5] 1066 124
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[3] 1155 112
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[0] 1290 108
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 901 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 988 72
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_422_i 1285 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 1061 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[17] 1004 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[39] 1082 130
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[8] 1222 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[19] 984 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[9] 847 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[7] 975 115
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[5] 1174 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 1039 82
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11] 1163 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 861 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 1018 76
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 1099 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[0] 829 106
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[14] 1173 103
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[1] 1286 108
set_location Controler_0/Command_Decoder_0/counter[19] 1159 115
set_location Controler_0/Answer_Encoder_0/periph_data_2[13] 1273 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 984 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[14] 1208 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 972 130
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[9] 819 69
set_location Communication_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty 1032 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 961 70
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 1041 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 979 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 1054 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1105 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 939 82
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[20] 935 64
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[12] 1176 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[14] 1036 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[0] 973 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 1039 78
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[5] 1343 106
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11] 1107 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9] 843 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 1051 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 1006 79
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[26] 937 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[17] 1067 124
set_location Controler_0/gpio_controler_0/un7_read_signal 1231 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 851 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 1039 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 980 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[12] 993 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 990 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 942 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 1026 78
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[1] 1195 96
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[13] 1340 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 970 127
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[3] 1330 115
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[8] 1112 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[11] 944 115
set_location Controler_0/gpio_controler_0/Counter_PULSE[16] 1181 109
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1170 118
set_location Controler_0/gpio_controler_0/Outputs_8[0] 1137 105
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 870 133
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[10] 1150 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 958 130
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 971 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 966 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 908 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[5] 990 124
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 930 130
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[19] 963 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6SU82[2] 942 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m85 957 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 992 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6NC61[20] 976 126
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1147 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 926 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 858 81
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 961 99
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 1065 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[15] 982 115
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[4] 959 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_12_0_a2[3] 853 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 851 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 907 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[23] 730 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIVK2D2[14] 1035 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 966 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[0] 932 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1066 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 1056 78
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4_0_a2 1129 96
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 1076 141
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u_RNO 1183 117
set_location Controler_0/ADI_SPI_1/divider_enable_RNI1EQS 1306 96
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 912 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 1070 82
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 947 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[38] 1054 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 1015 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[18] 1073 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[6] 864 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 961 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 1139 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 971 70
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[9] 1094 85
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[23] 1187 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[20] 966 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 938 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[11] 851 99
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg 1166 112
set_location Controler_0/ADI_SPI_0/state_reg[2] 1231 97
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[14] 1354 112
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[1] 1319 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 960 133
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[12] 945 87
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1129 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 841 106
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_24_i 1230 96
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[10] 984 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 920 127
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[1] 1154 112
set_location Controler_0/ADI_SPI_0/addr_counter[16] 1265 91
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[4] 539 63
set_location Communication_0/Communication_CMD_MUX_0/Communication_vote_vector[2] 1033 85
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[11] 1284 106
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[14] 1344 111
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 969 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1059 109
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 1074 138
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[16] 801 91
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5 1145 111
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable37_4 1331 96
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[29] 970 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m148 1052 123
set_location Controler_0/ADI_SPI_0/write_read_buffer 1242 97
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7_RNILAH31 940 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m168 1076 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[15] 1079 127
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[22] 941 114
set_location Controler_0/Command_Decoder_0/counter[1] 1141 115
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 967 87
set_location Controler_0/gpio_controler_0/Outputs_8[4] 1128 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m134 954 117
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[24] 712 91
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[0] 1136 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 870 91
set_location Communication_0/Communication_ANW_MUX_0/state_reg_RNIFCVV[0] 1093 114
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38] 1089 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 933 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[1] 931 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 958 70
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[1] 1338 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[7] 997 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m225 1074 123
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[23] 1315 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[17] 1056 124
set_location Controler_0/ADI_SPI_0/rx_data_frame[6] 1279 118
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[6] 1224 117
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 949 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 910 82
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 1182 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 996 82
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34] 1098 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 871 90
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[11] 1154 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 951 69
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[33] 998 84
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[14] 1185 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 946 82
set_location Controler_0/Reset_Controler_0/read_data_frame_6[9] 1299 111
set_location Controler_0/Command_Decoder_0/counter[2] 1142 115
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[28] 1192 106
set_location Controler_0/gpio_controler_0/state_reg_ns_a2_0_1[0] 1254 108
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 1136 111
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[2] 884 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 948 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 1014 81
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 1057 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 852 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[32] 888 78
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[2] 1059 145
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[0] 1316 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 867 82
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[21] 895 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 1137 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[26] 962 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 908 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 1025 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[31] 991 130
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[4] 1276 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 906 91
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[6] 714 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 1139 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 847 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/REN_d1 1083 124
set_location Communication_0/Communication_Controler_0/communication_vote_vector7 1096 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 1127 127
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[3] 1170 97
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 1092 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 905 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 1067 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 886 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 1127 130
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[9] 1113 82
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2] 1015 84
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2_0_1[0] 1250 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 1128 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85[0] 995 69
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[14] 1277 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[31] 985 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[25] 1059 123
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 1016 138
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0] 1092 117
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[17] 1200 117
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 900 133
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[15] 1215 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 1034 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[19] 660 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[1] 986 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[21] 731 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[22] 909 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 1069 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE1F61[33] 1080 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m171 1051 126
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[14] 1141 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIKL581 1100 126
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[4] 1232 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 1068 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 926 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1025 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[24] 1025 127
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 948 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 910 70
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1148 118
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[4] 1331 109
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[7] 1292 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[15] 978 127
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1125 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 956 73
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[0] 1157 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 888 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 937 82
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[2] 1291 102
set_location Controler_0/REGISTERS_0/state_reg[5] 1241 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[21] 908 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 975 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[15] 996 114
set_location Controler_0/ADI_SPI_1/addr_counter[1] 1322 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[19] 1048 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4JA61[10] 1061 132
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 1044 145
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[0] 1316 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 971 133
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[4] 1210 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 852 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[33] 949 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 928 133
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[26] 794 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[16] 1206 118
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[30] 939 114
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_c1 909 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 1075 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1107 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 1029 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[7] 1027 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 1044 87
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[12] 1158 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOBF61[38] 947 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1093 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 1126 133
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII483[4] 1103 96
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[10] 1293 103
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[29] 961 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 892 88
set_location Controler_0/Reset_Controler_0/state_reg_ns[0] 1255 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[10] 988 118
set_location Controler_0/Answer_Encoder_0/periph_data_2[15] 1280 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 938 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 864 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[12] 728 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 1049 82
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 933 130
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0] 978 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICRA61[14] 1036 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[22] 969 117
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 889 132
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[16] 1177 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[23] 1008 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 956 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[16] 1055 130
set_location Controler_0/Answer_Encoder_0/periph_data[13] 1216 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 1062 84
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[14] 1293 106
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[12] 1190 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 833 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 997 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[28] 988 85
set_location Controler_0/ADI_SPI_0/addr_counter[11] 1260 91
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[12] 1341 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 941 91
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[12] 1287 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 967 84
set_location Controler_0/gpio_controler_0/SET_PULSE_1_sqmuxa 1253 102
set_location Controler_0/ADI_SPI_1/addr_counter[24] 1345 100
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[6] 1329 111
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10] 1173 97
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[14] 1222 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 1082 135
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9] 1081 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[22] 993 112
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[3] 1095 127
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.13.un147_inputs 1223 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[38] 889 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[8] 842 102
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[3] 883 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 968 118
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[2] 1168 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 855 103
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[19] 1044 78
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[6] 1189 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[7] 865 84
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 885 130
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10] 1112 118
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[11] 1338 109
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1127 97
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 948 90
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[13] 1231 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[39] 983 78
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[1] 957 82
set_location Controler_0/Command_Decoder_0/counter[17] 1157 115
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[5] 1275 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 869 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 915 73
set_location Controler_0/Command_Decoder_0/decode_vector_12_2dflt 1224 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[39] 956 124
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[1] 980 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 939 76
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[3] 1229 118
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[8] 960 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[1] 959 130
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2] 1105 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[19] 881 123
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2 1239 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[6] 973 115
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 1045 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 1024 91
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[25] 1176 91
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[27] 999 126
set_location Controler_0/ADI_SPI_0/data_counter[31] 1256 88
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_0 1080 81
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[13] 1216 112
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 895 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 862 85
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[5] 1332 115
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 884 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 991 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 1045 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[10] 870 102
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[8] 1168 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[30] 900 78
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[5] 1157 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 986 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 933 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[11] 847 99
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[3] 1311 109
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_WE_0_a2 885 108
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[0] 1285 109
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 1081 106
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[6] 1234 118
set_location Controler_0/ADI_SPI_1/rx_data_frame[6] 1278 118
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 1181 117
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[9] 954 87
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 881 132
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 881 133
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[6] 1214 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 948 126
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[6] 978 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISH2D2[13] 999 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 933 133
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 969 102
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[2] 1260 109
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 918 132
set_location Communication_0/Communication_Controler_0/m10 1252 114
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[5] 1227 118
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 968 102
set_location Controler_0/gpio_controler_0/Outputs_8[12] 1129 102
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[8] 880 129
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[2] 974 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII5F61[35] 938 123
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[2] 1205 97
set_location Controler_0/gpio_controler_0/Outputs_8[8] 1161 105
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1098 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m208 1075 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 968 135
set_location Controler_0/Answer_Encoder_0/cmd_CDb_2 1173 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[14] 993 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1110 124
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[4] 1013 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 979 76
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[2] 1203 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI3PU82[1] 936 126
set_location Controler_0/Answer_Encoder_0/cmd_ID[3] 1165 112
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12] 1158 96
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 903 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 1084 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 841 112
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[37] 1011 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[13] 986 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIETA61[15] 1031 132
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[13] 931 70
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[7] 1315 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[5] 992 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 945 79
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 1082 102
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1123 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 954 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[8] 1015 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[25] 1003 130
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[2] 1322 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[27] 950 117
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[1] 1269 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 971 136
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[0] 1206 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[24] 1058 127
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[13] 975 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[32] 992 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 941 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[11] 1069 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m108 1052 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 952 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 959 124
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 901 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 1013 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 912 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 936 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 1117 129
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[11] 1279 115
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 901 132
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[12] 1188 99
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[3] 1192 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 900 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 998 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[4] 950 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 993 79
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[6] 1140 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[0] 1072 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 1052 127
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1171 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[15] 1002 112
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 1033 139
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[5] 950 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 912 82
set_location Controler_0/Answer_Encoder_0/state_reg[0] 1158 112
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 1080 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 929 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[12] 1083 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[28] 955 127
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[15] 1355 112
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[5] 1314 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 919 84
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 1075 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 1030 82
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[30] 648 100
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8] 973 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 953 124
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[8] 1173 100
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28] 1134 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 1086 142
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 1085 103
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12] 1005 84
set_location Controler_0/ADI_SPI_1/addr_counter[2] 1323 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m91 960 117
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[9] 1338 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPH5D2[21] 1022 129
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[11] 1279 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[30] 987 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 923 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 950 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 932 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 1006 82
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24] 1128 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[21] 1007 115
set_location Communication_0/Communication_Controler_0/Communication_Vote_Number[1] 1248 115
set_location Controler_0/ADI_SPI_0/state_reg[4] 1225 97
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[6] 1333 115
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[22] 1126 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 997 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 965 133
set_location Controler_0/gpio_controler_0/read_data_frame[15] 1223 103
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[8] 652 99
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[2] 675 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[24] 979 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 975 85
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[5] 1272 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 1150 135
set_location Controler_0/gpio_controler_0/Counter_RF_Input 1223 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 993 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 908 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[5] 795 90
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[0] 1197 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[10] 846 99
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 1133 96
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[8] 1281 105
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse 1102 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[10] 864 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[4] 881 91
set_location Controler_0/ADI_SPI_0/busy 1235 97
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 1094 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 1034 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 1040 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 974 132
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[18] 995 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[14] 653 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 1138 130
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 1134 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m145 1065 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 901 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[37] 1048 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[1] 664 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m165 1068 123
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[14] 1002 117
set_location Controler_0/ADI_SPI_1/tx_data_buffer[0] 1277 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[12] 899 76
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_19 1338 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[38] 1008 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[2] 930 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 1052 82
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.0.un2_inputs 1183 99
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[12] 1201 99
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[0] 1240 99
set_location Controler_0/ADI_SPI_1/write_read_buffer 1288 97
set_location Controler_0/gpio_controler_0/PULSE_MASK[11] 1161 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 1141 129
set_location Controler_0/gpio_controler_0/Outputs[15] 1135 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[24] 985 85
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[20] 1124 82
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[9] 1317 109
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[8] 1296 115
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 956 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[2] 1056 130
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 1083 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[1] 829 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 1160 132
set_location Controler_0/ADI_SPI_1/tx_data_buffer[4] 1276 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 878 127
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[14] 1118 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 1074 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[14] 911 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 878 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 1013 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 828 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 912 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 986 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[36] 915 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m94 951 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 867 85
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[10] 998 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_pulse 723 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[10] 838 100
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 952 87
set_location Controler_0/Reset_Controler_0/read_data_frame[4] 1282 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 987 73
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[10] 1287 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB13D2[18] 996 123
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[5] 1185 115
set_location Controler_0/Command_Decoder_0/state_reg[7] 1209 112
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[12] 1266 112
set_location Controler_0/Answer_Encoder_0/state_reg[1] 1159 112
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1124 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 1118 130
set_location Controler_0/Answer_Encoder_0/periph_data_2[14] 1278 114
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[28] 988 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[7] 725 99
set_location Communication_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable 1096 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 960 135
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 919 132
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[3] 1190 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[7] 900 72
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 1055 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 911 133
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Other_Detect_RNO 971 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 863 85
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_2 954 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 974 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 1052 136
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[11] 1239 115
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[12] 1220 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[12] 865 109
set_location Controler_0/Reset_Controler_0/un1_state_reg_1 1260 105
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[16] 1211 118
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[1] 1184 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[23] 963 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 1071 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 1045 130
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[1] 1138 105
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_a2_0 1302 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 1114 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 977 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 987 70
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[12] 1204 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m88 961 123
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[14] 1174 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[10] 967 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[35] 1049 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[10] 968 85
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[0] 1012 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 977 85
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1150 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 946 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 1027 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 1086 136
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 970 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 1001 76
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[2] 1341 106
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 1134 111
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 902 126
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[4] 1317 103
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[23] 1184 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[16] 1018 118
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1 1191 118
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[14] 1171 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[16] 1016 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[23] 730 100
set_location Controler_0/Command_Decoder_0/state_reg[8] 1209 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1021 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[26] 1052 126
set_location Controler_0/ADI_SPI_0/counter[7] 1219 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m270_e 998 135
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[2] 1276 108
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_a2[0] 831 90
set_location Controler_0/ADI_SPI_1/rx_data_buffer[2] 1307 118
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 1063 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 877 126
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[7] 1148 100
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[7] 1300 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 990 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 926 84
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[1] 1167 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/Q[34] 1012 78
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[32] 1164 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 1005 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2R5D2[24] 1030 126
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[7] 972 114
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[1] 1269 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 958 136
set_location Controler_0/ADI_SPI_1/addr_counter[13] 1334 100
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[7] 975 114
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 962 99
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 952 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 905 124
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[2] 1086 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1101 124
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[8] 1218 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[39] 890 75
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 954 100
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[11] 1236 96
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[0] 655 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[3] 895 73
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[14] 1174 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241_0 1089 123
set_location Controler_0/ADI_SPI_0/rx_data_frame[0] 1271 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[10] 1058 129
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[36] 1146 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 954 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[17] 921 78
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[9] 1026 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[9] 1079 130
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[0] 1143 102
set_location Controler_0/Answer_Encoder_0/periph_data[4] 1224 111
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[2] 1268 99
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[5] 832 90
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[6] 1110 82
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 1028 136
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[15] 937 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 1159 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 1081 136
set_location Controler_0/ADI_SPI_1/addr_counter[29] 1350 100
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[10] 1264 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[2] 1021 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 975 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 1045 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 859 85
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[20] 1176 111
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[25] 971 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 1063 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 1006 133
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[12] 1221 105
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[2] 1060 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 1004 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 926 126
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[2] 1106 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 961 75
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[8] 1332 111
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[14] 986 88
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 871 132
set_location Communication_0/Communication_Controler_0/state_reg_RNO[4] 1254 111
set_location Controler_0/gpio_controler_0/SET_PULSE_1_sqmuxa_1_i 1199 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 864 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[12] 994 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 906 72
set_location Controler_0/ADI_SPI_0/addr_counter[3] 1252 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[29] 662 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 960 72
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[13] 1222 115
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[11] 1175 106
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[9] 1287 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 917 130
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[1] 1328 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 872 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIQSHP 1115 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto8 1042 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/update_middle 1053 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[22] 943 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 918 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIM5B61[19] 1036 129
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 1014 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un3_almostfulli_assertlto3 853 105
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[0] 1103 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[6] 713 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/REN_d1_RNIR6101 893 84
set_location Controler_0/gpio_controler_0/un15_read_signal_1_0 1230 102
set_location Controler_0/gpio_controler_0/state_reg_RNO[2] 1252 108
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[11] 1023 81
set_location Communication_0/Communication_Controler_0/state_reg_ns_i_a2[5] 1252 111
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[12] 1288 105
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2_i 1238 108
set_location Controler_0/gpio_controler_0/state_reg_RNO[4] 1248 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m65 948 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8PC61[21] 1035 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 911 88
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[1] 1191 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[17] 919 129
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 926 108
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 1068 139
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[0] 1184 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[20] 907 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[22] 1062 129
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[13] 1213 100
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[2] 1081 82
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast[7] 830 91
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[2] 1016 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[39] 1078 124
set_location Controler_0/Command_Decoder_0/decode_vector[7] 1232 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 937 79
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[13] 1155 103
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 1050 144
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_i_0_a2[0] 1023 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[9] 908 73
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_sn_m2 984 78
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIFL97[10] 1061 138
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 971 102
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[31] 979 84
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING 1197 100
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9] 1154 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[5] 995 118
set_location Controler_0/ADI_SPI_0/addr_counter[18] 1267 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[22] 663 99
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_3[0] 1062 141
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/FTDI_nOE_o_0_a3 844 90
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[11] 944 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 1001 70
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[22] 1185 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 1119 133
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNI7INJ 1348 105
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[15] 1268 111
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[9] 1097 81
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[8] 652 100
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[3] 1098 85
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[9] 1064 138
set_location Controler_0/Answer_Encoder_0/un1_cd_enable_cmd_i_o2 1152 111
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[3] 1194 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIQDF61[39] 1082 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[36] 1079 124
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 1136 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[3] 954 127
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[3] 1267 99
set_location Controler_0/gpio_controler_0/Outputs[11] 1159 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 966 69
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[4] 649 99
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[28] 1132 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[13] 843 106
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[11] 1154 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r 852 88
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI19NT[6] 1184 111
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[4] 889 129
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13] 1146 99
set_location Controler_0/Command_Decoder_0/decode_vector_RNIJO9C[8] 1259 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 1004 69
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27] 1171 90
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 1091 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/re_set 721 100
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[16] 1226 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid_RNILOT71 1086 123
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[1] 1289 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m188 1050 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[34] 1088 129
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 1015 138
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[10] 842 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 1031 76
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[7] 1217 118
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[17] 1016 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 965 73
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[23] 1187 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 930 85
set_location Controler_0/gpio_controler_0/un15_read_signal 1229 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[7] 960 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 990 72
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 1081 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[27] 1044 130
set_location Controler_0/Answer_Encoder_0/periph_data_9[13] 1272 111
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_a2 1288 96
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[18] 1015 70
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[1] 956 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 1005 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 841 87
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1099 97
set_location Controler_0/ADI_SPI_0/data_counter[4] 1229 88
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[6] 1203 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[11] 992 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 999 136
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[24] 712 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 988 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m10_1 1101 126
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[1] 1149 102
set_location Controler_0/Answer_Encoder_0/periph_data[5] 1228 111
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32] 1102 117
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[2] 1206 106
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[11] 829 63
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[4] 1277 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 1050 79
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.6.un112_inputs 1220 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[34] 1013 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[5] 992 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 1029 76
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[4] 1189 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[26] 1042 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[14] 901 78
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[1] 1336 118
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1 1102 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI816D2[26] 1000 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[22] 902 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1063 109
set_location Controler_0/Command_Decoder_0/decode_vector_12_1dflt_0 1217 108
set_location Controler_0/gpio_controler_0/PULSE_MASK[4] 1133 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1100 124
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[12] 1339 109
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 972 90
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[4] 1282 106
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[23] 995 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[18] 709 91
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1 1132 97
set_location Communication_0/USB_3_Protocol_0/Synchronizer_0/Chain[1] 1222 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 1048 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 1080 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 1146 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 1070 90
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[1] 1182 102
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[2] 1156 112
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 1036 139
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.14.un72_inputs 1171 102
set_location Controler_0/Answer_Encoder_0/cmd_ID[1] 1167 112
set_location Controler_0/ADI_SPI_0/counter[6] 1218 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m105 1063 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIRHV82[9] 1021 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 1010 75
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[1] 973 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4E7C1[1] 944 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 890 88
set_location Controler_0/ADI_SPI_1/sdio_cl_2_i_a2_0_0 1300 96
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 919 133
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[11] 983 88
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 926 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 1059 79
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[8] 1196 99
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[10] 1254 99
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 1091 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[10] 863 88
set_location Controler_0/gpio_controler_0/un36_write_signal_1 1252 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[2] 729 99
set_location Controler_0/gpio_controler_0/PULSE_MASK[13] 1150 103
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI9BFP[3] 1186 111
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[2] 1211 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[1] 1073 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 973 136
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[5] 1253 99
set_location Controler_0/Command_Decoder_0/state_reg_RNO[5] 1207 111
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 1011 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 1080 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[27] 1045 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[38] 1003 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 1017 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 1053 85
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_RNO 1228 99
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[2] 1192 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOBF61[38] 1058 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 875 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 908 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[21] 1006 111
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[4] 1335 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 1100 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 1005 82
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1174 118
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[15] 1131 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG3F61[34] 1087 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[21] 1051 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m85 1056 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[18] 1013 118
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[25] 969 114
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_RNO[0] 1122 84
set_location Controler_0/REGISTERS_0/state_reg[2] 1265 112
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg[0] 1027 118
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 1359 108
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[8] 974 81
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[2] 1291 103
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 1074 142
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_2_0 1251 102
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[16] 1226 112
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.11.un137_inputs 1177 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[8] 968 129
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_a2_0_a2[6] 1027 117
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_13 1337 102
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 963 103
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 883 133
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[9] 1215 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[12] 987 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[3] 1002 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 966 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 981 84
set_location Controler_0/ADI_SPI_0/sdio_1 1237 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[27] 953 118
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[19] 1183 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 922 91
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[19] 676 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 964 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 918 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 1060 79
set_location Controler_0/ADI_SPI_0/tx_data_buffer[5] 1236 100
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[14] 1209 118
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[1] 1061 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[11] 994 112
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z[4] 839 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIUA95[4] 978 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[13] 880 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 1158 135
set_location Communication_0/Communication_CMD_MUX_0/state_reg_RNII657[0] 1012 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[2] 935 79
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 951 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 972 138
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[3] 1342 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 939 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 1052 85
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 876 129
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_16 1336 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[27] 1013 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 889 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 876 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 888 84
set_location Controler_0/gpio_controler_0/un40_write_signal_2_0 1241 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 877 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 1075 81
set_location Communication_0/Communication_Controler_0/read_data_frame_5[0] 1257 114
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[4] 1186 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 1125 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 997 79
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 1102 84
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[29] 498 63
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[26] 981 70
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[26] 718 63
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[13] 1299 105
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2 1174 114
set_location Controler_0/ADI_SPI_0/addr_counter[1] 1250 91
set_location Controler_0/Command_Decoder_0/state_reg[6] 1203 112
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1126 97
set_location Controler_0/ADI_SPI_1/sdio_1_sqmuxa_0_a2 1298 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_o2 1046 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIG4BQ 938 129
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[15] 1221 115
set_location Controler_0/ADI_SPI_0/addr_counter[30] 1279 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1107 127
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1172 118
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[10] 926 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 864 124
set_location Controler_0/gpio_controler_0/PULSE_MASK[5] 1145 106
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[8] 997 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 917 84
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[1] 961 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 1078 82
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[1] 1195 115
set_location Controler_0/REGISTERS_0/state_reg_ns_a2_0_1[0] 1245 108
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[3] 1203 111
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 1088 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 916 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 1122 133
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1168 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 1051 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 856 106
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[8] 1236 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 997 72
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[23] 817 69
set_location Controler_0/ADI_SPI_1/rx_data_buffer[1] 1300 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 852 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[25] 952 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[7] 1005 112
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[1] 1222 99
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[0] 1225 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 901 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 1143 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 837 112
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx 1018 139
set_location Communication_0/Communication_ANW_MUX_0/Fifo_Full_u_1 1095 114
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[24] 1182 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/Q[24] 711 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1084 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[13] 1006 118
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[13] 1006 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 915 133
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 877 133
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27] 1115 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 964 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 1095 135
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_0 1223 108
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[15] 1345 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK7F61[36] 1090 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 841 88
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNISIVG[4] 1256 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 1037 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 992 72
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[0] 1178 100
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[2] 1198 97
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[5] 1102 82
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[19] 1183 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 999 72
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[7] 1294 118
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[14] 1173 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 997 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1029 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[11] 985 111
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[13] 1201 118
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[15] 1204 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIM83S1 1096 126
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 915 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 944 130
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 1046 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 968 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[7] 848 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[12] 1050 124
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[0] 1049 139
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 900 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[9] 981 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[3] 880 91
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.8.un42_inputs 1168 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[29] 963 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[8] 1077 124
set_location Controler_0/Command_Decoder_0/cmd_CDb 1177 97
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[22] 994 88
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 882 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 973 135
set_location Controler_0/ADI_SPI_0/rx_data_frame[7] 1277 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m228 981 129
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[17] 1200 118
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[4] 1230 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 936 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 987 79
set_location Controler_0/ADI_SPI_0/addr_counter[23] 1272 91
set_location Controler_0/Answer_Encoder_0/periph_data_9[15] 1275 111
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_indicator.fifo_write_9_1 1099 105
set_location Controler_0/Command_Decoder_0/un1_decode_vector12_1_o4 1220 108
set_location Controler_0/Command_Decoder_0/cmd_ID[6] 1172 91
set_location Controler_0/Reset_Controler_0/EXT_HMC_Reset_N 1261 96
set_location Controler_0/ADI_SPI_1/data_counter[8] 1293 100
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[29] 680 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 1069 85
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[1] 1177 102
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[25] 1129 82
set_location Controler_0/gpio_controler_0/PULSE_MASK[12] 1132 103
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[3] 840 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 1051 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[4] 1011 117
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[0] 1199 115
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[20] 1166 91
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[13] 1117 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQ8EJ[0] 1038 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[33] 1081 129
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[8] 1271 115
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27] 1169 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 930 126
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[3] 1251 115
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[6] 1153 100
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 1047 144
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[14] 1282 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1060 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1112 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 856 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 847 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[32] 888 79
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[6] 1289 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG1D61[25] 1009 129
set_location Controler_0/ADI_SPI_1/data_counter[31] 1316 100
set_location Controler_0/ADI_SPI_0/data_counter[9] 1234 88
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[13] 1304 108
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[14] 1169 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[35] 956 117
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[17] 1121 82
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[15] 1213 102
set_location Controler_0/ADI_SPI_1/rx_data_frame[1] 1280 118
set_location Controler_0/gpio_controler_0/CLEAR_PULSE 1198 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[6] 1075 130
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[11] 938 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 851 102
set_location Controler_0/ADI_SPI_1/data_counter[29] 1314 100
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1] 1091 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 973 130
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 928 129
set_location Controler_0/ADI_SPI_0/un1_state_reg_11_i_0 1235 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[7] 1005 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 980 135
set_location Controler_0/Answer_Encoder_0/periph_data_7[10] 1285 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNINO6V 1095 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 918 73
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[9] 1294 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 940 75
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[8] 946 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[9] 998 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE43D2[19] 998 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid 898 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 853 100
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[6] 1092 85
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[7] 1228 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 1008 84
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[17] 1353 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 1072 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[29] 952 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_2 864 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 953 70
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1139 115
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[21] 1309 111
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[11] 929 70
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[12] 1190 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 930 133
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[15] 1223 112
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[18] 1184 91
set_location Controler_0/ADI_SPI_0/data_counter[3] 1228 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[8] 968 130
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[3] 1191 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[18] 1017 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 878 126
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.12.un62_inputs 1194 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 960 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[25] 1004 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 977 84
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[1] 1105 82
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29] 1170 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 1032 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 1011 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 941 72
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[30] 1134 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 1009 82
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[9] 1294 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 1045 78
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[14] 1293 105
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[3] 1082 82
set_location Controler_0/Command_Decoder_0/counter[5] 1145 115
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[7] 1235 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 921 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[18] 1007 124
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[1] 1209 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[8] 1014 117
set_location Controler_0/ADI_SPI_0/data_counter[7] 1232 88
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[19] 1212 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 1088 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[26] 971 130
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[6] 1059 73
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 1096 105
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22] 1138 117
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 1098 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[13] 1042 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1097 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][11] 864 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 917 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1099 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 899 127
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 1085 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 859 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 963 133
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 1056 138
set_location Controler_0/ADI_SPI_1/assert_data_3_0_a2 1304 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r4_0_a2 721 99
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[17] 1225 112
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[0] 1307 111
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[5] 977 88
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[14] 1220 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 937 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[13] 906 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[4] 854 99
set_location Controler_0/Command_Decoder_0/counter[4] 1144 115
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4] 1159 96
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[27] 476 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 1040 133
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[24] 960 114
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33] 1103 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 1049 85
set_location Controler_0/ADI_SPI_1/counter[1] 1320 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 946 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 1097 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[27] 999 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 902 88
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[10] 1238 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 912 81
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[4] 1266 99
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[2] 1206 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 1046 84
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[6] 1014 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 971 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 947 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 988 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[26] 962 130
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[13] 1260 112
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[1] 1231 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 938 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1028 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 881 85
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/state_reg_ns_0[4] 1024 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m185 1065 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 939 85
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 1117 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 1076 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 947 130
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[19] 1017 70
set_location Controler_0/ADI_SPI_0/addr_counter[2] 1251 91
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[1] 950 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[8] 864 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[10] 1058 130
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 1080 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 1025 73
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[12] 674 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 918 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNI1K821 1102 126
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk 1192 118
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 1102 90
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[9] 1165 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 970 133
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[14] 1148 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_63_i 1094 126
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[6] 1307 108
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[6] 1314 109
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[16] 1206 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 1002 132
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[12] 1001 84
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[1] 1328 111
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.5.un27_inputs 1171 99
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[8] 1165 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[11] 1069 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[4] 1016 117
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 884 129
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[23] 1010 84
set_location Controler_0/ADI_SPI_1/data_counter[19] 1304 100
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[12] 1266 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[28] 898 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 1039 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI6KOC1[0] 911 123
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[0] 1185 99
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1102 97
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 1023 136
set_location Controler_0/gpio_controler_0/read_data_frame[12] 1211 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 984 124
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_18 1262 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 965 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_update_dout_0 1052 108
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 1082 139
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[10] 966 84
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[1] 977 114
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[3] 1208 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[11] 1219 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI13EC1 1036 87
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIT8O2[0] 1059 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 1071 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1098 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m68 971 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 864 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 996 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[11] 896 123
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_3 1249 105
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 1081 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 1026 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[34] 1017 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 1095 139
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[1] 1205 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 996 69
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[14] 1213 112
set_location Controler_0/ADI_SPI_0/sdio_cl_2_i_a2_0_0 1230 90
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[20] 1308 111
set_location Controler_0/Command_Decoder_0/counter[18] 1158 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_valid 1080 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[17] 1031 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 971 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 906 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 879 84
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[3] 1288 103
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_16 1268 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[15] 1002 111
set_location Controler_0/gpio_controler_0/un40_write_signal 1240 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[9] 849 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 1000 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 919 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO_1[0] 817 111
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 903 132
set_location Controler_0/ADI_SPI_0/rx_data_buffer[5] 1269 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[16] 897 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[12] 871 103
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[13] 1220 102
set_location Controler_0/Answer_Encoder_0/state_reg[4] 1162 112
set_location Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0] 1167 111
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_2 1174 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 944 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 928 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 905 82
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[5] 1278 106
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[3] 1294 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m194 968 123
set_location Controler_0/gpio_controler_0/un11_read_signal_4 1247 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 1047 127
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[20] 972 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 939 75
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[4] 979 78
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[8] 1309 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1087 123
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[4] 983 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 1007 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set 889 85
set_location Controler_0/ADI_SPI_1/rx_data_buffer[3] 1299 118
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[0] 1311 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISH2D2[13] 1041 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1106 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 933 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 913 91
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25] 1084 118
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1146 118
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1100 97
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 1052 138
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2K73[0] 1105 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIOEV82[8] 1007 129
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[18] 991 75
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/un1_state_reg_4_i_a2 999 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 900 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 964 70
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[11] 1319 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 1045 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 918 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[28] 1007 127
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15] 1142 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI816D2[26] 1024 129
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_c1 1059 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 1041 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 1035 136
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[4] 1313 102
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 1055 142
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1096 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[13] 866 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[28] 937 124
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[17] 1181 106
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[2] 1093 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 1030 142
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[10] 1263 108
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[14] 1005 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 998 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[27] 950 118
set_location Controler_0/ADI_SPI_1/divider_enable_RNI29DG 1303 96
set_location Controler_0/ADI_SPI_1/addr_counter[21] 1342 100
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[13] 1219 102
set_location Controler_0/REGISTERS_0/state_reg_RNO[4] 1236 108
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 975 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 1052 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 911 130
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 1087 85
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Last_Byte 1067 145
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 997 73
set_location Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2 1232 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[23] 1019 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 913 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 996 73
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2[4] 1257 108
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[5] 1315 102
set_location Controler_0/Answer_Encoder_0/periph_data_9[14] 1272 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 1047 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 869 88
set_location Controler_0/ADI_SPI_0/data_counter[2] 1227 88
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[20] 1176 112
set_location Controler_0/gpio_controler_0/Outputs_8[7] 1152 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 852 105
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 1084 87
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[19] 1314 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 1006 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 957 72
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[5] 1181 102
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 921 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 1075 82
set_location Controler_0/Reset_Controler_0/read_data_frame_6[0] 1309 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 995 73
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[11] 1286 111
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 900 129
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Last_Byte 902 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 888 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 1042 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2_5 1053 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[2] 729 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1085 123
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1 1097 115
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25] 1179 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[2] 1192 115
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[19] 1212 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 1114 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 1033 76
set_location Controler_0/Answer_Encoder_0/state_reg[2] 1153 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1094 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[39] 1078 123
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[7] 1168 103
set_location Controler_0/ADI_SPI_1/counter[5] 1324 97
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[0] 948 82
set_location Controler_0/ADI_SPI_1/addr_counter[14] 1335 100
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 880 133
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[19] 991 88
set_location Controler_0/Reset_Controler_0/read_data_frame[2] 1283 109
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[2] 1230 118
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[11] 1115 82
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 1104 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[21] 1021 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[3] 1002 115
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[4] 907 130
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[7] 1245 115
set_location Controler_0/ADI_SPI_0/state_reg[3] 1230 97
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39] 1096 118
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[8] 1318 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_8_0_a2[7] 846 102
set_location Controler_0/gpio_controler_0/Outputs_8[3] 1148 105
set_location Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4] 1270 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 926 133
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 950 99
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 1054 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[31] 1041 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 1143 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[10] 1022 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[39] 946 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[4] 900 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 1007 72
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[15] 914 79
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[3] 975 88
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[28] 1000 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 913 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[35] 956 118
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[13] 1218 102
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 891 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1058 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 895 72
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 1052 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 895 91
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[31] 975 70
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[12] 1238 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 1042 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 911 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[7] 861 106
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_fast_RNO[7] 830 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m88 1057 123
set_location Controler_0/Reset_Controler_0/read_data_frame[1] 1290 112
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit 1193 118
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[22] 1311 112
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[12] 1238 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1067 109
set_location Controler_0/gpio_controler_0/Counter_PULSE[22] 1187 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 865 88
set_location Controler_0/gpio_controler_0/Outputs[5] 1140 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m12 1092 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 972 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 841 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 855 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 859 100
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 1043 138
set_location Controler_0/Reset_Controler_0/state_reg[5] 1255 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 1037 79
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[16] 1189 103
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[6] 1239 99
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[5] 1109 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 1143 130
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[15] 1274 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/re_set 1020 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 964 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[27] 1032 130
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1166 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[22] 993 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 1064 82
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[8] 1229 115
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[15] 1345 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 900 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1062 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK7F61[36] 936 123
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[9] 1157 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3HD32 1044 108
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_6[0] 894 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 834 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 1123 133
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[13] 1217 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICM7C1[5] 983 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 924 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 967 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 886 84
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[7] 1179 106
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[11] 1339 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[0] 837 111
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[8] 1102 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 930 78
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[3] 1275 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 1074 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1069 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[12] 967 124
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[6] 1234 106
set_location Controler_0/gpio_controler_0/Outputs_8_2[6] 1158 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1108 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 1073 85
set_location Controler_0/Command_Decoder_0/counter[10] 1150 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 1076 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIMN0L2 1014 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[13] 844 106
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 923 132
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[9] 1291 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 1012 82
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[8] 1316 109
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_31_RNI42UO 1197 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1058 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE1F61[33] 943 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 920 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 1077 82
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 873 132
set_location Communication_0/Communication_Controler_0/communication_vote_vector6 1097 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[15] 968 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 1042 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF 947 129
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[14] 1341 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 936 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r 851 106
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[38] 1147 97
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 1075 141
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26] 1080 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[14] 901 79
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[5] 1164 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 1014 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 904 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 956 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[36] 949 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 896 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGVA61[16] 977 123
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 1071 139
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[13] 1212 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 940 72
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16] 1177 90
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_3_0[6] 1226 108
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 1088 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 998 82
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[15] 1342 115
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[9] 1237 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1[0] 912 69
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[0] 1086 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[0] 978 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1070 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 937 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 1127 132
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23] 1085 117
set_location Controler_0/gpio_controler_0/Outputs_8_2[7] 1154 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1025 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 938 90
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[12] 1240 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 854 81
set_location Communication_0/Communication_Controler_0/state_reg[5] 1253 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[8] 836 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1027 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 1142 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 990 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m265_e 1121 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[37] 919 75
set_location Communication_0/Communication_Switch_0/DataFifo_RD_u 1093 129
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[0] 1219 111
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_9 1297 108
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[5] 1175 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 899 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[9] 886 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 959 136
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5] 1088 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 888 81
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 898 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[16] 966 118
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[1] 1196 97
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 1105 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[22] 663 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 990 78
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[6] 1227 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[5] 882 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m134 1050 126
set_location Controler_0/gpio_controler_0/Outputs[0] 1137 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 992 139
set_location Controler_0/gpio_controler_0/PULSE_LENGTH_0_10 1195 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 940 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[11] 843 100
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[12] 1223 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[14] 1055 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 887 87
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[7] 1245 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 1069 135
set_location Controler_0/Command_Decoder_0/state_reg_ns_0[6] 1207 108
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 888 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 907 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 1047 135
set_location Controler_0/ADI_SPI_1/addr_counter[25] 1346 100
set_location Communication_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable 1092 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 931 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 863 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[24] 711 91
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[4] 1200 102
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_i_0 1170 111
set_location Controler_0/ADI_SPI_1/data_counter[20] 1305 100
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[7] 1289 106
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[30] 1194 106
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 874 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 1058 79
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3] 1166 97
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26] 1185 91
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[10] 1190 102
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 1098 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 909 91
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[8] 1005 114
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNIBL361[2] 1011 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 940 84
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[1] 1235 118
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[17] 1183 91
set_location Controler_0/ADI_SPI_0/tx_data_buffer[7] 1241 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 972 132
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[21] 1182 97
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[2] 1188 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[9] 998 112
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 907 132
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[28] 828 63
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[2] 1266 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 1077 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1103 123
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNI5ET91 1189 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 1007 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI2O2D2[15] 973 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 935 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[31] 991 115
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 906 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[32] 992 123
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_14 1281 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 858 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 1039 136
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[9] 1213 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[15] 967 118
set_location Controler_0/Reset_Controler_0/state_reg[4] 1249 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[17] 661 100
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 1060 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 1040 79
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 902 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[13] 970 124
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[2] 1209 99
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4] 1104 118
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[7] 1336 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 922 126
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[2] 1203 99
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38] 1147 96
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 890 132
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n2 904 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 1063 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1026 124
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 897 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 978 118
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[5] 1233 106
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[0] 1056 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 916 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 1079 82
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34] 1140 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1031 124
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[15] 1306 111
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[13] 1240 97
set_location Controler_0/ADI_SPI_0/addr_counter[24] 1273 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 1038 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 881 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 934 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 1001 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 869 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 917 124
set_location Controler_0/ADI_SPI_0/tx_data_buffer[6] 1239 100
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 1083 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[35] 1050 127
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 946 109
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1114 91
set_location Controler_0/gpio_controler_0/un3_write_signal_1 1239 102
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[3] 1058 73
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 1180 117
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[15] 1011 84
set_location Controler_0/gpio_controler_0/Outputs_8_2[10] 1149 105
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[9] 1336 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 888 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 1033 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 932 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 1142 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 1038 85
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO_1 1213 108
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[4] 1232 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 932 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid_RNI0QDA1 895 84
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_0 1286 96
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0dflt 1208 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 921 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 896 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 936 85
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[12] 953 88
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1122 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[28] 955 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1065 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 1064 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 962 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 1064 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[1] 858 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 1133 133
set_location Controler_0/gpio_controler_0/Outputs[10] 1147 106
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[2] 1322 112
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set 1131 97
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11] 1152 96
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 927 108
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[4] 1058 145
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[9] 1337 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 954 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[34] 940 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[22] 962 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RE_d1 920 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 970 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIHED11 1012 123
set_location Controler_0/SPI_LMX_0/spi_master_0/state[1] 1355 109
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 969 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 1026 142
set_location Controler_0/Command_Decoder_0/decode_vector_RNIGL9C[5] 1204 111
set_location Controler_0/gpio_controler_0/Outputs[1] 1129 106
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[7] 1033 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 1046 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m3 1118 126
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 896 127
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII4CE1[0] 1160 117
set_location Controler_0/Answer_Encoder_0/periph_data_0[1] 1280 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[29] 947 115
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 895 126
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[1] 1187 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 960 70
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[13] 1155 100
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 1121 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 996 76
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[3] 1107 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[39] 997 69
set_location Controler_0/ADI_SPI_1/data_counter[10] 1295 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 866 82
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 908 126
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[19] 1314 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 1116 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 821 109
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[3] 1000 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 932 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIO1LF 1146 135
set_location Controler_0/Reset_Controler_0/un1_write_signal_1_3 1263 105
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIT8O2[0] 882 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 1129 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 980 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 949 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[11] 839 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 906 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 984 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO[0] 830 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 928 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 839 106
set_location Controler_0/Answer_Encoder_0/state_reg_RNI5E7S[0] 1155 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[14] 907 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[13] 909 76
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[8] 1306 108
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35] 1095 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 978 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 1123 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[16] 994 85
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[5] 1067 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 908 82
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2 1242 108
set_location Controler_0/Reset_Controler_0/read_data_frame[12] 1293 112
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 1044 138
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[3] 1054 139
set_location Controler_0/Answer_Encoder_0/periph_data_3[6] 1285 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1059 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 901 123
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1128 111
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[2] 1290 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 1074 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[13] 1069 127
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[20] 816 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 990 133
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 1044 144
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37] 1151 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r4_0_a2 1018 114
set_location Controler_0/gpio_controler_0/PULSE_MASK[3] 1144 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1022 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[37] 957 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1066 117
set_location Controler_0/Command_Decoder_0/decode_vector[4] 1234 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 867 123
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[18] 718 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 1076 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 981 133
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_RNO 1197 99
set_location Controler_0/Answer_Encoder_0/periph_data_1[4] 1294 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 932 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 1003 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[38] 1053 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 826 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[19] 660 100
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[12] 1106 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 955 75
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[1] 1095 85
set_location Controler_0/ADI_SPI_1/addr_counter[19] 1340 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][12] 873 103
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIAT661[4] 1179 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 963 132
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_1 1210 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[36] 975 79
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 1075 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 1035 142
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 943 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 1162 136
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[1] 1196 118
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[4] 1097 82
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 978 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[13] 909 75
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[26] 794 90
set_location Controler_0/gpio_controler_0/Outputs_8_2_1[12] 1138 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 966 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 993 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 858 91
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[6] 1305 106
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[14] 1167 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 969 73
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[7] 1267 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 910 124
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[14] 1218 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 1005 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 979 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 1158 132
set_location Controler_0/ADI_SPI_1/rx_data_frame[2] 1303 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 1030 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[23] 1018 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[9] 1076 129
set_location Controler_0/Reset_Controler_0/state_reg[3] 1250 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 972 139
set_location Controler_0/gpio_controler_0/un8_write_signal_1 1250 102
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[4] 1057 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 967 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 931 85
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[7] 985 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII5F61[35] 1034 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[8] 840 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 932 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 1005 85
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1094 97
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[23] 1318 112
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[16] 987 75
set_location Controler_0/gpio_controler_0/Counter_PULSE[2] 1167 109
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[11] 1212 117
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 886 132
set_location Controler_0/ADI_SPI_0/data_counter[1] 1226 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 1043 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[35] 921 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 935 90
set_location Controler_0/gpio_controler_0/un23_read_signal 1227 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 952 136
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[31] 967 114
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[21] 972 84
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[8] 1172 99
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 1092 138
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 1097 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[27] 1014 114
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_5_0_0_m2_0_a2 1354 108
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[2] 1211 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[5] 960 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 1056 88
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[1] 1265 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 853 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[19] 1053 130
set_location Controler_0/Command_Decoder_0/Not_Decode_Value 1221 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[21] 879 123
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[13] 1221 111
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 1078 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 1125 127
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[19] 1205 115
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 894 126
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_o2 1299 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 1041 88
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1169 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[32] 968 124
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[5] 1234 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/re_set_RNO 1009 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1048 115
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_17 1261 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[23] 894 79
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[7] 1297 105
set_location Controler_0/Reset_Controler_0/read_data_frame[11] 1298 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 872 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 866 124
set_location Controler_0/gpio_controler_0/Counter_PULSE[12] 1177 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 944 76
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_i_0 1242 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1057 118
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1 1097 114
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[2] 1264 99
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[14] 1282 112
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[10] 1213 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 1082 136
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT 1274 103
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[9] 1287 108
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 1110 84
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 1078 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[15] 914 78
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17 1236 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 872 103
set_location Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0] 1163 111
set_location Controler_0/ADI_SPI_0/data_counter[6] 1231 88
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[1] 1194 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[1] 863 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid 1086 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1038 118
set_location Controler_0/ADI_SPI_0/counter_3[4] 1213 87
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[10] 1244 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 1037 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 844 70
set_location Controler_0/gpio_controler_0/Outputs_1_sqmuxa_1_i 1157 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[4] 1016 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 1163 133
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31] 1131 118
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[13] 1301 106
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[22] 1176 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[1] 1231 118
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[4] 1197 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPE2D2[12] 1030 129
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5] 1147 99
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[2] 1253 115
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[15] 982 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 897 91
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[5] 1284 111
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1094 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[21] 968 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 1036 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 1017 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 914 133
set_location Controler_0/Answer_Encoder_0/state_reg_ns[2] 1153 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 1049 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 869 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO_0 867 108
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[26] 1178 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 919 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 832 70
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[11] 1182 99
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 962 103
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[0] 1293 108
set_location Controler_0/gpio_controler_0/Outputs[2] 1153 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[31] 1083 126
set_location Controler_0/Answer_Encoder_0/periph_data_7[4] 1286 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 1032 78
set_location Controler_0/gpio_controler_0/Inputs_Last[13] 1216 100
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[4] 1202 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8] 846 103
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[15] 987 88
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[28] 710 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[29] 970 85
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 965 99
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[16] 1008 70
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 1039 138
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 1070 141
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 1089 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[16] 1014 127
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 1087 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 914 91
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 1029 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIEI291 1088 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[11] 851 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 864 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[24] 924 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[33] 898 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_8 845 105
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 895 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIP8GL1 939 81
set_location Controler_0/gpio_controler_0/Outputs_8[15] 1135 105
set_location Controler_0/gpio_controler_0/Outputs[6] 1158 103
set_location Controler_0/gpio_controler_0/Outputs_8_2[9] 1135 102
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[12] 895 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[23] 979 82
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36] 1136 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 948 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[12] 1046 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 1045 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 1055 136
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[12] 1176 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[16] 961 117
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[5] 1320 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 849 109
set_location Communication_0/USB_3_Protocol_0/Synchronizer_0/Chain[0] 1349 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIEQ85[0] 894 69
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[12] 1235 100
set_location Controler_0/ADI_SPI_0/rx_data_buffer[7] 1270 118
set_location Controler_0/ADI_SPI_1/addr_counter[28] 1349 100
set_location Communication_0/Communication_Controler_0/state_reg[0] 1252 112
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 1060 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 1020 76
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_1_sqmuxa_1_i 1261 105
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[2] 1189 114
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_0 1301 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 1070 85
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[20] 982 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/fifo_valid 890 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 1000 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 1061 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 908 72
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT_1_sqmuxa_i 1262 105
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 907 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[27] 976 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1072 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1078 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1028 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[29] 967 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[23] 894 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[33] 958 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[17] 1000 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 906 82
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer_Valid 835 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI0MU82[0] 986 129
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[3] 1202 99
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 927 129
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7] 993 78
set_location Controler_0/Command_Decoder_0/counter[11] 1151 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 921 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 915 124
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[8] 1281 106
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[10] 1265 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m71 961 129
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[37] 1148 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 1073 82
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 1017 136
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 1179 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[14] 916 126
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1173 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 927 133
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_o2[1] 1196 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 889 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 1108 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 963 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 899 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 961 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 1065 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 952 73
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_state_reg_5_0_a3 843 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 939 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK5D61[27] 941 123
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[5] 899 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[5] 841 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 893 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIMB2D2[11] 1000 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 1092 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[38] 954 75
set_location Controler_0/ADI_SPI_0/rx_data_buffer[6] 1262 118
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[2] 1329 109
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 1014 136
set_location Controler_0/gpio_controler_0/Outputs[8] 1161 106
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[8] 1335 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 997 81
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 1045 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 951 126
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 951 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 968 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[30] 940 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 1119 127
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[3] 1231 112
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 1079 139
set_location Controler_0/ADI_SPI_1/data_counter[24] 1309 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 850 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[27] 893 79
set_location Controler_0/gpio_controler_0/PULSE_MASK[15] 1133 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[21] 1007 118
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[6] 1267 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[11] 868 103
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[2] 1163 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[5] 853 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 867 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[30] 960 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 1072 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 894 88
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[12] 1059 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 906 133
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[18] 1182 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[12] 961 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[0] 1068 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[0] 834 108
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNO[7] 838 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 980 118
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[6] 1330 112
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 918 133
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[5] 1259 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 1065 88
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[5] 1186 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 960 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[2] 835 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 931 127
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[10] 1237 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/N_63_i 1018 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m74 969 123
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNIOBA6 1226 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[25] 969 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5R2D2[16] 1015 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[34] 1075 124
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3_fast[1] 850 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1_i_m2[33] 894 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[11] 722 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 878 124
set_location Controler_0/gpio_controler_0/PULSE_MASK[8] 1163 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 866 91
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[5] 1325 112
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13] 975 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 1081 142
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[5] 1252 99
set_location Controler_0/Answer_Encoder_0/periph_data_6[3] 1274 117
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22] 1138 118
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 1089 88
set_location Controler_0/ADI_SPI_0/sdio_cl 1224 91
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 1119 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 934 124
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 909 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 1023 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[32] 1033 130
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[1] 1291 111
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[0] 1310 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 1060 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[17] 972 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 977 139
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35] 1149 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[19] 871 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 870 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 972 85
set_location Controler_0/Command_Decoder_0/decode_vector[6] 1231 109
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[22] 1313 111
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[1] 1328 109
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[7] 1289 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 936 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[39] 1086 130
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1 1169 97
set_location Controler_0/Answer_Encoder_0/state_reg[3] 1161 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[2] 859 84
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[12] 1238 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 930 127
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31] 1131 117
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[13] 1160 103
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_17 1298 102
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25] 1084 117
set_location Controler_0/gpio_controler_0/un11_read_signal_0 1224 102
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[18] 1346 112
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[1] 1202 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 1049 84
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[2] 1058 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/update_dout 1046 108
set_location Controler_0/ADI_SPI_1/rx_data_buffer[0] 1301 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 935 133
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[6] 964 87
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 957 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[21] 1200 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 951 78
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23] 1085 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2FUB1[0] 1020 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[10] 800 91
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[9] 1243 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 822 109
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 1032 139
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[28] 1007 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 1037 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[38] 889 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 1126 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 1063 84
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[6] 1251 99
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[3] 1083 85
set_location Controler_0/ADI_SPI_1/rx_data_buffer[4] 1302 118
set_location Controler_0/ADI_SPI_1/data_counter[27] 1312 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1059 118
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[4] 1210 115
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[20] 1202 115
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[8] 1170 99
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[6] 1218 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[22] 1063 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 985 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICRA61[14] 979 126
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22] 1187 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[30] 1053 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[28] 1063 123
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 1124 84
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[12] 1280 112
set_location Controler_0/Reset_Controler_0/read_data_frame_6[12] 1293 111
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 1052 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[0] 945 115
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[5] 1147 100
set_location Controler_0/ADI_SPI_1/data_counter[26] 1311 100
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[20] 1201 114
set_location Communication_0/Communication_ANW_MUX_0/state_reg_RNO[0] 1099 114
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 1051 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 1045 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[28] 1010 115
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[0] 1317 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[16] 797 91
set_location Controler_0/ADI_SPI_0/counter[8] 1220 91
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[25] 993 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[12] 891 76
set_location Controler_0/gpio_controler_0/Outputs_8[10] 1147 105
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30] 1129 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m252 1086 129
set_location Controler_0/gpio_controler_0/Counter_PULSE[1] 1166 109
set_location Controler_0/ADI_SPI_0/addr_counter[13] 1262 91
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 891 126
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[4] 1331 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 1075 88
set_location Controler_0/ADI_SPI_1/data_counter[14] 1299 100
set_location Controler_0/gpio_controler_0/PULSE_MASK[14] 1145 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 941 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[29] 1011 115
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 1086 138
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[11] 955 87
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[8] 808 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 954 72
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[6] 1228 115
set_location Controler_0/Answer_Encoder_0/periph_data_2[8] 1266 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 983 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[36] 914 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[6] 1077 130
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23] 1179 97
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 1042 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 1007 133
set_location Controler_0/Answer_Encoder_0/periph_data[10] 1237 114
set_location Controler_0/gpio_controler_0/Counter_PULSE[9] 1174 109
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 938 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[6] 963 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 1153 135
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[15] 1263 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 880 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 818 109
set_location Controler_0/gpio_controler_0/PULSE_MASK[6] 1163 103
set_location Controler_0/gpio_controler_0/Outputs[3] 1148 106
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[6] 1224 118
set_location Controler_0/Answer_Encoder_0/periph_data_2[4] 1292 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[15] 966 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 956 75
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[5] 1332 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 950 78
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[1] 910 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[29] 913 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 999 73
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_a2_0 1232 96
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2 1237 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 959 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 938 73
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[3] 1274 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 949 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[17] 985 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 1073 142
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a2[3] 969 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8NA61[12] 1001 123
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 1096 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 913 84
set_location Controler_0/Command_Decoder_0/decode_vector[1] 1216 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[0] 671 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 893 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 997 132
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1097 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[32] 895 78
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO 1233 99
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[14] 1282 114
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[5] 1056 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1023 115
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 924 130
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1137 115
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[5] 1226 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 1006 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[3] 856 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 939 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 972 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 824 109
set_location Controler_0/ADI_SPI_0/data_counter[30] 1255 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/re_set 1072 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 831 70
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 1080 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[31] 888 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 889 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[17] 1086 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[34] 954 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 1057 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 994 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 935 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[0] 1070 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 855 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 832 112
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[5] 964 84
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[13] 1321 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[3] 835 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[6] 974 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5U5D2[25] 996 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[20] 997 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[23] 1008 115
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10] 1174 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[11] 864 109
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[4] 1224 112
set_location Controler_0/Answer_Encoder_0/periph_data_7[5] 1261 114
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[9] 1227 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 891 130
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[17] 1352 112
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u 1351 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 936 82
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 1024 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 927 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 919 124
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[2] 1292 102
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[2] 1273 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 1068 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[3] 798 91
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[4] 1282 105
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 1102 105
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[9] 1214 118
set_location Controler_0/ADI_SPI_1/data_counter[17] 1302 100
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[14] 650 99
set_location Communication_0/UART_Protocol_1/INV_0 1057 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 1044 88
set_location Controler_0/gpio_controler_0/Outputs_8_2[2] 1160 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 973 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 947 79
set_location Controler_0/Reset_Controler_0/read_data_frame[10] 1295 112
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[8] 1113 85
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[7] 1184 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 839 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[27] 941 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[33] 894 76
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36] 1144 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIJ82D2[10] 1060 132
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_m3[0] 1197 114
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[0] 1188 115
set_location Controler_0/ADI_SPI_0/counter_3[0] 1212 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 1000 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 1037 87
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[0] 974 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[29] 1016 115
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 907 126
set_location Controler_0/ADI_SPI_1/data_counter[16] 1301 100
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[3] 1331 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 1035 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 860 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 950 76
set_location Communication_0/Communication_ANW_MUX_0/Communication_vote_vector[1] 1101 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 1000 72
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26] 1080 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 843 109
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[0] 1225 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1005 109
set_location Communication_0/Communication_Controler_0/read_data_frame_5[2] 1253 114
set_location Controler_0/Answer_Encoder_0/periph_data_7[8] 1264 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 871 85
set_location Controler_0/Answer_Encoder_0/periph_data_1[2] 1261 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 873 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 931 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 854 100
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[12] 1320 109
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 1099 106
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 1087 105
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[11] 1338 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[4] 902 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIB46D2[27] 1037 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 982 139
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[15] 1216 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 1044 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 1075 87
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[2] 1187 114
set_location Controler_0/Answer_Encoder_0/periph_data_7[7] 1257 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 929 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 1029 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 894 124
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1136 115
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[28] 710 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 941 130
set_location Controler_0/Command_Decoder_0/state_reg_RNO[4] 1205 111
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32] 1164 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 858 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 1068 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 953 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 974 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 900 85
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_i 1303 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK5D61[27] 1032 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 1046 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][13] 866 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE43D2[19] 1040 129
set_location Controler_0/gpio_controler_0/un44_write_signal_0 1238 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 1125 130
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable37 1223 90
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[2] 1188 97
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 869 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 1138 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 862 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m125 950 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[20] 887 123
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[36] 1021 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241 1016 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[8] 1002 130
set_location Controler_0/Command_Decoder_0/decode_vector_12_4dflt 1234 108
set_location Controler_0/Answer_Encoder_0/periph_data_3[13] 1278 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 1002 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 943 129
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1101 97
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_RNO 1347 105
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[13] 1350 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 1050 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 988 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 989 139
set_location Controler_0/Command_Decoder_0/decode_vector_12_8dflt 1230 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 1135 133
set_location Controler_0/ADI_SPI_1/data_counter[4] 1289 100
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 885 129
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[7] 1302 106
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[5] 1159 99
set_location Controler_0/Answer_Encoder_0/periph_data_6[4] 1281 117
set_location Controler_0/Answer_Encoder_0/cmd_status_err 1152 112
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[10] 1215 115
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[24] 1128 82
set_location Controler_0/ADI_SPI_0/assert_data 1226 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[20] 978 112
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[5] 1320 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 903 78
set_location Controler_0/gpio_controler_0/Outputs_8_2[5] 1142 105
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/FaultCounter_Elapsed 1007 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPK8D2[30] 945 126
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_RNO 1345 108
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_indicator.fifo_write_9_1 952 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 1002 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[8] 1029 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[38] 948 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 883 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 840 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 995 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[3] 1052 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 836 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[10] 987 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_14_0_a2[1] 836 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 986 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[10] 982 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 901 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 886 85
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[4] 1262 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[13] 841 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 900 88
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_3_i_0 1199 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 1098 136
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[14] 1214 115
set_location Communication_0/Communication_Controler_0/state_reg[1] 1250 112
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[22] 925 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 1032 76
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 1084 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[1] 664 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNILG241 1091 123
set_location Controler_0/Command_Decoder_0/state_reg[0] 1181 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 1062 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 1021 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1071 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 1007 69
set_location Controler_0/gpio_controler_0/Outputs_8_2[8] 1159 105
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[28] 932 64
set_location Communication_0/Communication_Switch_0/DEST_2_Fifo_Empty 1095 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 1071 136
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[5] 1016 133
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy 1194 118
set_location Controler_0/ADI_SPI_1/rx_data_frame[7] 1276 118
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 907 133
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n4 907 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 1062 130
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28] 1134 118
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1129 115
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns[13] 956 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 1038 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[9] 998 115
set_location Controler_0/Answer_Encoder_0/periph_data_7[2] 1249 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 1140 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 1112 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[12] 852 106
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[9] 1303 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 909 85
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[10] 1335 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_bin_sync2[9] 849 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[29] 1044 123
set_location Controler_0/Answer_Encoder_0/periph_data_3[8] 1270 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[11] 960 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto7_4 1043 117
set_location Communication_0/Communication_Controler_0/read_data_frame_5_1_1[0] 1254 114
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2 1173 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 868 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 1002 84
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 1091 102
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24] 1128 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 992 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 909 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m148 979 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[20] 962 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[37] 951 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[4] 900 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m168 970 123
set_location Controler_0/ADI_SPI_1/state_reg[4] 1242 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[2] 981 112
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 1042 138
set_location Controler_0/ADI_SPI_1/sdio_1_RNO 1290 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[24] 959 127
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[0] 895 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[25] 796 91
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21] 1086 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty 1081 124
set_location Controler_0/ADI_SPI_0/rx_data_frame[1] 1281 118
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[8] 1246 115
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[9] 1064 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr[12] 840 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[21] 966 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 920 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 1010 76
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[15] 1207 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[7] 997 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 1028 138
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 925 133
set_location Controler_0/ADI_SPI_1/addr_counter[11] 1332 100
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 1346 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[21] 908 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 1063 135
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_3[0] 1202 111
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[1] 1062 145
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[4] 1291 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m17_e 1093 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 1066 88
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[7] 1168 102
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[16] 994 84
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28] 1167 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1109 124
set_location Controler_0/ADI_SPI_0/ss_n_0_sqmuxa_i_0_o2 1225 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 1028 76
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[10] 1099 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 866 90
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask_1_sqmuxa_1 1264 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 1009 84
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[18] 1346 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 1016 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 880 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 986 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 845 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIETA61[15] 978 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 905 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 879 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[6] 1060 135
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[6] 1096 84
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[24] 996 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 1031 73
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa 1252 105
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24] 1180 91
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[6] 1202 102
set_location Controler_0/ADI_SPI_1/data_counter[23] 1308 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 817 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/re_set_RNO 892 84
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 920 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 902 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 991 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[7] 1006 115
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 1094 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[5] 965 85
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_1_sqmuxa_i 1273 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 867 91
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[10] 1249 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 1034 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 938 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 986 78
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 914 132
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[0] 1177 100
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT_1_sqmuxa_i 1324 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 1019 85
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_RNITTD7[1] 1261 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 1050 78
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[6] 836 63
set_location Controler_0/Command_Decoder_0/counter[7] 1147 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[5] 871 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1151 135
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[0] 1183 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 1117 135
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[2] 979 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 956 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[20] 904 73
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 1100 105
set_location Controler_0/Command_Decoder_0/cmd_status_err 1141 97
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 899 126
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6] 1090 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 1065 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[3] 1001 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII1B61[17] 972 123
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[26] 976 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[2] 1061 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[24] 990 126
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[5] 1048 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 1059 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 907 82
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[4] 1207 102
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[28] 997 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 903 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 852 81
set_location Controler_0/ADI_SPI_1/sdio_cl_RNO 1307 96
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 1084 88
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[9] 1294 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 1130 129
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[9] 1303 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[36] 999 69
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1] 1167 96
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[14] 1243 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIC2V82[4] 1027 129
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[10] 1214 106
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 1116 84
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[7] 1257 100
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 1012 136
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 970 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[9] 871 84
set_location Communication_0/Communication_Switch_0/DEST_1_Fifo_Empty 1100 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 1051 85
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[13] 1269 108
set_location Controler_0/Answer_Encoder_0/periph_data[0] 1217 111
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[12] 1286 106
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[2] 1323 112
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 1089 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 915 91
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect 1102 85
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 888 132
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[11] 1197 105
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 1068 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[26] 916 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 983 76
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[4] 1288 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 1002 78
set_location Controler_0/Reset_Controler_0/read_data_frame_6[2] 1283 108
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[19] 1046 78
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[24] 716 63
set_location Controler_0/gpio_controler_0/un40_write_signal_0 1237 102
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_o2_0 1322 102
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[9] 1338 111
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[0] 1337 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 1056 79
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[0] 1122 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_13_0_a2[2] 829 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 886 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 995 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[5] 964 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 1136 130
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[8] 1343 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 1131 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 903 133
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[20] 976 75
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[2] 890 129
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 1052 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 909 123
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a2[3] 1101 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1090 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 949 70
set_location Controler_0/Answer_Encoder_0/periph_data_7[0] 1260 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIPE2D2[12] 1002 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 938 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m272 1119 126
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2[8] 1211 111
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[2] 1220 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 887 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[19] 1036 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 840 109
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[8] 1312 102
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[14] 1222 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 1158 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 1004 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 1028 79
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 930 129
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[6] 1226 115
set_location Controler_0/Answer_Encoder_0/periph_data_3[15] 1274 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 830 112
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[13] 1201 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 1161 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m12 1009 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNI1K821 1017 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[8] 904 79
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[11] 1242 114
set_location Controler_0/gpio_controler_0/Counter_PULSE[7] 1172 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIM4PC1[4] 1043 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 1121 130
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[3] 1280 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 960 132
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[4] 1066 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 874 85
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[2] 1264 100
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect 962 88
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2_0[6] 1225 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[3] 852 84
set_location Controler_0/Reset_Controler_0/state_reg[0] 1256 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 897 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[7] 1056 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 865 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 843 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 1057 79
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[21] 1007 117
set_location Communication_0/Communication_Controler_0/state_reg_ns_a2[4] 1250 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[6] 974 111
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[0] 1059 141
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 1063 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 925 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 955 115
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[2] 1356 109
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 1089 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 975 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 1145 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m234 1051 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9] 847 103
set_location Communication_0/Communication_Controler_0/read_data_frame_RNO[8] 1270 111
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[12] 1339 115
set_location Controler_0/ADI_SPI_1/addr_counter[30] 1351 100
set_location Controler_0/ADI_SPI_1/data_counter[13] 1298 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[8] 906 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 856 82
set_location Controler_0/ADI_SPI_1/data_counter[9] 1294 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 1052 87
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk 1351 109
set_location Controler_0/Command_Decoder_0/state_reg[5] 1207 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 1051 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 961 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[26] 970 130
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[13] 1221 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 994 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1061 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[35] 944 78
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30] 1129 117
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_o2[5] 1206 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIIJ232 1099 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[22] 1067 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 997 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 1073 139
set_location Controler_0/gpio_controler_0/Outputs_8_i_0[11] 1160 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIAK7C1[4] 980 126
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11] 1020 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[7] 953 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 915 88
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.0.un82_inputs 1176 99
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[12] 805 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIC2V82[4] 981 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m131 959 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 1057 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[12] 915 126
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[3] 1330 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 994 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[3] 860 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 948 70
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[21] 993 88
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[11] 1154 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 1093 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[37] 913 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 995 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 1091 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICTC61[23] 943 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 1012 76
set_location Controler_0/gpio_controler_0/Outputs_8[2] 1153 105
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 1080 85
set_location Controler_0/ADI_SPI_1/data_counter[3] 1288 100
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[26] 924 64
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[13] 1221 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 973 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 967 73
set_location Controler_0/ADI_SPI_1/addr_counter[15] 1336 100
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[4] 1342 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[20] 1088 135
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[3] 1200 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 1148 130
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv[9] 1222 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 945 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 999 84
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[7] 1301 108
set_location Controler_0/gpio_controler_0/Outputs_8[9] 1131 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 856 85
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[8] 1319 126
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33] 1160 96
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[15] 1163 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 909 133
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 904 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[0] 973 111
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[6] 887 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 1019 82
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 866 133
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 953 100
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 1085 139
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5] 1088 117
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[1] 1219 100
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[3] 1332 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 939 130
set_location Controler_0/ADI_SPI_1/data_counter[7] 1292 100
set_location Controler_0/Reset_Controler_0/read_data_frame_6[11] 1298 111
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_3[7] 1156 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 1064 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1057 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[20] 972 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 969 130
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[2] 936 88
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[1] 1088 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 1005 72
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[14] 1053 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[25] 951 130
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1107 91
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 901 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8] 842 103
set_location Communication_0/Communication_Switch_0/DataFifo_RD_1_0 1103 129
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[3] 1231 111
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[8] 1279 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 1132 130
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 1017 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 969 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 966 76
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1133 115
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1135 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1102 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNISN8D2[31] 990 129
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 1192 114
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[9] 1305 108
set_location Controler_0/gpio_controler_0/Counter_PULSE[21] 1186 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1061 109
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[10] 1058 142
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[18] 995 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 902 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[30] 953 130
set_location Controler_0/gpio_controler_0/Counter_PULSE[6] 1171 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 880 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un5_almostfulli_assertlto9_i_a2 1050 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[18] 899 73
set_location Controler_0/gpio_controler_0/Counter_PULSE[8] 1173 109
set_location Controler_0/ADI_SPI_1/counter_3[4] 1328 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m194 1071 123
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[11] 1289 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 974 133
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[4] 963 87
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[0] 1311 102
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[13] 1283 112
set_location Controler_0/Reset_Controler_0/un7_write_signal_0_a2_2 1249 102
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 1107 84
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1134 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII1B61[17] 1031 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[10] 882 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 936 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[8] 903 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 932 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[35] 921 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 1116 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[24] 1007 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m265_e 997 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[9] 964 118
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[1] 987 81
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[0] 1196 115
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5] 968 84
set_location Controler_0/ADI_SPI_1/sclk_4 1302 96
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[12] 1287 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m108 966 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 1054 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICVE61[32] 1033 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 859 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 929 124
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 873 133
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[28] 1165 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m231 1045 123
set_location Controler_0/ADI_SPI_0/addr_counter[14] 1263 91
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa 1300 108
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_13 1296 108
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 908 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 963 72
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[11] 1215 106
set_location Controler_0/gpio_controler_0/Outputs_8_2[3] 1146 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 958 73
set_location Controler_0/gpio_controler_0/Counter_PULSE_0_sqmuxa 1198 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[12] 851 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[11] 1003 124
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 1063 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 877 109
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 1021 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[18] 1017 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[38] 1058 133
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 1025 136
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 1016 136
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 1056 144
set_location Controler_0/gpio_controler_0/state_reg_ns[0] 1251 108
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 971 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[31] 976 130
set_location Controler_0/Answer_Encoder_0/periph_data_0[0] 1271 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[5] 996 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[23] 1060 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1017 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[5] 847 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 960 84
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter_n1 910 129
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[0] 1293 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 889 87
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[1] 1288 108
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 952 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI204F1[4] 853 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[29] 1038 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 937 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[11] 895 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 907 85
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[0] 1195 114
set_location Controler_0/Answer_Encoder_0/periph_data_7[9] 1295 114
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[14] 1291 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 1135 129
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[12] 1317 105
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[1] 1188 114
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[38] 1020 78
set_location Controler_0/Command_Decoder_0/un1_decode_vector12_1_a4 1215 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[17] 925 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 890 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[28] 1012 115
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i 1228 96
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[12] 1340 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 1087 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 1028 139
set_location Controler_0/ADI_SPI_1/state_reg[3] 1285 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 943 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 831 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 1051 142
set_location Controler_0/gpio_controler_0/Inputs_Last[11] 1179 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[36] 936 124
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv[15] 1223 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 893 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 867 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[23] 967 129
set_location Controler_0/gpio_controler_0/Counter_PULSE[3] 1168 109
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_1[0] 1203 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 1049 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 848 87
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[3] 1280 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 1132 133
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_Z[5] 834 91
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[13] 1155 102
set_location Communication_0/Communication_ANW_MUX_0/communication_vote_vector6 1094 117
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32] 1174 91
set_location Controler_0/Command_Decoder_0/counter[29] 1169 115
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.7.un117_inputs 1165 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[8] 861 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 974 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIM83S1 1016 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[7] 1026 141
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[9] 862 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 1011 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 1004 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[9] 998 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 989 81
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[10] 1286 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[11] 985 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 1153 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[1] 834 111
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[1] 1272 99
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Other_Detect 1100 85
set_location Controler_0/ADI_SPI_0/addr_counter[22] 1271 91
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 951 91
set_location Controler_0/gpio_controler_0/Outputs[13] 1140 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 945 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[16] 1010 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1037 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[3] 894 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[32] 899 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 1150 133
set_location Controler_0/gpio_controler_0/Counter_PULSE[24] 1189 109
set_location Controler_0/Answer_Encoder_0/periph_data_0[6] 1278 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 1047 82
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[0] 1285 108
set_location Controler_0/Answer_Encoder_0/periph_data_2[2] 1257 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_4[20] 1064 126
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1108 91
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_24 1334 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 1007 79
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[27] 673 99
set_location Controler_0/Answer_Encoder_0/periph_data_9[5] 1269 114
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33] 1155 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIME5D2[20] 974 123
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 956 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 936 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[34] 911 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI64PL[0] 822 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 1005 69
set_location Communication_0/Communication_ANW_MUX_0/state_reg_Z[1] 1100 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_0 849 90
set_location Controler_0/Answer_Encoder_0/periph_data_0[2] 1266 117
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[5] 1308 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 849 105
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[1] 1082 85
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[23] 1127 82
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18] 1108 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[5] 858 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 937 75
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 943 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_valid 894 85
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[23] 1206 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[6] 919 79
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_5_0_0_m2_0_a2 1188 117
set_location Communication_0/Communication_Controler_0/m11 1258 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 997 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 954 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIAPEJ[4] 923 123
set_location Controler_0/ADI_SPI_0/addr_counter[29] 1278 91
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[0] 978 78
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[12] 1260 115
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0 1229 96
set_location Communication_0/Communication_Controler_0/state_reg_ns[0] 1253 111
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14] 1106 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[14] 991 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[26] 991 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 1035 76
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_RNO 1352 108
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 1047 145
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 1079 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 1146 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 1088 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 984 76
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[15] 1272 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 989 133
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[13] 1240 96
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[27] 1131 82
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[23] 1013 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[19] 990 115
set_location Controler_0/gpio_controler_0/Inputs_Last[7] 1170 103
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[8] 1205 102
set_location Controler_0/Answer_Encoder_0/periph_data_3[14] 1277 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[1] 949 129
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[30] 940 115
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2 1294 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 971 127
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[3] 1204 97
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[1] 1315 105
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT 1264 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 865 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1048 114
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[10] 1011 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[27] 896 79
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[2] 1230 106
set_location Controler_0/ADI_SPI_1/data_counter[2] 1287 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[39] 890 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 945 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 1022 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 838 112
set_location Controler_0/Answer_Encoder_0/periph_data_2[11] 1276 114
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_a2_0 1227 96
set_location Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N 1313 126
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[7] 1096 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 1022 91
set_location Controler_0/Reset_Controler_0/read_data_frame_6_sn_m4 1281 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 996 79
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[36] 1085 127
set_location Controler_0/Answer_Encoder_0/periph_data_2[3] 1284 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[0] 853 88
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[12] 1276 112
set_location Controler_0/Reset_Controler_0/read_data_frame_6[14] 1288 111
set_location Controler_0/gpio_controler_0/state_reg[0] 1258 109
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3] 1082 118
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_RNO[0] 1065 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1085 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 849 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[15] 1068 130
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[8] 1160 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 1068 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[7] 842 108
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1130 115
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 964 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 913 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 934 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[30] 950 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 1159 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m211 955 126
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[3] 1207 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 930 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 1137 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[21] 1001 130
set_location Communication_0/Communication_CMD_MUX_0/state_reg_ns_0_a2_0_a2[0] 1100 90
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[4] 1197 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 853 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 962 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 1003 81
set_location Controler_0/Command_Decoder_0/state_reg[1] 1211 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 1019 76
set_location Communication_0/Communication_CMD_MUX_0/state_reg[1] 1092 91
set_location Controler_0/SPI_LMX_0/spi_master_0/state[0] 1362 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 901 91
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5_0 1100 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 977 118
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[8] 929 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 935 127
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[14] 1310 106
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[8] 1305 115
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[8] 980 75
set_location Controler_0/Command_Decoder_0/state_reg[4] 1205 112
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[7] 899 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[23] 967 130
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15] 1017 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 943 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[24] 1059 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[10] 984 118
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[6] 847 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[2] 972 112
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[8] 1256 100
set_location Controler_0/Command_Decoder_0/decode_vector_12_0dflt 1219 108
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[7] 979 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[32] 982 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[23] 996 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 1098 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIDQBB2 1047 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[6] 859 109
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[4] 1262 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 849 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[14] 969 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8RE61[30] 940 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 985 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 1140 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 865 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/REN_d1 1028 118
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20] 1083 117
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[15] 966 78
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_1[0] 835 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 1007 84
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[15] 1284 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[37] 919 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 950 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 945 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 900 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 1027 79
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[16] 1351 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 1068 136
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[14] 1275 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 968 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 1055 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 846 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 1020 142
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[12] 1286 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[4] 1073 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 1107 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 1105 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[38] 948 123
set_location Controler_0/ADI_SPI_0/addr_counter[20] 1269 91
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 1101 105
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 1022 136
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 1081 102
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[9] 1284 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[20] 1057 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIHA6D2[29] 1037 126
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_1 1086 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 1003 70
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg[13] 1109 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 874 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIF5V82[5] 1057 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 994 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 859 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 872 124
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 1087 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 1025 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 871 124
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 1049 144
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 995 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 932 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 945 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 819 109
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17] 1183 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 999 79
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data[3] 1010 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[18] 919 126
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[17] 989 88
set_location Controler_0/ADI_SPI_0/counter[5] 1217 91
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[11] 1342 112
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[25] 989 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[29] 967 127
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[9] 1236 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[7] 725 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[0] 933 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_valid_RNIRDB41 898 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 981 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 1030 79
set_location Controler_0/ADI_SPI_1/addr_counter[18] 1339 100
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[9] 974 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 942 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[35] 1034 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 1136 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 1016 75
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0 1054 114
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[4] 1233 117
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNI93V6 1223 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 1057 78
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse 1132 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[6] 1003 111
set_location Controler_0/Command_Decoder_0/counter[13] 1153 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 1023 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8NA61[12] 1021 129
set_location Controler_0/Answer_Encoder_0/periph_data_2[12] 1268 114
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_0_i_m2[34] 1009 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 1061 85
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[5] 1166 100
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_rep[11] 1067 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[8] 1023 127
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT_1_sqmuxa_i 1274 102
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[19] 1312 112
set_location Controler_0/Command_Decoder_0/state_reg_RNO[9] 1202 108
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 1178 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 1102 136
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO 1221 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 878 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 924 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 1019 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 902 127
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 1080 138
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 860 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 994 75
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 1090 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 925 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 926 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 897 127
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6] 1090 117
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 966 102
set_location Controler_0/Reset_Controler_0/un1_write_signal 1265 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m188 967 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 1140 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 1092 139
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.2.un92_inputs 1200 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/int_MEMRD_fwft_1[0] 978 129
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[12] 1198 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 860 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 1054 145
set_location Controler_0/ADI_SPI_1/ss_n 1299 97
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_0_0[6] 1200 108
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 1136 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 1126 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 846 87
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 883 132
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[11] 1061 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 991 82
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[4] 1094 84
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[6] 887 130
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[39] 977 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQ8EJ[0] 905 123
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[3] 1208 96
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 1345 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[14] 920 129
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 966 103
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 954 90
set_location Controler_0/Command_Decoder_0/decode_vector_12_8_0_.m5 1214 108
set_location Controler_0/Command_Decoder_0/counter[27] 1167 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[12] 884 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[13] 1076 127
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 1099 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 1004 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 1029 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 1117 133
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_3_i_0 1353 108
set_location Controler_0/gpio_controler_0/Counter_PULSE[11] 1176 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[17] 925 78
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[10] 982 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 993 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 956 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk8.un2_almostfulli_deassertlto12_2_0 875 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 851 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIIS7C1[8] 1023 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 851 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[36] 914 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6NC61[20] 1064 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 1004 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 834 109
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 1093 105
set_location Controler_0/Answer_Encoder_0/periph_data_3[5] 1327 117
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1133 112
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[3] 1001 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[22] 969 118
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[7] 1248 100
set_location Controler_0/Reset_Controler_0/read_data_frame_6[3] 1274 108
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[12] 674 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 829 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[14] 979 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 952 115
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 958 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[22] 1204 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[33] 889 76
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38] 1145 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[10] 1213 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 1003 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[5] 917 126
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[14] 1309 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 941 76
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[2] 1218 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[31] 975 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 931 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 1048 88
set_location Controler_0/gpio_controler_0/un12_write_signal_2_0_0 1236 102
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 1026 136
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 903 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 1016 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 1003 76
set_location Controler_0/Reset_Controler_0/read_data_frame[0] 1309 127
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[10] 793 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 992 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_RNO 888 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 1003 132
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34] 1143 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK3B61[18] 1007 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[31] 972 79
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[11] 1239 106
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[21] 973 84
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[1] 1250 115
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO_1 1225 99
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[2] 898 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 914 82
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[1] 1288 109
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx 868 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[6] 966 126
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_4 1250 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 892 81
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_3 1081 81
set_location Controler_0/Command_Decoder_0/decode_vector_12_6dflt 1231 108
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[8] 1318 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 1118 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 936 75
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[29] 1001 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[18] 994 124
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[21] 1125 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIARC61[22] 1024 132
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 916 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 895 87
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[23] 672 99
set_location Controler_0/ADI_SPI_1/assert_data 1304 97
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 952 99
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[11] 1289 103
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[3] 1238 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 940 79
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[0] 1310 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 953 76
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[9] 1250 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 870 124
set_location Controler_0/gpio_controler_0/Outputs_8_2[0] 1134 105
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[27] 1171 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m131 1058 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 911 87
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[4] 1326 111
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 914 127
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg[2] 1057 139
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[2] 1268 100
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[14] 1243 96
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNIGF3C 894 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 876 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[33] 977 82
set_location Controler_0/Command_Decoder_0/counter[12] 1152 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/int_MEMRD_fwft_1[31] 888 72
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 1044 141
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[16] 801 90
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_2[8] 1220 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 1123 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 948 79
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 1019 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 847 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 876 85
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35] 1142 96
set_location Controler_0/ADI_SPI_0/counter[0] 1212 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 1092 135
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 961 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 970 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 904 127
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/CH_FA_DATA[25] 794 63
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 1152 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 1042 87
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[0] 1185 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI5U5D2[25] 1017 129
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[8] 1335 115
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 890 127
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 870 82
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[10] 1216 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[25] 980 111
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[4] 1283 105
set_location Controler_0/gpio_controler_0/Counter_PULSE[14] 1179 109
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[0] 1090 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 1032 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[23] 1057 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 1071 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 987 72
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[31] 1003 88
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 1054 144
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 1116 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 1028 75
set_location Controler_0/Reset_Controler_0/state_reg[2] 1259 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI4JA61[10] 982 123
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 962 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 938 72
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[7] 1111 82
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_RNI4JJU[0] 829 90
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[5] 1328 118
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_1_2[6] 1218 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 1049 145
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 979 133
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[10] 984 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[1] 992 115
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[0] 1191 114
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 1348 108
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[7] 1183 102
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[11] 1290 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 1038 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1035 118
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[22] 651 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 930 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 950 70
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 903 91
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[5] 1067 138
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[3] 1167 106
set_location Controler_0/Command_Decoder_0/Perif_BUSY_5 1247 108
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 1177 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[2] 855 109
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1115 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 1122 132
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[3] 839 90
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[20] 679 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 988 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[1] 913 126
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[6] 1259 99
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 1084 105
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[31] 1214 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 916 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIE76D2[28] 939 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 847 112
set_location Communication_0/Communication_Controler_0/read_data_frame_Z[4] 1291 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout[30] 986 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK7M 1097 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[27] 896 78
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[17] 990 81
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1133 111
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.1.un87_inputs 1212 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 1027 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/middle_dout[25] 983 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_valid_RNILOT71 1011 123
set_location Controler_0/gpio_controler_0/Inputs_Last[8] 1172 100
set_location Controler_0/Command_Decoder_0/state_reg_RNO[2] 1206 108
set_location Controler_0/Command_Decoder_0/counter[16] 1156 115
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 953 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 924 84
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u 1192 117
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[8] 1164 97
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1027 115
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[9] 1312 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 881 127
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv_1[9] 1217 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_gray[12] 848 100
set_location Controler_0/REGISTERS_0/state_reg_ns_i_a2[5] 1244 108
set_location Controler_0/Reset_Controler_0/read_data_frame[5] 1292 112
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv[14] 1179 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[1] 977 115
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0 1296 102
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[12] 930 64
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0[0] 1201 108
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[8] 889 130
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 898 126
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[13] 1278 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 976 133
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[3] 1260 100
set_location Controler_0/gpio_controler_0/Counter_PULSE[27] 1192 109
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 884 132
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[17] 1352 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 1006 69
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[18] 933 64
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 1071 138
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 890 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 860 82
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/un1_re_set6_0_x2 1128 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 932 127
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[15] 1243 106
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1030 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[4] 1080 141
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[30] 1051 78
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 911 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 883 124
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[1] 945 88
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[18] 1202 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 1022 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 1109 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 989 76
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[1] 1195 97
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 1070 139
set_location Controler_0/ADI_SPI_1/data_counter[1] 1286 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 1050 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 1051 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1064 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[12] 871 102
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[3] 1231 106
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 1095 91
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 953 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[1] 934 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 840 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNO 1081 123
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[10] 1298 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 1041 87
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 889 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 986 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 1068 142
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 960 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 975 84
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[12] 1220 117
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[9] 1302 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m263 1017 123
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 881 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 959 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 849 112
set_location Controler_0/Reset_Controler_0/read_data_frame[7] 1302 112
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_a3[1] 847 90
set_location Controler_0/ADI_SPI_1/sdio_1 1294 97
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 1095 105
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 878 133
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[11] 1301 115
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19] 1183 96
set_location Controler_0/Command_Decoder_0/decode_vector_RNIEJ9C[3] 1240 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 1048 79
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4[31] 897 72
set_location Controler_0/ADI_SPI_1/sclk 1302 97
set_location Controler_0/gpio_controler_0/Counter_PULSE[29] 1194 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[8] 1081 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 1048 82
set_location Controler_0/Command_Decoder_0/decode_vector_RNIDI9C[2] 1239 108
set_location Controler_0/ADI_SPI_1/data_counter[6] 1291 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[25] 1059 124
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 1008 81
set_location Controler_0/Answer_Encoder_0/periph_data_1[3] 1282 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 1032 81
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[10] 1334 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 1099 136
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[14] 969 78
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[13] 1277 112
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 1015 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[4] 1074 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 907 90
set_location Controler_0/gpio_controler_0/state_reg_ns_a2[4] 1253 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 940 82
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 894 133
set_location Controler_0/Command_Decoder_0/counter[14] 1154 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 1029 141
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 1050 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1012 124
set_location Controler_0/Answer_Encoder_0/periph_data_3[9] 1284 114
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_18 1333 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy_RNO_0[0] 816 111
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[14] 1208 117
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[1] 1196 117
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[12] 1106 84
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36] 1146 96
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 973 75
set_location Controler_0/gpio_controler_0/Outputs_8_2[15] 1128 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 969 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1045 115
set_location Communication_0/Communication_Controler_0/m4_e 1257 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIE9N01[4] 1002 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 955 73
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2 1225 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI0MU82[0] 1029 129
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 933 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 1064 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 1026 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[18] 984 123
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_1[6] 1206 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 887 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[3] 1062 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 1078 88
set_location Controler_0/Command_Decoder_0/Perif_BUSY_4 1243 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 897 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[2] 979 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 1016 81
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37] 1087 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[7] 900 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 990 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_gray_3[9] 841 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNILBV82[7] 993 129
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[2] 1220 111
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[30] 988 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 1149 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 1148 129
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25 1175 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 1026 76
set_location Controler_0/ADI_SPI_1/wr_addr_buffer_RNO[0] 1271 99
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[18] 1202 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[0] 853 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 1069 139
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9] 1081 117
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 888 126
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[9] 893 129
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[24] 985 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9] 844 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 922 130
set_location Controler_0/ADI_SPI_0/tx_data_buffer[2] 1243 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[29] 1009 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 848 112
set_location Controler_0/ADI_SPI_1/addr_counter[9] 1330 100
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1 1113 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 1118 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[7] 860 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 990 75
set_location Controler_0/gpio_controler_0/read_data_frame_10_0_iv[10] 1188 102
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 949 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 1023 91
set_location Controler_0/Answer_Encoder_0/periph_data_2[5] 1262 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 978 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 876 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 1033 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 996 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI9VU82[3] 1016 126
set_location Controler_0/Answer_Encoder_0/periph_data_6[2] 1270 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 953 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.afull_r 872 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 1051 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1067 115
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 1097 139
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 956 102
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[14] 1322 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m214 975 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 978 85
set_location Controler_0/ADI_SPI_1/data_counter[22] 1307 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.wptr[1] 854 88
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[3] 1190 97
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 940 81
set_location Controler_0/Reset_Controler_0/read_data_frame[15] 1305 112
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 940 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr_gray[13] 869 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 899 84
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7_RNILAH31 1101 81
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[1] 1083 82
set_location Controler_0/gpio_controler_0/PULSE_LENGTH[9] 1217 103
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[12] 1316 106
set_location Controler_0/gpio_controler_0/Outputs[9] 1131 103
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[17] 921 79
set_location Controler_0/Answer_Encoder_0/periph_data_9[6] 1288 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIK3B61[18] 1039 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 1045 145
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[7] 1055 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 915 130
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/counter[0] 908 130
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[9] 1214 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 1007 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[20] 1067 127
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 1009 136
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 1038 133
set_location Controler_0/gpio_controler_0/un16_write_signal_2_0 1229 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1026 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 998 73
set_location Controler_0/ADI_SPI_0/sclk 1234 97
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[3] 1342 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 881 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 1037 84
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[3] 949 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[35] 1002 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII3D61[26] 1042 129
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg[1] 833 91
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 1004 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty_RNO 906 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[9] 974 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 1022 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[13] 985 117
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n3 1057 144
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 1344 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 946 129
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12] 1093 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[4] 1087 141
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/Decode_data[21] 979 70
set_location Controler_0/Answer_Encoder_0/cmd_ID[5] 1175 112
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[10] 1217 115
set_location Controler_0/Answer_Encoder_0/periph_data_1[6] 1283 117
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[5] 1174 99
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[2] 1230 117
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[0] 1321 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/RDATA_r[21] 1049 130
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3 955 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[18] 896 73
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg[0] 956 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 968 136
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 953 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1063 115
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[20] 1316 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[6] 924 126
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[6] 1066 145
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 1068 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[19] 1023 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 982 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 1077 139
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[0] 1183 115
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[6] 1329 112
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 1009 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/emptyi_fwftlto10 890 81
set_location Controler_0/ADI_SPI_0/counter[2] 1214 91
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[12] 980 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 906 90
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_enable 1363 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 934 85
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_2[38] 1017 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 988 139
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31] 1177 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI8U2D2[17] 1021 126
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[23] 1206 115
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_RNO 1176 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_valid 1046 109
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[8] 1255 100
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.12.un142_inputs 1195 99
set_location Controler_0/Reset_Controler_0/un1_write_signal_1_0 1276 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 1001 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 1064 88
set_location Controler_0/ADI_SPI_0/data_counter[23] 1248 88
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 878 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[15] 967 79
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[4] 1266 100
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3] 1082 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[7] 1065 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1033 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 981 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 1038 136
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[30] 961 78
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wptr_gray_3[4] 870 87
set_location Controler_0/Answer_Encoder_0/periph_data[15] 1215 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 1117 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 1004 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 1124 133
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[1] 1182 114
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[16] 931 64
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 951 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m205 969 129
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[2] 1205 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wptr[4] 857 109
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17] 1181 91
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 879 130
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/state_reg_ns_i_3[0] 837 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m114 963 123
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 1039 139
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 1040 78
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 949 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[21] 966 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 979 75
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[22] 962 78
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[11] 1285 106
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 867 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 1120 133
set_location Controler_0/ADI_SPI_1/data_counter[12] 1297 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 971 84
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[19] 1207 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEO7C1[6] 979 123
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17] 1110 118
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 959 99
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[10] 1265 108
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[15] 1342 109
set_location Controler_0/ADI_SPI_1/tx_data_buffer[5] 1275 100
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[8] 1276 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_a4 846 90
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[17] 683 100
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 1360 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 836 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 1160 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 996 84
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[0] 886 130
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 916 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 1074 139
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[22] 1204 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 861 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 1033 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/fifo_valid 1054 109
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 891 84
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[23] 996 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[19] 904 76
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 924 129
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[15] 1068 129
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 957 85
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 1028 73
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 892 127
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[14] 1344 112
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3 1350 108
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[33] 997 84
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[28] 891 73
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.14.un152_inputs 1166 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/empty 906 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 901 85
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg[4] 880 130
set_location Controler_0/REGISTERS_0/state_reg[3] 1245 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 891 124
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7] 1111 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 1134 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 949 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 849 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNICTC61[23] 1019 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 902 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 970 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 885 127
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[22] 1027 81
set_location Controler_0/Reset_Controler_0/EXT_ADC_Reset_N 1216 96
set_location Controler_0/gpio_controler_0/read_data_frame[11] 1192 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 992 82
set_location Controler_0/Answer_Encoder_0/periph_data_9[11] 1274 114
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 963 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 950 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 917 88
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Decode_data[27] 892 70
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 1043 79
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[25] 997 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 974 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 1163 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[17] 1004 114
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[2] 1341 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/dout[25] 926 79
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_1 948 84
set_location Controler_0/ADI_SPI_0/data_counter[26] 1251 88
set_location Controler_0/Reset_Controler_0/read_data_frame_6[15] 1305 111
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[12] 1216 106
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 1067 141
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[0] 1217 112
set_location Controler_0/gpio_controler_0/Outputs_8_i_a2_1_1[11] 1153 102
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 1039 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 917 73
set_location Controler_0/Answer_Encoder_0/periph_data_1[1] 1252 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIG1D61[25] 1003 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1041 118
set_location Controler_0/Answer_Encoder_0/periph_data_7[13] 1281 111
set_location Controler_0/ADI_SPI_1/addr_counter[22] 1343 100
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[10] 1244 115
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[12] 1316 105
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[2] 1064 129
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[11] 1280 115
set_location Controler_0/Answer_Encoder_0/periph_data_8_2[6] 1233 111
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 955 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIU8341 937 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 977 76
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r[17] 1000 112
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[3] 1190 115
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNILBV82[7] 1026 126
set_location Controler_0/gpio_controler_0/un20_write_signal_1 1226 99
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNINO6V 1019 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNII8V82[6] 981 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[14] 1047 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[35] 922 76
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[7] 1248 99
set_location Controler_0/ADI_SPI_0/data_counter[13] 1238 88
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[15] 1292 108
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[4] 1237 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[34] 1085 130
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[3] 1232 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 873 109
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[5] 988 124
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[0] 970 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 1050 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/RDATA_r[28] 719 91
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 1017 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 1034 78
set_location Controler_0/gpio_controler_0/Counter_PULSE[17] 1182 109
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 1062 82
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8] 1114 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 872 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 872 90
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[1] 1229 106
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[18] 718 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 1015 81
set_location Controler_0/gpio_controler_0/read_data_frame[4] 1207 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIGQ7C1[7] 1027 126
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[11] 1242 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[1] 992 114
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[5] 1236 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 1002 82
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[10] 1293 115
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 868 132
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 1042 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 998 75
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 1138 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 991 133
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 902 85
set_location Communication_0/UART_Protocol_1/Communication_TX_Arbiter2_0/state_reg_Z[2] 1100 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 955 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 1057 85
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr[10] 887 91
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1020 124
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 892 129
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 904 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[32] 973 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1057 109
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[8] 1279 105
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 1046 139
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 937 72
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[10] 1065 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m228 1065 129
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[0] 1228 106
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[3] 1260 99
set_location Communication_0/Communication_Controler_0/Communication_Vote_Number[0] 1255 115
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 1096 139
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1045 108
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/AF_DATA_Buffer[27] 673 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 1053 145
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/rptr_gray_3[12] 848 99
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1074 118
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[28] 985 75
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[31] 1135 82
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 1034 84
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27] 1115 117
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[25] 927 79
set_location Controler_0/ADI_SPI_0/un1_state_reg_9_i_0 1231 90
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39] 1096 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 1029 82
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[4] 1050 139
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_2 1086 81
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter[0] 1065 145
set_location Controler_0/gpio_controler_0/un7_read_signal_0 1225 102
set_location Controler_0/gpio_controler_0/un1_write_signal_4 1248 102
set_location Communication_0/Communication_Controler_0/state_reg[3] 1248 112
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/empty_RNIJK6V 1098 126
set_location Controler_0/gpio_controler_0/Counter_PULSE[19] 1184 109
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 1087 84
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 908 70
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[7] 905 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 996 78
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 992 73
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 1031 90
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 925 129
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 1046 142
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 1154 133
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0 1244 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m128 1079 126
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk17.u_corefifo_fwft/middle_dout[30] 971 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 1003 85
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 963 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 1033 141
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 1089 102
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[5] 1232 115
set_location Communication_0/UART_Protocol_0/UART_TX_Protocol_0/state_reg_rep[11] 892 130
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk17.u_corefifo_fwft/dout_4[21] 1003 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1039 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m154 964 123
set_location Controler_0/ADI_SPI_0/rx_data_buffer[2] 1261 118
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m191 955 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 982 76
set_location Controler_0/Answer_Encoder_0/periph_data_2[1] 1254 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 1162 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 1083 142
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_i_m2_1[30] 940 114
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 1046 144
set_location Controler_0/ADI_SPI_0/tx_data_buffer[1] 1242 100
set_location Controler_0/Answer_Encoder_0/periph_data[14] 1213 111
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[5] 1226 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 1070 142
set_location Controler_0/gpio_controler_0/Outputs_8_2[12] 1136 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 981 117
set_location Controler_0/Reset_Controler_0/read_data_frame_6[1] 1290 111
set_location Controler_0/ADI_SPI_1/data_counter[25] 1310 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[13] 1046 135
set_location Controler_0/gpio_controler_0/SET_PULSE 1197 109
set_location Controler_0/ADI_SPI_1/addr_counter[26] 1347 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 962 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 950 73
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1060 109
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[9] 708 90
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[17] 1210 118
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1062 118
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 959 85
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[11] 1232 99
set_location Controler_0/ADI_SPI_0/data_counter[16] 1241 88
set_location Controler_0/gpio_controler_0/Outputs[7] 1152 106
set_location Controler_0/Answer_Encoder_0/periph_data_9[12] 1271 114
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[11] 1010 78
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[0] 1327 109
set_location Communication_0/UART_Protocol_1/UART_TX_Protocol_0/counter_n1 1062 144
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/RDATA_r4_0_o2 1054 108
set_location Controler_0/Command_Decoder_0/counter[15] 1155 115
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNO[34] 954 123
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[12] 1152 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 837 106
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 955 76
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 1075 136
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/int_MEMRD_fwft_1[2] 996 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 1149 133
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[11] 1218 115
set_location Controler_0/ADI_SPI_0/data_counter[22] 1247 88
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[3] 1063 127
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/m205 1077 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[3] 892 73
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 1012 138
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 1158 133
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0] 1153 96
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 1150 130
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout[18] 1071 127
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3 1349 108
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_0_1[17] 1000 126
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 890 124
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[26] 937 115
set_location Controler_0/Answer_Encoder_0/periph_data_6[6] 1279 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 964 136
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[5] 1252 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 951 136
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter[4] 976 88
set_location Controler_0/Answer_Encoder_0/cmd_ID[0] 1178 112
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/fwft_Q_r[6] 979 124
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 960 69
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 960 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNI6G7C1[2] 938 126
set_location Controler_0/gpio_controler_0/read_data_frame_10_iv_0[4] 1196 102
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[6] 1161 100
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 963 100
set_location Communication_0/USB_3_Protocol_0/ft601_fifo_interface_0/un1_AF_DATA_Buffer[25] 799 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 1031 82
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 935 85
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1[21] 968 78
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[2] 887 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIEO7C1[6] 1033 126
set_location Communication_0/UART_Protocol_0/Communication_TX_Arbiter2_0/state_reg_Z[1] 1009 133
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/dout_RNIATE61[31] 1041 129
set_location Controler_0/Answer_Encoder_0/cmd_CDb 1173 112
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 944 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/fwft_Q_r_Z[3] 1008 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/middle_dout[33] 948 118
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r_Z[1] 980 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 936 72
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i 1235 96
set_location Communication_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3] 1003 84
set_location Controler_0/gpio_controler_0/Outputs_8_2[13] 1142 102
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 904 70
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 1082 103
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 939 129
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 875 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 1028 81
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13] 1113 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 1130 130
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk17.u_corefifo_fwft/fifo_valid_RNIEI291 1008 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 1024 81
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 1101 106
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2 1332 102
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 1081 85
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 971 103
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNIOQCM 1003 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 998 72
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15] 1149 100
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 1053 88
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[7] 1224 115
set_location Controler_0/Answer_Encoder_0/state_reg_RNO[4] 1162 111
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 1041 133
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter[16] 1120 82
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 870 85
set_location Controler_0/ADI_SPI_0/addr_counter[12] 1261 91
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 842 88
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[12] 953 87
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[0] 1327 115
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 845 88
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 941 79
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 979 136
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[27] 1004 126
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_15 1282 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 957 69
set_location Controler_0/gpio_controler_0/Outputs_8_2[14] 1147 102
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/fwft_Q_r[35] 1019 79
set_location Controler_0/gpio_controler_0/Inputs_Last[0] 1183 100
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/RDATA_r[11] 905 76
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 921 73
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[3] 1267 100
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 894 127
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 925 84
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 1077 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1050 108
set_location Communication_0/USB_3_Protocol_0/Communication_TX_Arbiter2_0/TX_Fifo_Data_1_a2[23] 1002 126
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER 1255 106
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 1039 141
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[17] 912 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1075 118
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15] 1097 118
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0 1092 95
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C0 984 122
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C3 948 95
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C7 840 122
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C0 804 68
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C12 912 95
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top_R0C1 1020 95
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 912 122
set_location Controler_0/REGISTERS_0/memory_memory_0_0 1272 122
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C13 840 95
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C11 732 95
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C10 804 122
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C6 876 95
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 984 68
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C4 660 95
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top_R0C1 840 68
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C0 540 122
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 876 122
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 1020 122
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1 1128 122
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1 1128 95
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 912 68
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C15 624 95
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C2 984 95
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C14 588 95
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 948 68
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C1 1056 95
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C8 696 95
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C5 804 95
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C9 768 95
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 1020 149
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 876 68
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0 1164 95
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 1056 122
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_R0C0 948 122
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 948 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843 924 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1069 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1[8] 828 69
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN 912 87
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0 1308 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_cry_0 876 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 1020 123
set_location Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B[31] 1248 90
set_location Controler_0/Command_Decoder_0/counter_s_1328 1140 114
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM[13] 852 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F 1134 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21 876 90
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 933 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 924 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 1120 135
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 1056 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK 1032 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_0 1056 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 900 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0] 816 108
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD 1104 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 984 135
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0 1164 105
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 1140 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN 1044 81
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 870 108
set_location Controler_0/ADI_SPI_0/state_reg_RNII7LB9[1] 1224 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1056 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1068 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8] 984 69
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0] 1203 105
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1332 1176 114
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1333 1332 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F 936 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 912 72
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8] 1092 96
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841 972 87
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 1137 126
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8] 1032 135
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 852 90
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 876 81
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91 984 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8] 900 69
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 1056 81
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 1116 96
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_1329 1164 108
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842 900 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842 1020 90
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1 1016 135
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841 1104 81
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD 1103 135
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD 948 135
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI66AJ 1128 114
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331 1326 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1116 123
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0 854 105
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIEASS 1020 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 948 114
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD 912 90
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 972 117
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 1020 72
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 1032 117
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK 913 81
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0 1308 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77 1092 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD 1057 87
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1 1056 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMB2N1 830 105
set_location Controler_0/ADI_SPI_1/un1_counter_1_s_1_1335 1319 96
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_640 828 99
set_location Controler_0/ADI_SPI_1/state_reg_RNIHDJP4[1] 1284 99
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3[8] 840 69
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIF5GK 864 81
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8] 1164 117
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330 1326 108
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI4SLB1 852 87
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8] 924 123
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843 1128 132
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI9TPH2[8] 996 108
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0 1104 123
set_location Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9[31] 1320 99
set_location Controler_0/ADI_SPI_0/un1_counter_1_s_1_1334 1212 90
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8] 1032 132
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8] 912 123
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0] 1227 105
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1032 114
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91 1125 126
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 876 132
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 1032 138
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0 1104 92
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 1116 98
set_location Communication_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0 1092 98
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI66AJ_CC_0 1128 116
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 1140 119
set_location Communication_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0 1164 119
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 912 92
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 913 83
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 912 89
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]_CC_0 900 71
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 912 74
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842_CC_0 900 83
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 924 92
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 900 89
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 948 137
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 936 134
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91_CC_0 984 134
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]_CC_0 924 125
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8]_CC_0 912 125
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843_CC_0 924 134
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 948 134
set_location Communication_0/UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 984 137
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 1032 119
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 1020 125
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 972 119
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 948 116
set_location Communication_0/UART_Protocol_0/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1032 116
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 933 110
set_location Communication_0/UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 936 110
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_0 972 89
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_1 984 89
set_location Communication_0/UART_Protocol_0/UART_RX_Protocol_0/counter_s_841_CC_2 996 89
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIMBJD_CC_0 1057 89
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIODAK_CC_0 1032 92
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIK6SN_CC_0 1044 83
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI117D[8]_CC_0 984 71
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 1020 74
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_842_CC_0 1020 92
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 1056 92
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 1056 83
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIK9RD_CC_0 1103 137
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI259F_CC_0 1134 137
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNINIF91_CC_0 1125 128
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIDHUF3[8]_CC_0 1032 134
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIVKKG1[8]_CC_0 1032 137
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_843_CC_0 1128 134
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 1120 137
set_location Communication_0/UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 1137 128
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_0_CC_0 1104 125
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIMK77_CC_0 1092 125
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1068 119
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1056 119
set_location Communication_0/UART_Protocol_1/COREFIFO_C6_0/COREFIFO_C6_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1116 125
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_0 1016 137
set_location Communication_0/UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNI3D6G1_CC_1 1020 137
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841_CC_0 1104 83
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841_CC_1 1116 83
set_location Communication_0/UART_Protocol_1/UART_RX_Protocol_0/counter_s_841_CC_2 1128 83
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIEASS_CC_0 1020 116
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_0_CC_0 1056 116
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITMRS1_CC_0 1056 110
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNI9TPH2[8]_CC_0 996 110
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C11_0/COREFIFO_C11_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1069 116
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIF5GK_CC_0 864 83
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIJVP21_CC_0 876 92
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.full_r_RNI4SLB1_CC_0 852 89
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIRLPL3[8]_CC_0 840 71
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIDPFM1[8]_CC_0 828 71
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_cry_0_CC_0 876 89
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 876 83
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C7_0/COREFIFO_C7_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 852 92
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMB2N1_CC_0 830 107
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMB2N1_CC_1 840 107
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_0 816 110
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_1 828 110
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 870 110
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_1 876 110
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_640_CC_0 828 101
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.rptr_s_640_CC_1 840 101
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM[13]_CC_0 852 110
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/genblk10.wrcnt_r_RNI9HHM[13]_CC_1 864 110
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_0 854 107
set_location Communication_0/USB_3_Protocol_0/COREFIFO_C8_0/COREFIFO_C8_0/genblk16.U_corefifo_async/wdiff_bus_cry_0_CC_1 864 107
set_location Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B[31]_CC_0 1248 92
set_location Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B[31]_CC_1 1260 92
set_location Controler_0/ADI_SPI_0/addr_counter_RNI1NR5B[31]_CC_2 1272 92
set_location Controler_0/ADI_SPI_0/state_reg_RNII7LB9[1]_CC_0 1224 89
set_location Controler_0/ADI_SPI_0/state_reg_RNII7LB9[1]_CC_1 1236 89
set_location Controler_0/ADI_SPI_0/state_reg_RNII7LB9[1]_CC_2 1248 89
set_location Controler_0/ADI_SPI_0/un1_counter_1_s_1_1334_CC_0 1212 92
set_location Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9[31]_CC_0 1320 101
set_location Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9[31]_CC_1 1332 101
set_location Controler_0/ADI_SPI_1/addr_counter_RNI1J6U9[31]_CC_2 1344 101
set_location Controler_0/ADI_SPI_1/state_reg_RNIHDJP4[1]_CC_0 1284 101
set_location Controler_0/ADI_SPI_1/state_reg_RNIHDJP4[1]_CC_1 1296 101
set_location Controler_0/ADI_SPI_1/state_reg_RNIHDJP4[1]_CC_2 1308 101
set_location Controler_0/ADI_SPI_1/un1_counter_1_s_1_1335_CC_0 1319 98
set_location Controler_0/Command_Decoder_0/counter_s_1328_CC_0 1140 116
set_location Controler_0/Command_Decoder_0/counter_s_1328_CC_1 1152 116
set_location Controler_0/Command_Decoder_0/counter_s_1328_CC_2 1164 116
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_1329_CC_0 1164 110
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_1329_CC_1 1176 110
set_location Controler_0/gpio_controler_0/Counter_PULSE_s_1329_CC_2 1188 110
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_0 1203 107
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_1 1212 107
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_0 1227 107
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_1 1236 107
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_0 1164 107
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_1 1176 107
set_location Controler_0/gpio_controler_0/un13_set_pulse_cry_0_CC_2 1188 107
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330_CC_0 1326 110
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1330_CC_1 1332 110
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331_CC_0 1326 116
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1331_CC_1 1332 116
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_0 1308 110
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_1 1320 110
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_0 1308 116
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_1 1320 116
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1333_CC_0 1332 107
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1332_CC_0 1176 116
