Classic Timing Analyzer report for CPU
Sat Jan 06 01:55:06 2018
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                      ;
+------------------------------+-------+---------------+----------------------------------+----------------------+----------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                 ; To                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------+----------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 7.525 ns                         ; CPU_PC:inst4|R_PC[2] ; PC_OUT[2]            ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 432.15 MHz ( period = 2.314 ns ) ; CPU_SM:inst7|tmp     ; CPU_PC:inst4|R_PC[7] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                      ;                      ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------+----------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                               ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                 ; To                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 432.15 MHz ( period = 2.314 ns )               ; CPU_SM:inst7|tmp     ; CPU_PC:inst4|R_PC[1] ; clk        ; clk      ; None                        ; None                      ; 0.973 ns                ;
; N/A   ; 432.15 MHz ( period = 2.314 ns )               ; CPU_SM:inst7|tmp     ; CPU_PC:inst4|R_PC[0] ; clk        ; clk      ; None                        ; None                      ; 0.973 ns                ;
; N/A   ; 432.15 MHz ( period = 2.314 ns )               ; CPU_SM:inst7|tmp     ; CPU_PC:inst4|R_PC[2] ; clk        ; clk      ; None                        ; None                      ; 0.973 ns                ;
; N/A   ; 432.15 MHz ( period = 2.314 ns )               ; CPU_SM:inst7|tmp     ; CPU_PC:inst4|R_PC[3] ; clk        ; clk      ; None                        ; None                      ; 0.973 ns                ;
; N/A   ; 432.15 MHz ( period = 2.314 ns )               ; CPU_SM:inst7|tmp     ; CPU_PC:inst4|R_PC[4] ; clk        ; clk      ; None                        ; None                      ; 0.973 ns                ;
; N/A   ; 432.15 MHz ( period = 2.314 ns )               ; CPU_SM:inst7|tmp     ; CPU_PC:inst4|R_PC[5] ; clk        ; clk      ; None                        ; None                      ; 0.973 ns                ;
; N/A   ; 432.15 MHz ( period = 2.314 ns )               ; CPU_SM:inst7|tmp     ; CPU_PC:inst4|R_PC[6] ; clk        ; clk      ; None                        ; None                      ; 0.973 ns                ;
; N/A   ; 432.15 MHz ( period = 2.314 ns )               ; CPU_SM:inst7|tmp     ; CPU_PC:inst4|R_PC[7] ; clk        ; clk      ; None                        ; None                      ; 0.973 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[0] ; CPU_PC:inst4|R_PC[7] ; clk        ; clk      ; None                        ; None                      ; 0.916 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[0] ; CPU_PC:inst4|R_PC[6] ; clk        ; clk      ; None                        ; None                      ; 0.881 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[1] ; CPU_PC:inst4|R_PC[7] ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[0] ; CPU_PC:inst4|R_PC[5] ; clk        ; clk      ; None                        ; None                      ; 0.846 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[1] ; CPU_PC:inst4|R_PC[6] ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[2] ; CPU_PC:inst4|R_PC[7] ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[0] ; CPU_PC:inst4|R_PC[4] ; clk        ; clk      ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[1] ; CPU_PC:inst4|R_PC[5] ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[2] ; CPU_PC:inst4|R_PC[6] ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[3] ; CPU_PC:inst4|R_PC[7] ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[0] ; CPU_PC:inst4|R_PC[3] ; clk        ; clk      ; None                        ; None                      ; 0.776 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[1] ; CPU_PC:inst4|R_PC[4] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[2] ; CPU_PC:inst4|R_PC[5] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[3] ; CPU_PC:inst4|R_PC[6] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[4] ; CPU_PC:inst4|R_PC[7] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[0] ; CPU_PC:inst4|R_PC[2] ; clk        ; clk      ; None                        ; None                      ; 0.741 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[1] ; CPU_PC:inst4|R_PC[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[2] ; CPU_PC:inst4|R_PC[4] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[3] ; CPU_PC:inst4|R_PC[5] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[4] ; CPU_PC:inst4|R_PC[6] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[5] ; CPU_PC:inst4|R_PC[7] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[1] ; CPU_PC:inst4|R_PC[2] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[2] ; CPU_PC:inst4|R_PC[3] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[3] ; CPU_PC:inst4|R_PC[4] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[4] ; CPU_PC:inst4|R_PC[5] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[5] ; CPU_PC:inst4|R_PC[6] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[6] ; CPU_PC:inst4|R_PC[7] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[0] ; CPU_PC:inst4|R_PC[1] ; clk        ; clk      ; None                        ; None                      ; 0.678 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[1] ; CPU_PC:inst4|R_PC[1] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[2] ; CPU_PC:inst4|R_PC[2] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[3] ; CPU_PC:inst4|R_PC[3] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[4] ; CPU_PC:inst4|R_PC[4] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[5] ; CPU_PC:inst4|R_PC[5] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[6] ; CPU_PC:inst4|R_PC[6] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[7] ; CPU_PC:inst4|R_PC[7] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_PC:inst4|R_PC[0] ; CPU_PC:inst4|R_PC[0] ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; CPU_SM:inst7|tmp     ; CPU_SM:inst7|tmp     ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+----------------------+----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------+
; tco                                                                               ;
+-------+--------------+------------+----------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                 ; To        ; From Clock ;
+-------+--------------+------------+----------------------+-----------+------------+
; N/A   ; None         ; 7.525 ns   ; CPU_PC:inst4|R_PC[2] ; PC_OUT[2] ; clk        ;
; N/A   ; None         ; 6.514 ns   ; CPU_PC:inst4|R_PC[0] ; PC_OUT[0] ; clk        ;
; N/A   ; None         ; 6.154 ns   ; CPU_SM:inst7|tmp     ; SM_OUT    ; clk        ;
; N/A   ; None         ; 5.833 ns   ; CPU_PC:inst4|R_PC[7] ; PC_OUT[7] ; clk        ;
; N/A   ; None         ; 5.779 ns   ; CPU_PC:inst4|R_PC[5] ; PC_OUT[5] ; clk        ;
; N/A   ; None         ; 5.476 ns   ; CPU_PC:inst4|R_PC[1] ; PC_OUT[1] ; clk        ;
; N/A   ; None         ; 5.224 ns   ; CPU_PC:inst4|R_PC[4] ; PC_OUT[4] ; clk        ;
; N/A   ; None         ; 5.088 ns   ; CPU_PC:inst4|R_PC[3] ; PC_OUT[3] ; clk        ;
; N/A   ; None         ; 5.056 ns   ; CPU_PC:inst4|R_PC[6] ; PC_OUT[6] ; clk        ;
+-------+--------------+------------+----------------------+-----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Jan 06 01:55:06 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 432.15 MHz between source register "CPU_SM:inst7|tmp" and destination register "CPU_PC:inst4|R_PC[1]" (period= 2.314 ns)
    Info: + Longest register to register delay is 0.973 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y26_N1; Fanout = 10; REG Node = 'CPU_SM:inst7|tmp'
        Info: 2: + IC(0.227 ns) + CELL(0.746 ns) = 0.973 ns; Loc. = LCFF_X37_Y26_N17; Fanout = 3; REG Node = 'CPU_PC:inst4|R_PC[1]'
        Info: Total cell delay = 0.746 ns ( 76.67 % )
        Info: Total interconnect delay = 0.227 ns ( 23.33 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.504 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.689 ns) + CELL(0.618 ns) = 2.504 ns; Loc. = LCFF_X37_Y26_N17; Fanout = 3; REG Node = 'CPU_PC:inst4|R_PC[1]'
            Info: Total cell delay = 1.472 ns ( 58.79 % )
            Info: Total interconnect delay = 1.032 ns ( 41.21 % )
        Info: - Longest clock path from clock "clk" to source register is 2.504 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.689 ns) + CELL(0.618 ns) = 2.504 ns; Loc. = LCFF_X37_Y26_N1; Fanout = 10; REG Node = 'CPU_SM:inst7|tmp'
            Info: Total cell delay = 1.472 ns ( 58.79 % )
            Info: Total interconnect delay = 1.032 ns ( 41.21 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clk" to destination pin "PC_OUT[2]" through register "CPU_PC:inst4|R_PC[2]" is 7.525 ns
    Info: + Longest clock path from clock "clk" to source register is 2.504 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.689 ns) + CELL(0.618 ns) = 2.504 ns; Loc. = LCFF_X37_Y26_N19; Fanout = 3; REG Node = 'CPU_PC:inst4|R_PC[2]'
        Info: Total cell delay = 1.472 ns ( 58.79 % )
        Info: Total interconnect delay = 1.032 ns ( 41.21 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.927 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y26_N19; Fanout = 3; REG Node = 'CPU_PC:inst4|R_PC[2]'
        Info: 2: + IC(2.945 ns) + CELL(1.982 ns) = 4.927 ns; Loc. = PIN_AB8; Fanout = 0; PIN Node = 'PC_OUT[2]'
        Info: Total cell delay = 1.982 ns ( 40.23 % )
        Info: Total interconnect delay = 2.945 ns ( 59.77 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 180 megabytes
    Info: Processing ended: Sat Jan 06 01:55:07 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


