# vsim -c -novopt -do "run -all" tb_network 
# Start time: 15:09:08 on Jun 02,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.4c_5 linux_x86_64 Nov 14 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# /vsim -voptargs=+acc work.tb_network
# vsim -voptargs="+acc" work.tb_network 
# Start time: 15:17:52 on Jun 02,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "network(fast)".
# Loading work.tb_network(fast)
# Loading work.network(fast)
# Loading work.gate(fast)
# Loading work.dot_prod(fast)
# Loading work.dot_prod(fast__1)
# Loading work.weightRAM(fast)
# Loading work.weightRAM(fast__1)
# Loading work.sigmoid(fast)
# Loading work.tanh(fast)
# Loading work.prng(fast)
# Loading work.weightRAM(fast__2)
# Loading work.weightRAM(fast__3)
# Loading work.array_prod(fast)
add wave -position insertpoint  \
sim:/tb_network/clock \
sim:/tb_network/reset
add wave -position insertpoint  \
sim:/tb_network/newSample \
sim:/tb_network/dataReady \
sim:/tb_network/inputVec \
sim:/tb_network/outputVec \
sim:/tb_network/networkOutput \
sim:/tb_network/resetP \
sim:/tb_network/dataReadyP \
sim:/tb_network/enPerceptron \
sim:/tb_network/modelOutput \
sim:/tb_network/costFunc \
sim:/tb_network/newCostFunc
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/josefonseca/Documents/thesis/verilog/network_train/wave.do
run -all
# Simulation started at 0.000000
# Input Sample           0
# Input Sample         100
# Input Sample         200
# Input Sample         300
# Input Sample         400
# Input Sample         500
# Input Sample         600
# Input Sample         700
# Input Sample         800
# Input Sample         900
# Percentage Wrong bits: 0.025000 percent
# ** Note: $stop    : tb_network.v(220)
#    Time: 546005 ns  Iteration: 3  Instance: /tb_network
# Break in Module tb_network at tb_network.v line 220
   : tb_network.v(220)
#    Time: 546005 ns  Iteration: 3  Instance: /tb_network
# Break in Module tb_network at tb_network.v line 220
# Stopped at tb_network.v line 220
# End time: 15:09:23 on Jun 02,2016, Elapsed time: 0:00:15
# Errors: 0, Warnings: 1
