##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for DEBUG_UART_IntClock
		4.3::Critical Path Report for I2C_Clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. DEBUG_UART_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. I2C_Clock:R)
		5.3::Critical Path Report for (DEBUG_UART_IntClock:R vs. DEBUG_UART_IntClock:R)
		5.4::Critical Path Report for (I2C_Clock:R vs. I2C_Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: ADC_Clock                      | N/A                   | Target: 3.00 MHz    | 
Clock: ADC_Clock(fixed-function)      | N/A                   | Target: 3.00 MHz    | 
Clock: ADC_DelSig_Ext_CP_Clk          | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_DelSig_Ext_CP_Clk(routed)  | N/A                   | Target: 24.00 MHz   | 
Clock: CyBUS_CLK                      | Frequency: 61.79 MHz  | Target: 24.00 MHz   | 
Clock: CyILO                          | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                          | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                   | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                      | N/A                   | Target: 24.00 MHz   | 
Clock: DEBUG_UART_IntClock            | Frequency: 42.07 MHz  | Target: 0.92 MHz    | 
Clock: I2C_Clock                      | Frequency: 27.89 MHz  | Target: 6.00 MHz    | 
Clock: \ADC_DelSig:DSM\/dec_clock     | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK            DEBUG_UART_IntClock  41666.7          25483       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK            I2C_Clock            41666.7          31760       N/A              N/A         N/A              N/A         N/A              N/A         
DEBUG_UART_IntClock  DEBUG_UART_IntClock  1.08333e+006     1059565     N/A              N/A         N/A              N/A         N/A              N/A         
I2C_Clock            I2C_Clock            166667           130814      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase       
--------------  ------------  ---------------------  
SCL(0)_PAD:out  24437         I2C_Clock:R            
SDA(0)_PAD:out  23679         I2C_Clock:R            
Tx(0)_PAD       36266         DEBUG_UART_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 61.79 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \DEBUG_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \DEBUG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25483p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12714
-------------------------------------   ----- 
End-of-path arrival time (ps)           12714
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell6             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                      iocell6         2009   2009  25483  RISE       1
\DEBUG_UART:BUART:rx_postpoll\/main_0         macrocell7      5123   7132  25483  RISE       1
\DEBUG_UART:BUART:rx_postpoll\/q              macrocell7      3350  10482  25483  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2231  12714  25483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for DEBUG_UART_IntClock
*************************************************
Clock: DEBUG_UART_IntClock
Frequency: 42.07 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \DEBUG_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \DEBUG_UART:BUART:sRX:RxSts\/clock
Path slack     : 1059565p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23269
-------------------------------------   ----- 
End-of-path arrival time (ps)           23269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1059565  RISE       1
\DEBUG_UART:BUART:rx_status_4\/main_1                 macrocell8      7960  11540  1059565  RISE       1
\DEBUG_UART:BUART:rx_status_4\/q                      macrocell8      3350  14890  1059565  RISE       1
\DEBUG_UART:BUART:sRX:RxSts\/status_4                 statusicell2    8379  23269  1059565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for I2C_Clock
***************************************
Clock: I2C_Clock
Frequency: 27.89 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:Slave:BitCounter\/enable
Capture Clock  : \I2C:bI2C_UDB:Slave:BitCounter\/clock
Path slack     : 130814p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     162607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31792
-------------------------------------   ----- 
End-of-path arrival time (ps)           31792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q        macrocell39   1250   1250  130814  RISE       1
\I2C:bI2C_UDB:scl_went_high\/main_1     macrocell11   9113  10363  130814  RISE       1
\I2C:bI2C_UDB:scl_went_high\/q          macrocell11   3350  13713  130814  RISE       1
\I2C:bI2C_UDB:counter_en\/main_0        macrocell12  10259  23972  130814  RISE       1
\I2C:bI2C_UDB:counter_en\/q             macrocell12   3350  27322  130814  RISE       1
\I2C:bI2C_UDB:Slave:BitCounter\/enable  count7cell    4471  31792  130814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Slave:BitCounter\/clock                      count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. DEBUG_UART_IntClock:R)
*********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \DEBUG_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \DEBUG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25483p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12714
-------------------------------------   ----- 
End-of-path arrival time (ps)           12714
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell6             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                      iocell6         2009   2009  25483  RISE       1
\DEBUG_UART:BUART:rx_postpoll\/main_0         macrocell7      5123   7132  25483  RISE       1
\DEBUG_UART:BUART:rx_postpoll\/q              macrocell7      3350  10482  25483  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2231  12714  25483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. I2C_Clock:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL(0)/fb
Path End       : \I2C:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 31760p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#4 vs. I2C_Clock:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL(0)/in_clock                                             iocell8             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SCL(0)/fb                         iocell8       1250   1250  31760  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/main_0  macrocell38   5147   6397  31760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell38         0      0  RISE       1


5.3::Critical Path Report for (DEBUG_UART_IntClock:R vs. DEBUG_UART_IntClock:R)
*******************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \DEBUG_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \DEBUG_UART:BUART:sRX:RxSts\/clock
Path slack     : 1059565p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23269
-------------------------------------   ----- 
End-of-path arrival time (ps)           23269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1059565  RISE       1
\DEBUG_UART:BUART:rx_status_4\/main_1                 macrocell8      7960  11540  1059565  RISE       1
\DEBUG_UART:BUART:rx_status_4\/q                      macrocell8      3350  14890  1059565  RISE       1
\DEBUG_UART:BUART:sRX:RxSts\/status_4                 statusicell2    8379  23269  1059565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1


5.4::Critical Path Report for (I2C_Clock:R vs. I2C_Clock:R)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:Slave:BitCounter\/enable
Capture Clock  : \I2C:bI2C_UDB:Slave:BitCounter\/clock
Path slack     : 130814p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     162607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31792
-------------------------------------   ----- 
End-of-path arrival time (ps)           31792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q        macrocell39   1250   1250  130814  RISE       1
\I2C:bI2C_UDB:scl_went_high\/main_1     macrocell11   9113  10363  130814  RISE       1
\I2C:bI2C_UDB:scl_went_high\/q          macrocell11   3350  13713  130814  RISE       1
\I2C:bI2C_UDB:counter_en\/main_0        macrocell12  10259  23972  130814  RISE       1
\I2C:bI2C_UDB:counter_en\/q             macrocell12   3350  27322  130814  RISE       1
\I2C:bI2C_UDB:Slave:BitCounter\/enable  count7cell    4471  31792  130814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Slave:BitCounter\/clock                      count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \DEBUG_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \DEBUG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25483p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12714
-------------------------------------   ----- 
End-of-path arrival time (ps)           12714
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell6             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                      iocell6         2009   2009  25483  RISE       1
\DEBUG_UART:BUART:rx_postpoll\/main_0         macrocell7      5123   7132  25483  RISE       1
\DEBUG_UART:BUART:rx_postpoll\/q              macrocell7      3350  10482  25483  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2231  12714  25483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \DEBUG_UART:BUART:pollcount_1\/main_0
Capture Clock  : \DEBUG_UART:BUART:pollcount_1\/clock_0
Path slack     : 30141p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8016
-------------------------------------   ---- 
End-of-path arrival time (ps)           8016
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell6             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                               iocell6       2009   2009  25483  RISE       1
\DEBUG_UART:BUART:pollcount_1\/main_0  macrocell29   6007   8016  30141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \DEBUG_UART:BUART:pollcount_0\/main_0
Capture Clock  : \DEBUG_UART:BUART:pollcount_0\/clock_0
Path slack     : 30141p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8016
-------------------------------------   ---- 
End-of-path arrival time (ps)           8016
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell6             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                               iocell6       2009   2009  25483  RISE       1
\DEBUG_UART:BUART:pollcount_0\/main_0  macrocell30   6007   8016  30141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 30141p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8016
-------------------------------------   ---- 
End-of-path arrival time (ps)           8016
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell6             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                               iocell6       2009   2009  25483  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_0  macrocell32   6007   8016  30141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 31008p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7149
-------------------------------------   ---- 
End-of-path arrival time (ps)           7149
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell6             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                              iocell6       2009   2009  25483  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_0  macrocell26   5140   7149  31008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \DEBUG_UART:BUART:rx_last\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_last\/clock_0
Path slack     : 31008p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7149
-------------------------------------   ---- 
End-of-path arrival time (ps)           7149
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell6             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                           iocell6       2009   2009  25483  RISE       1
\DEBUG_UART:BUART:rx_last\/main_0  macrocell33   5140   7149  31008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_last\/clock_0                         macrocell33         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 31024p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7132
-------------------------------------   ---- 
End-of-path arrival time (ps)           7132
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell6             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                              iocell6       2009   2009  25483  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_0  macrocell23   5123   7132  31024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL(0)/fb
Path End       : \I2C:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 31760p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#4 vs. I2C_Clock:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL(0)/in_clock                                             iocell8             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SCL(0)/fb                         iocell8       1250   1250  31760  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/main_0  macrocell38   5147   6397  31760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA(0)/fb
Path End       : \I2C:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 31899p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#4 vs. I2C_Clock:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6258
-------------------------------------   ---- 
End-of-path arrival time (ps)           6258
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA(0)/in_clock                                             iocell7             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SDA(0)/fb                         iocell7       1114   1114  31899  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/main_0  macrocell34   5144   6258  31899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:Slave:BitCounter\/enable
Capture Clock  : \I2C:bI2C_UDB:Slave:BitCounter\/clock
Path slack     : 130814p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -4060
------------------------------------------------   ------ 
End-of-path required time (ps)                     162607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31792
-------------------------------------   ----- 
End-of-path arrival time (ps)           31792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q        macrocell39   1250   1250  130814  RISE       1
\I2C:bI2C_UDB:scl_went_high\/main_1     macrocell11   9113  10363  130814  RISE       1
\I2C:bI2C_UDB:scl_went_high\/q          macrocell11   3350  13713  130814  RISE       1
\I2C:bI2C_UDB:counter_en\/main_0        macrocell12  10259  23972  130814  RISE       1
\I2C:bI2C_UDB:counter_en\/q             macrocell12   3350  27322  130814  RISE       1
\I2C:bI2C_UDB:Slave:BitCounter\/enable  count7cell    4471  31792  130814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Slave:BitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 132972p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27685
-------------------------------------   ----- 
End-of-path arrival time (ps)           27685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q         macrocell39     1250   1250  130814  RISE       1
\I2C:bI2C_UDB:scl_went_high\/main_1      macrocell11     9113  10363  130814  RISE       1
\I2C:bI2C_UDB:scl_went_high\/q           macrocell11     3350  13713  130814  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_0  macrocell14     3773  17486  132972  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell14     3350  20836  132972  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell4   6849  27685  132972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell4       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:s_state_0\/main_7
Capture Clock  : \I2C:bI2C_UDB:s_state_0\/clock_0
Path slack     : 133772p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29385
-------------------------------------   ----- 
End-of-path arrival time (ps)           29385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q       macrocell39   1250   1250  130814  RISE       1
\I2C:bI2C_UDB:scl_went_high\/main_1    macrocell11   9113  10363  130814  RISE       1
\I2C:bI2C_UDB:scl_went_high\/q         macrocell11   3350  13713  130814  RISE       1
\I2C:bI2C_UDB:s_state_0_split\/main_8  macrocell16   7931  21644  133772  RISE       1
\I2C:bI2C_UDB:s_state_0_split\/q       macrocell16   3350  24994  133772  RISE       1
\I2C:bI2C_UDB:s_state_0\/main_7        macrocell45   4391  29385  133772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_0\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_11
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 134041p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29116
-------------------------------------   ----- 
End-of-path arrival time (ps)           29116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q      macrocell39   1250   1250  130814  RISE       1
\I2C:bI2C_UDB:scl_went_high\/main_1   macrocell11   9113  10363  130814  RISE       1
\I2C:bI2C_UDB:scl_went_high\/q        macrocell11   3350  13713  130814  RISE       1
\I2C:bI2C_UDB:status_0_split\/main_8  macrocell1    9732  23445  134041  RISE       1
\I2C:bI2C_UDB:status_0_split\/q       macrocell1    3350  26795  134041  RISE       1
\I2C:bI2C_UDB:status_0\/main_11       macrocell37   2321  29116  134041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:s_state_1\/main_11
Capture Clock  : \I2C:bI2C_UDB:s_state_1\/clock_0
Path slack     : 134326p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28831
-------------------------------------   ----- 
End-of-path arrival time (ps)           28831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q       macrocell39   1250   1250  130814  RISE       1
\I2C:bI2C_UDB:scl_went_high\/main_1    macrocell11   9113  10363  130814  RISE       1
\I2C:bI2C_UDB:scl_went_high\/q         macrocell11   3350  13713  130814  RISE       1
\I2C:bI2C_UDB:s_state_1_split\/main_8  macrocell31   9476  23189  134326  RISE       1
\I2C:bI2C_UDB:s_state_1_split\/q       macrocell31   3350  26539  134326  RISE       1
\I2C:bI2C_UDB:s_state_1\/main_11       macrocell44   2292  28831  134326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_1\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_7
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 139117p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24040
-------------------------------------   ----- 
End-of-path arrival time (ps)           24040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q     macrocell39   1250   1250  130814  RISE       1
\I2C:bI2C_UDB:scl_went_high\/main_1  macrocell11   9113  10363  130814  RISE       1
\I2C:bI2C_UDB:scl_went_high\/q       macrocell11   3350  13713  130814  RISE       1
\I2C:bI2C_UDB:status_0\/main_7       macrocell37  10326  24040  139117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 139185p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23972
-------------------------------------   ----- 
End-of-path arrival time (ps)           23972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q     macrocell39   1250   1250  130814  RISE       1
\I2C:bI2C_UDB:scl_went_high\/main_1  macrocell11   9113  10363  130814  RISE       1
\I2C:bI2C_UDB:scl_went_high\/q       macrocell11   3350  13713  130814  RISE       1
\I2C:bI2C_UDB:status_1\/main_3       macrocell36  10259  23972  139185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:s_state_1\/main_7
Capture Clock  : \I2C:bI2C_UDB:s_state_1\/clock_0
Path slack     : 141427p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21730
-------------------------------------   ----- 
End-of-path arrival time (ps)           21730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q     macrocell39   1250   1250  130814  RISE       1
\I2C:bI2C_UDB:scl_went_high\/main_1  macrocell11   9113  10363  130814  RISE       1
\I2C:bI2C_UDB:scl_went_high\/q       macrocell11   3350  13713  130814  RISE       1
\I2C:bI2C_UDB:s_state_1\/main_7      macrocell44   8016  21730  141427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_1\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_state_2\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 144380p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -6010
------------------------------------------------   ------ 
End-of-path required time (ps)                     160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16277
-------------------------------------   ----- 
End-of-path arrival time (ps)           16277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_2\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_state_2\/q               macrocell43     1250   1250  142579  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell13     9377  10627  144380  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell13     3350  13977  144380  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell4   2300  16277  144380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell4       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:s_state_2\/main_2
Capture Clock  : \I2C:bI2C_UDB:s_state_2\/clock_0
Path slack     : 145671p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17486
-------------------------------------   ----- 
End-of-path arrival time (ps)           17486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q     macrocell39   1250   1250  130814  RISE       1
\I2C:bI2C_UDB:scl_went_high\/main_1  macrocell11   9113  10363  130814  RISE       1
\I2C:bI2C_UDB:scl_went_high\/q       macrocell11   3350  13713  130814  RISE       1
\I2C:bI2C_UDB:s_state_2\/main_2      macrocell43   3773  17486  145671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_2\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_state_2\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 149155p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14001
-------------------------------------   ----- 
End-of-path arrival time (ps)           14001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_2\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_state_2\/q      macrocell43   1250   1250  142579  RISE       1
\I2C:bI2C_UDB:status_3\/main_3  macrocell35  12751  14001  149155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_state_2\/q
Path End       : \I2C:bI2C_UDB:s_state_0\/main_3
Capture Clock  : \I2C:bI2C_UDB:s_state_0\/clock_0
Path slack     : 149174p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13982
-------------------------------------   ----- 
End-of-path arrival time (ps)           13982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_2\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_state_2\/q       macrocell43   1250   1250  142579  RISE       1
\I2C:bI2C_UDB:s_state_0\/main_3  macrocell45  12732  13982  149174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_0\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C:bI2C_UDB:StsReg\/clock
Path slack     : 150313p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                         -500
------------------------------------------------   ------ 
End-of-path required time (ps)                     166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15854
-------------------------------------   ----- 
End-of-path arrival time (ps)           15854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell38         0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q     macrocell38    1250   1250  132039  RISE       1
\I2C:bI2C_UDB:status_5\/main_0  macrocell10    7600   8850  150313  RISE       1
\I2C:bI2C_UDB:status_5\/q       macrocell10    3350  12200  150313  RISE       1
\I2C:bI2C_UDB:StsReg\/status_5  statusicell3   3654  15854  150313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:StsReg\/clock                                statusicell3        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_state_2\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 150950p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12207
-------------------------------------   ----- 
End-of-path arrival time (ps)           12207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_2\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_state_2\/q      macrocell43   1250   1250  142579  RISE       1
\I2C:bI2C_UDB:status_1\/main_4  macrocell36  10957  12207  150950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_state_2\/q
Path End       : \I2C:sda_x_wire\/main_5
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 150987p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12169
-------------------------------------   ----- 
End-of-path arrival time (ps)           12169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_2\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_state_2\/q  macrocell43   1250   1250  142579  RISE       1
\I2C:sda_x_wire\/main_5     macrocell49  10919  12169  150987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell49         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_reset\/q
Path End       : \I2C:bI2C_UDB:s_state_2\/main_1
Capture Clock  : \I2C:bI2C_UDB:s_state_2\/clock_0
Path slack     : 151200p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11956
-------------------------------------   ----- 
End-of-path arrival time (ps)           11956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_reset\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_reset\/q         macrocell50   1250   1250  145788  RISE       1
\I2C:bI2C_UDB:s_state_2\/main_1  macrocell43  10706  11956  151200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_2\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_state_0\/q
Path End       : \I2C:bI2C_UDB:s_state_1\/main_10
Capture Clock  : \I2C:bI2C_UDB:s_state_1\/clock_0
Path slack     : 151606p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11551
-------------------------------------   ----- 
End-of-path arrival time (ps)           11551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_0\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_state_0\/q        macrocell45   1250   1250  139217  RISE       1
\I2C:bI2C_UDB:s_state_1\/main_10  macrocell44  10301  11551  151606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_1\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_state_2\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_8
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 151678p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11479
-------------------------------------   ----- 
End-of-path arrival time (ps)           11479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_2\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_state_2\/q      macrocell43   1250   1250  142579  RISE       1
\I2C:bI2C_UDB:status_0\/main_8  macrocell37  10229  11479  151678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_state_0\/q
Path End       : \I2C:sda_x_wire\/main_7
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 151782p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11374
-------------------------------------   ----- 
End-of-path arrival time (ps)           11374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_0\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_state_0\/q  macrocell45   1250   1250  139217  RISE       1
\I2C:sda_x_wire\/main_7     macrocell49  10124  11374  151782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell49         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_state_0\/q
Path End       : \I2C:bI2C_UDB:s_state_2\/main_5
Capture Clock  : \I2C:bI2C_UDB:s_state_2\/clock_0
Path slack     : 151916p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11241
-------------------------------------   ----- 
End-of-path arrival time (ps)           11241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_0\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_state_0\/q       macrocell45   1250   1250  139217  RISE       1
\I2C:bI2C_UDB:s_state_2\/main_5  macrocell43   9991  11241  151916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_2\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_state_0\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_10
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 152688p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10469
-------------------------------------   ----- 
End-of-path arrival time (ps)           10469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_0\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_state_0\/q       macrocell45   1250   1250  139217  RISE       1
\I2C:bI2C_UDB:status_0\/main_10  macrocell37   9219  10469  152688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_state_1\/q
Path End       : \I2C:bI2C_UDB:s_state_2\/main_4
Capture Clock  : \I2C:bI2C_UDB:s_state_2\/clock_0
Path slack     : 152692p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10464
-------------------------------------   ----- 
End-of-path arrival time (ps)           10464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_1\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_state_1\/q       macrocell44   1250   1250  139993  RISE       1
\I2C:bI2C_UDB:s_state_2\/main_4  macrocell43   9214  10464  152692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_2\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_reset\/q
Path End       : \I2C:bI2C_UDB:s_state_1\/main_3
Capture Clock  : \I2C:bI2C_UDB:s_state_1\/clock_0
Path slack     : 152971p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10186
-------------------------------------   ----- 
End-of-path arrival time (ps)           10186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_reset\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_reset\/q         macrocell50   1250   1250  145788  RISE       1
\I2C:bI2C_UDB:s_state_1\/main_3  macrocell44   8936  10186  152971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_1\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_reset\/q
Path End       : \I2C:Net_643_3\/main_0
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 153002p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10154
-------------------------------------   ----- 
End-of-path arrival time (ps)           10154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_reset\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_reset\/q  macrocell50   1250   1250  145788  RISE       1
\I2C:Net_643_3\/main_0    macrocell48   8904  10154  153002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell48         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_state_1\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 153104p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10053
-------------------------------------   ----- 
End-of-path arrival time (ps)           10053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_1\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_state_1\/q      macrocell44   1250   1250  139993  RISE       1
\I2C:bI2C_UDB:status_3\/main_4  macrocell35   8803  10053  153104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_state_1\/q
Path End       : \I2C:bI2C_UDB:s_state_0\/main_4
Capture Clock  : \I2C:bI2C_UDB:s_state_0\/clock_0
Path slack     : 153124p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10033
-------------------------------------   ----- 
End-of-path arrival time (ps)           10033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_1\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_state_1\/q       macrocell44   1250   1250  139993  RISE       1
\I2C:bI2C_UDB:s_state_0\/main_4  macrocell45   8783  10033  153124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_0\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_state_0\/q
Path End       : \I2C:Net_643_3\/main_4
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 153151p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10006
-------------------------------------   ----- 
End-of-path arrival time (ps)           10006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_0\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_state_0\/q  macrocell45   1250   1250  139217  RISE       1
\I2C:Net_643_3\/main_4      macrocell48   8756  10006  153151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell48         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_state_2\/q
Path End       : \I2C:Net_643_3\/main_2
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 153390p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9767
-------------------------------------   ---- 
End-of-path arrival time (ps)           9767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_2\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_state_2\/q  macrocell43   1250   1250  142579  RISE       1
\I2C:Net_643_3\/main_2      macrocell48   8517   9767  153390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell48         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_state_2\/q
Path End       : \I2C:bI2C_UDB:s_state_1\/main_8
Capture Clock  : \I2C:bI2C_UDB:s_state_1\/clock_0
Path slack     : 153406p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9750
-------------------------------------   ---- 
End-of-path arrival time (ps)           9750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_2\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_state_2\/q       macrocell43   1250   1250  142579  RISE       1
\I2C:bI2C_UDB:s_state_1\/main_8  macrocell44   8500   9750  153406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_1\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 153742p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9415
-------------------------------------   ---- 
End-of-path arrival time (ps)           9415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q            macrocell38   1250   1250  132039  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/main_0  macrocell39   8165   9415  153742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:s_state_0\/main_2
Capture Clock  : \I2C:bI2C_UDB:s_state_0\/clock_0
Path slack     : 153742p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9415
-------------------------------------   ---- 
End-of-path arrival time (ps)           9415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q      macrocell38   1250   1250  132039  RISE       1
\I2C:bI2C_UDB:s_state_0\/main_2  macrocell45   8165   9415  153742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_0\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \I2C:bI2C_UDB:s_state_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:s_state_2\/clock_0
Path slack     : 153892p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9265
-------------------------------------   ---- 
End-of-path arrival time (ps)           9265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell1   1210   1210  149246  RISE       1
\I2C:bI2C_UDB:s_state_2\/main_0           macrocell43    8055   9265  153892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_2\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_state_1\/q
Path End       : \I2C:sda_x_wire\/main_6
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 154169p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8988
-------------------------------------   ---- 
End-of-path arrival time (ps)           8988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_1\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_state_1\/q  macrocell44   1250   1250  139993  RISE       1
\I2C:sda_x_wire\/main_6     macrocell49   7738   8988  154169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell49         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:start_sample0_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:start_sample0_reg\/clock_0
Path slack     : 154307p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8850
-------------------------------------   ---- 
End-of-path arrival time (ps)           8850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell38         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q              macrocell38   1250   1250  132039  RISE       1
\I2C:bI2C_UDB:start_sample0_reg\/main_0  macrocell47   7600   8850  154307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:start_sample0_reg\/clock_0                   macrocell47         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:s_reset\/main_1
Capture Clock  : \I2C:bI2C_UDB:s_reset\/clock_0
Path slack     : 154307p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8850
-------------------------------------   ---- 
End-of-path arrival time (ps)           8850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell38         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q    macrocell38   1250   1250  132039  RISE       1
\I2C:bI2C_UDB:s_reset\/main_1  macrocell50   7600   8850  154307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_reset\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_state_1\/q
Path End       : \I2C:Net_643_3\/main_3
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 154565p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8591
-------------------------------------   ---- 
End-of-path arrival time (ps)           8591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_1\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_state_1\/q  macrocell44   1250   1250  139993  RISE       1
\I2C:Net_643_3\/main_3      macrocell48   7341   8591  154565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell48         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 154582p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8575
-------------------------------------   ---- 
End-of-path arrival time (ps)           8575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell4   3580   3580  147819  RISE       1
\I2C:bI2C_UDB:status_3\/main_1              macrocell35     4995   8575  154582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:s_state_0\/main_0
Capture Clock  : \I2C:bI2C_UDB:s_state_0\/clock_0
Path slack     : 154595p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8562
-------------------------------------   ---- 
End-of-path arrival time (ps)           8562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell4   3580   3580  147819  RISE       1
\I2C:bI2C_UDB:s_state_0\/main_0             macrocell45     4982   8562  154595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_0\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_state_1\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 154726p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8431
-------------------------------------   ---- 
End-of-path arrival time (ps)           8431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_1\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_state_1\/q      macrocell44   1250   1250  139993  RISE       1
\I2C:bI2C_UDB:status_1\/main_5  macrocell36   7181   8431  154726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_state_0\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 154839p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8318
-------------------------------------   ---- 
End-of-path arrival time (ps)           8318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_0\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_state_0\/q      macrocell45   1250   1250  139217  RISE       1
\I2C:bI2C_UDB:status_1\/main_6  macrocell36   7068   8318  154839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_state_1\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_9
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 155072p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8084
-------------------------------------   ---- 
End-of-path arrival time (ps)           8084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_1\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_state_1\/q      macrocell44   1250   1250  139993  RISE       1
\I2C:bI2C_UDB:status_0\/main_9  macrocell37   6834   8084  155072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:sda_x_wire\/main_3
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 155288p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7869
-------------------------------------   ---- 
End-of-path arrival time (ps)           7869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell38         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q  macrocell38   1250   1250  132039  RISE       1
\I2C:sda_x_wire\/main_3      macrocell49   6619   7869  155288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell49         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_3\/q
Path End       : \I2C:bI2C_UDB:s_state_1\/main_2
Capture Clock  : \I2C:bI2C_UDB:s_state_1\/clock_0
Path slack     : 155374p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7782
-------------------------------------   ---- 
End-of-path arrival time (ps)           7782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_3\/q        macrocell35   1250   1250  147622  RISE       1
\I2C:bI2C_UDB:s_state_1\/main_2  macrocell44   6532   7782  155374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_1\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \I2C:bI2C_UDB:s_state_1\/main_1
Capture Clock  : \I2C:bI2C_UDB:s_state_1\/clock_0
Path slack     : 155498p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7659
-------------------------------------   ---- 
End-of-path arrival time (ps)           7659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell1   1210   1210  149246  RISE       1
\I2C:bI2C_UDB:s_state_1\/main_1           macrocell44    6449   7659  155498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_1\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Slave:BitCounter\/count_1
Path End       : \I2C:bI2C_UDB:s_state_1\/main_5
Capture Clock  : \I2C:bI2C_UDB:s_state_1\/clock_0
Path slack     : 155498p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7658
-------------------------------------   ---- 
End-of-path arrival time (ps)           7658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Slave:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Slave:BitCounter\/count_1  count7cell    1940   1940  148462  RISE       1
\I2C:bI2C_UDB:s_state_1\/main_5          macrocell44   5718   7658  155498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_1\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_0\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 155605p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7552
-------------------------------------   ---- 
End-of-path arrival time (ps)           7552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_0\/q       macrocell37   1250   1250  150512  RISE       1
\I2C:bI2C_UDB:status_0\/main_2  macrocell37   6302   7552  155605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:Net_643_3\/main_1
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 155637p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell38         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q  macrocell38   1250   1250  132039  RISE       1
\I2C:Net_643_3\/main_1       macrocell48   6270   7520  155637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell48         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_reset\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 155780p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7377
-------------------------------------   ---- 
End-of-path arrival time (ps)           7377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_reset\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_reset\/q        macrocell50   1250   1250  145788  RISE       1
\I2C:bI2C_UDB:status_0\/main_3  macrocell37   6127   7377  155780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Slave:BitCounter\/count_2
Path End       : \I2C:bI2C_UDB:s_state_1\/main_4
Capture Clock  : \I2C:bI2C_UDB:s_state_1\/clock_0
Path slack     : 156312p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6844
-------------------------------------   ---- 
End-of-path arrival time (ps)           6844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Slave:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Slave:BitCounter\/count_2  count7cell    1940   1940  148137  RISE       1
\I2C:bI2C_UDB:s_state_1\/main_4          macrocell44   4904   6844  156312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_1\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_3\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 156539p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6617
-------------------------------------   ---- 
End-of-path arrival time (ps)           6617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_3\/q       macrocell35   1250   1250  147622  RISE       1
\I2C:bI2C_UDB:status_0\/main_1  macrocell37   5367   6617  156539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Slave:BitCounter\/count_0
Path End       : \I2C:bI2C_UDB:s_state_1\/main_6
Capture Clock  : \I2C:bI2C_UDB:s_state_1\/clock_0
Path slack     : 156666p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Slave:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Slave:BitCounter\/count_0  count7cell    1940   1940  148910  RISE       1
\I2C:bI2C_UDB:s_state_1\/main_6          macrocell44   4551   6491  156666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_1\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Slave:BitCounter\/count_0
Path End       : \I2C:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 156948p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6208
-------------------------------------   ---- 
End-of-path arrival time (ps)           6208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Slave:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Slave:BitCounter\/count_0  count7cell    1940   1940  148910  RISE       1
\I2C:bI2C_UDB:status_0\/main_6           macrocell37   4268   6208  156948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Slave:BitCounter\/count_2
Path End       : \I2C:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 156963p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6194
-------------------------------------   ---- 
End-of-path arrival time (ps)           6194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Slave:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Slave:BitCounter\/count_2  count7cell    1940   1940  148137  RISE       1
\I2C:bI2C_UDB:status_0\/main_4           macrocell37   4254   6194  156963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_state_0\/q
Path End       : \I2C:bI2C_UDB:s_state_0\/main_5
Capture Clock  : \I2C:bI2C_UDB:s_state_0\/clock_0
Path slack     : 157035p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6122
-------------------------------------   ---- 
End-of-path arrival time (ps)           6122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_0\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_state_0\/q       macrocell45   1250   1250  139217  RISE       1
\I2C:bI2C_UDB:s_state_0\/main_5  macrocell45   4872   6122  157035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_0\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_state_1\/q
Path End       : \I2C:bI2C_UDB:s_state_1\/main_9
Capture Clock  : \I2C:bI2C_UDB:s_state_1\/clock_0
Path slack     : 157305p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5852
-------------------------------------   ---- 
End-of-path arrival time (ps)           5852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_1\/clock_0                           macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_state_1\/q       macrocell44   1250   1250  139993  RISE       1
\I2C:bI2C_UDB:s_state_1\/main_9  macrocell44   4602   5852  157305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_1\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:sda_x_wire\/main_4
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 157389p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5767
-------------------------------------   ---- 
End-of-path arrival time (ps)           5767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q  macrocell39   1250   1250  130814  RISE       1
\I2C:sda_x_wire\/main_4           macrocell49   4517   5767  157389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell49         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:start_sample0_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:start_sample0_reg\/clock_0
Path slack     : 157592p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5565
-------------------------------------   ---- 
End-of-path arrival time (ps)           5565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q         macrocell39   1250   1250  130814  RISE       1
\I2C:bI2C_UDB:start_sample0_reg\/main_1  macrocell47   4315   5565  157592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:start_sample0_reg\/clock_0                   macrocell47         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:s_reset\/main_2
Capture Clock  : \I2C:bI2C_UDB:s_reset\/clock_0
Path slack     : 157592p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5565
-------------------------------------   ---- 
End-of-path arrival time (ps)           5565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q  macrocell39   1250   1250  130814  RISE       1
\I2C:bI2C_UDB:s_reset\/main_2     macrocell50   4315   5565  157592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_reset\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:Net_643_3\/q
Path End       : \I2C:sda_x_wire\/main_8
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 157606p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5551
-------------------------------------   ---- 
End-of-path arrival time (ps)           5551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell48         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2C:Net_643_3\/q        macrocell48   1250   1250  157606  RISE       1
\I2C:sda_x_wire\/main_8  macrocell49   4301   5551  157606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell49         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C:sda_x_wire\/main_1
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 157734p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell4       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/so_comb  datapathcell4   2520   2520  157734  RISE       1
\I2C:sda_x_wire\/main_1            macrocell49     2903   5423  157734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell49         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:start_sample_reg\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 157745p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:start_sample_reg\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:start_sample_reg\/q  macrocell46   1250   1250  149430  RISE       1
\I2C:bI2C_UDB:status_3\/main_6     macrocell35   4162   5412  157745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_3
Path End       : \I2C:bI2C_UDB:s_state_1\/main_0
Capture Clock  : \I2C:bI2C_UDB:s_state_1\/clock_0
Path slack     : 157925p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5231
-------------------------------------   ---- 
End-of-path arrival time (ps)           5231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_3  controlcell1   1210   1210  150171  RISE       1
\I2C:bI2C_UDB:s_state_1\/main_0           macrocell44    4021   5231  157925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_1\/clock_0                           macrocell44         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_state_2\/q
Path End       : \I2C:bI2C_UDB:s_state_2\/main_3
Capture Clock  : \I2C:bI2C_UDB:s_state_2\/clock_0
Path slack     : 158011p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_2\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_state_2\/q       macrocell43   1250   1250  142579  RISE       1
\I2C:bI2C_UDB:s_state_2\/main_3  macrocell43   3896   5146  158011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_2\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_state_0\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 158019p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_0\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_state_0\/q      macrocell45   1250   1250  139217  RISE       1
\I2C:bI2C_UDB:status_3\/main_5  macrocell35   3888   5138  158019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_reset\/q
Path End       : \I2C:sda_x_wire\/main_2
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 158047p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_reset\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_reset\/q  macrocell50   1250   1250  145788  RISE       1
\I2C:sda_x_wire\/main_2   macrocell49   3860   5110  158047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell49         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_reset\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 158054p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5103
-------------------------------------   ---- 
End-of-path arrival time (ps)           5103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_reset\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_reset\/q        macrocell50   1250   1250  145788  RISE       1
\I2C:bI2C_UDB:status_1\/main_2  macrocell36   3853   5103  158054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 158072p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5084
-------------------------------------   ---- 
End-of-path arrival time (ps)           5084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_reg\/q     macrocell34   1250   1250  158072  RISE       1
\I2C:bI2C_UDB:status_1\/main_1  macrocell36   3834   5084  158072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 158072p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5084
-------------------------------------   ---- 
End-of-path arrival time (ps)           5084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_reg\/q            macrocell34   1250   1250  158072  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/main_0  macrocell41   3834   5084  158072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C:bI2C_UDB:start_sample0_reg\/main_4
Capture Clock  : \I2C:bI2C_UDB:start_sample0_reg\/clock_0
Path slack     : 158254p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last2_reg\/q        macrocell42   1250   1250  154260  RISE       1
\I2C:bI2C_UDB:start_sample0_reg\/main_4  macrocell47   3652   4902  158254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:start_sample0_reg\/clock_0                   macrocell47         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C:bI2C_UDB:s_reset\/main_5
Capture Clock  : \I2C:bI2C_UDB:s_reset\/clock_0
Path slack     : 158254p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last2_reg\/q  macrocell42   1250   1250  154260  RISE       1
\I2C:bI2C_UDB:s_reset\/main_5      macrocell50   3652   4902  158254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_reset\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:start_sample_reg\/q
Path End       : \I2C:bI2C_UDB:s_state_0\/main_6
Capture Clock  : \I2C:bI2C_UDB:s_state_0\/clock_0
Path slack     : 158307p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:start_sample_reg\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:start_sample_reg\/q  macrocell46   1250   1250  149430  RISE       1
\I2C:bI2C_UDB:s_state_0\/main_6    macrocell45   3599   4849  158307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_0\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 158316p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4841
-------------------------------------   ---- 
End-of-path arrival time (ps)           4841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q        macrocell39   1250   1250  130814  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell40   3591   4841  158316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:sda_x_wire\/q
Path End       : \I2C:sda_x_wire\/main_0
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 158397p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell49         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2C:sda_x_wire\/q       macrocell49   1250   1250  158397  RISE       1
\I2C:sda_x_wire\/main_0  macrocell49   3510   4760  158397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell49         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Slave:BitCounter\/count_1
Path End       : \I2C:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 158427p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Slave:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Slave:BitCounter\/count_1  count7cell    1940   1940  148462  RISE       1
\I2C:bI2C_UDB:status_0\/main_5           macrocell37   2790   4730  158427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 158987p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last_reg\/q        macrocell41   1250   1250  155001  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell42   2920   4170  158987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell42         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 158994p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3500
------------------------------------------------   ------ 
End-of-path required time (ps)                     163167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_reg\/q         macrocell34     1250   1250  158072  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/route_si  datapathcell4   2922   4172  158994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell4       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:start_sample0_reg\/main_3
Capture Clock  : \I2C:bI2C_UDB:start_sample0_reg\/clock_0
Path slack     : 158995p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last_reg\/q         macrocell41   1250   1250  155001  RISE       1
\I2C:bI2C_UDB:start_sample0_reg\/main_3  macrocell47   2912   4162  158995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:start_sample0_reg\/clock_0                   macrocell47         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:s_reset\/main_4
Capture Clock  : \I2C:bI2C_UDB:s_reset\/clock_0
Path slack     : 158995p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last_reg\/q  macrocell41   1250   1250  155001  RISE       1
\I2C:bI2C_UDB:s_reset\/main_4     macrocell50   2912   4162  158995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_reset\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_3
Path End       : \I2C:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 159015p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4142
-------------------------------------   ---- 
End-of-path arrival time (ps)           4142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_3  controlcell1   1210   1210  150171  RISE       1
\I2C:bI2C_UDB:status_0\/main_0            macrocell37    2932   4142  159015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_0
Path End       : \I2C:bI2C_UDB:s_reset\/main_0
Capture Clock  : \I2C:bI2C_UDB:s_reset\/clock_0
Path slack     : 159052p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4105
-------------------------------------   ---- 
End-of-path arrival time (ps)           4105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_0  controlcell1   1210   1210  159052  RISE       1
\I2C:bI2C_UDB:s_reset\/main_0             macrocell50    2895   4105  159052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_reset\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_reset\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 159128p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_reset\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_reset\/q        macrocell50   1250   1250  145788  RISE       1
\I2C:bI2C_UDB:status_3\/main_2  macrocell35   2778   4028  159128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_reset\/q
Path End       : \I2C:bI2C_UDB:s_state_0\/main_1
Capture Clock  : \I2C:bI2C_UDB:s_state_0\/clock_0
Path slack     : 159145p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_reset\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_reset\/q         macrocell50   1250   1250  145788  RISE       1
\I2C:bI2C_UDB:s_state_0\/main_1  macrocell45   2762   4012  159145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_state_0\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_3\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 159282p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_3\/q       macrocell35   1250   1250  147622  RISE       1
\I2C:bI2C_UDB:status_3\/main_0  macrocell35   2625   3875  159282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C:bI2C_UDB:start_sample0_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:start_sample0_reg\/clock_0
Path slack     : 159599p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last2_reg\/q        macrocell40   1250   1250  155605  RISE       1
\I2C:bI2C_UDB:start_sample0_reg\/main_2  macrocell47   2308   3558  159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:start_sample0_reg\/clock_0                   macrocell47         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C:bI2C_UDB:s_reset\/main_3
Capture Clock  : \I2C:bI2C_UDB:s_reset\/clock_0
Path slack     : 159599p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last2_reg\/q  macrocell40   1250   1250  155605  RISE       1
\I2C:bI2C_UDB:s_reset\/main_3      macrocell50   2308   3558  159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_reset\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:start_sample0_reg\/q
Path End       : \I2C:bI2C_UDB:start_sample_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:start_sample_reg\/clock_0
Path slack     : 159619p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:start_sample0_reg\/clock_0                   macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:start_sample0_reg\/q      macrocell47   1250   1250  159619  RISE       1
\I2C:bI2C_UDB:start_sample_reg\/main_0  macrocell46   2287   3537  159619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:start_sample_reg\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_1\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 159620p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_1\/q       macrocell36   1250   1250  159620  RISE       1
\I2C:bI2C_UDB:status_1\/main_0  macrocell36   2286   3536  159620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:s_reset\/q
Path End       : \I2C:bI2C_UDB:Slave:BitCounter\/reset
Capture Clock  : \I2C:bI2C_UDB:Slave:BitCounter\/clock
Path slack     : 160357p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (I2C_Clock:R#1 vs. I2C_Clock:R#2)   166667
- Recovery time                                         0
------------------------------------------------   ------ 
End-of-path required time (ps)                     166667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6310
-------------------------------------   ---- 
End-of-path arrival time (ps)           6310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:s_reset\/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:s_reset\/q               macrocell50   1250   1250  145788  RISE       1
\I2C:bI2C_UDB:Slave:BitCounter\/reset  count7cell    5060   6310  160357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Slave:BitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \DEBUG_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \DEBUG_UART:BUART:sRX:RxSts\/clock
Path slack     : 1059565p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23269
-------------------------------------   ----- 
End-of-path arrival time (ps)           23269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1059565  RISE       1
\DEBUG_UART:BUART:rx_status_4\/main_1                 macrocell8      7960  11540  1059565  RISE       1
\DEBUG_UART:BUART:rx_status_4\/q                      macrocell8      3350  14890  1059565  RISE       1
\DEBUG_UART:BUART:sRX:RxSts\/status_4                 statusicell2    8379  23269  1059565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_1\/q
Path End       : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064837p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12306
-------------------------------------   ----- 
End-of-path arrival time (ps)           12306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_1\/q                      macrocell18     1250   1250  1064837  RISE       1
\DEBUG_UART:BUART:counter_load_not\/main_0           macrocell3      5407   6657  1064837  RISE       1
\DEBUG_UART:BUART:counter_load_not\/q                macrocell3      3350  10007  1064837  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2300  12306  1064837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \DEBUG_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065764p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12209
-------------------------------------   ----- 
End-of-path arrival time (ps)           12209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q     macrocell22   1250   1250  1065764  RISE       1
\DEBUG_UART:BUART:rx_counter_load\/main_0  macrocell6    5295   6545  1065764  RISE       1
\DEBUG_UART:BUART:rx_counter_load\/q       macrocell6    3350   9895  1065764  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/load   count7cell    2315  12209  1065764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_1\/q
Path End       : \DEBUG_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \DEBUG_UART:BUART:sTX:TxSts\/clock
Path slack     : 1068688p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14146
-------------------------------------   ----- 
End-of-path arrival time (ps)           14146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_1\/q        macrocell18    1250   1250  1064837  RISE       1
\DEBUG_UART:BUART:tx_status_0\/main_0  macrocell4     5890   7140  1068688  RISE       1
\DEBUG_UART:BUART:tx_status_0\/q       macrocell4     3350  10490  1068688  RISE       1
\DEBUG_UART:BUART:sTX:TxSts\/status_0  statusicell1   3655  14146  1068688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DEBUG_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \DEBUG_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070103p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7220
-------------------------------------   ---- 
End-of-path arrival time (ps)           7220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067664  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   7030   7220  1070103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_1\/q
Path End       : \DEBUG_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \DEBUG_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070213p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7110
-------------------------------------   ---- 
End-of-path arrival time (ps)           7110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_1\/q                macrocell18     1250   1250  1064837  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5860   7110  1070213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_bitclk_enable\/q
Path End       : \DEBUG_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \DEBUG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071397p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5927
-------------------------------------   ---- 
End-of-path arrival time (ps)           5927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell27         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_bitclk_enable\/q          macrocell27     1250   1250  1071397  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4677   5927  1071397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \DEBUG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071517p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q         macrocell22     1250   1250  1065764  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4556   5806  1071517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_1\/q
Path End       : \DEBUG_UART:BUART:txn\/main_1
Capture Clock  : \DEBUG_UART:BUART:txn\/clock_0
Path slack     : 1071801p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8023
-------------------------------------   ---- 
End-of-path arrival time (ps)           8023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_1\/q  macrocell18   1250   1250  1064837  RISE       1
\DEBUG_UART:BUART:txn\/main_1    macrocell17   6773   8023  1071801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_1\/q
Path End       : \DEBUG_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \DEBUG_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1071801p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8023
-------------------------------------   ---- 
End-of-path arrival time (ps)           8023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_1\/q      macrocell18   1250   1250  1064837  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/main_0  macrocell21   6773   8023  1071801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_2\/q
Path End       : \DEBUG_UART:BUART:txn\/main_4
Capture Clock  : \DEBUG_UART:BUART:txn\/clock_0
Path slack     : 1071880p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7943
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_2\/q  macrocell20   1250   1250  1064966  RISE       1
\DEBUG_UART:BUART:txn\/main_4    macrocell17   6693   7943  1071880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_2\/q
Path End       : \DEBUG_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \DEBUG_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1071880p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7943
-------------------------------------   ---- 
End-of-path arrival time (ps)           7943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_2\/q      macrocell20   1250   1250  1064966  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/main_3  macrocell21   6693   7943  1071880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1071911p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7913
-------------------------------------   ---- 
End-of-path arrival time (ps)           7913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1071911  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_6       macrocell24   5973   7913  1071911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_7
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 1072070p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7753
-------------------------------------   ---- 
End-of-path arrival time (ps)           7753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1071911  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_7         macrocell26   5813   7753  1072070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_1
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 1072559p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7265
-------------------------------------   ---- 
End-of-path arrival time (ps)           7265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  1065764  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_1   macrocell32   6015   7265  1072559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \DEBUG_UART:BUART:txn\/main_3
Capture Clock  : \DEBUG_UART:BUART:txn\/clock_0
Path slack     : 1072565p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7258
-------------------------------------   ---- 
End-of-path arrival time (ps)           7258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1072565  RISE       1
\DEBUG_UART:BUART:txn\/main_3                macrocell17     2888   7258  1072565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1072571p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7252
-------------------------------------   ---- 
End-of-path arrival time (ps)           7252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  1065764  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_0  macrocell24   6002   7252  1072571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_7
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 1072602p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7221
-------------------------------------   ---- 
End-of-path arrival time (ps)           7221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1071911  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_7         macrocell23   5281   7221  1072602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_6
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 1072602p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7221
-------------------------------------   ---- 
End-of-path arrival time (ps)           7221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1071911  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_6         macrocell25   5281   7221  1072602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_1\/q
Path End       : \DEBUG_UART:BUART:tx_state_1\/main_0
Capture Clock  : \DEBUG_UART:BUART:tx_state_1\/clock_0
Path slack     : 1072683p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7140
-------------------------------------   ---- 
End-of-path arrival time (ps)           7140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_1\/q       macrocell18   1250   1250  1064837  RISE       1
\DEBUG_UART:BUART:tx_state_1\/main_0  macrocell18   5890   7140  1072683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_1\/q
Path End       : \DEBUG_UART:BUART:tx_state_2\/main_0
Capture Clock  : \DEBUG_UART:BUART:tx_state_2\/clock_0
Path slack     : 1072683p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7140
-------------------------------------   ---- 
End-of-path arrival time (ps)           7140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_1\/q       macrocell18   1250   1250  1064837  RISE       1
\DEBUG_UART:BUART:tx_state_2\/main_0  macrocell20   5890   7140  1072683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \DEBUG_UART:BUART:tx_state_0\/main_3
Capture Clock  : \DEBUG_UART:BUART:tx_state_0\/clock_0
Path slack     : 1072715p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7109
-------------------------------------   ---- 
End-of-path arrival time (ps)           7109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1068990  RISE       1
\DEBUG_UART:BUART:tx_state_0\/main_3                  macrocell19     3529   7109  1072715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_2
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 1072761p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7063
-------------------------------------   ---- 
End-of-path arrival time (ps)           7063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q        macrocell23   1250   1250  1065809  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_2  macrocell32   5813   7063  1072761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \DEBUG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072773p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q                macrocell23     1250   1250  1065809  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3300   4550  1072773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_2\/q
Path End       : \DEBUG_UART:BUART:tx_state_1\/main_3
Capture Clock  : \DEBUG_UART:BUART:tx_state_1\/clock_0
Path slack     : 1072788p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7035
-------------------------------------   ---- 
End-of-path arrival time (ps)           7035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_2\/q       macrocell20   1250   1250  1064966  RISE       1
\DEBUG_UART:BUART:tx_state_1\/main_3  macrocell18   5785   7035  1072788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_2\/q
Path End       : \DEBUG_UART:BUART:tx_state_2\/main_3
Capture Clock  : \DEBUG_UART:BUART:tx_state_2\/clock_0
Path slack     : 1072788p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7035
-------------------------------------   ---- 
End-of-path arrival time (ps)           7035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_2\/q       macrocell20   1250   1250  1064966  RISE       1
\DEBUG_UART:BUART:tx_state_2\/main_3  macrocell20   5785   7035  1072788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:pollcount_0\/q
Path End       : \DEBUG_UART:BUART:pollcount_1\/main_4
Capture Clock  : \DEBUG_UART:BUART:pollcount_1\/clock_0
Path slack     : 1072963p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6860
-------------------------------------   ---- 
End-of-path arrival time (ps)           6860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:pollcount_0\/q       macrocell30   1250   1250  1068066  RISE       1
\DEBUG_UART:BUART:pollcount_1\/main_4  macrocell29   5610   6860  1072963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:pollcount_0\/q
Path End       : \DEBUG_UART:BUART:pollcount_0\/main_3
Capture Clock  : \DEBUG_UART:BUART:pollcount_0\/clock_0
Path slack     : 1072963p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6860
-------------------------------------   ---- 
End-of-path arrival time (ps)           6860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:pollcount_0\/q       macrocell30   1250   1250  1068066  RISE       1
\DEBUG_UART:BUART:pollcount_0\/main_3  macrocell30   5610   6860  1072963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:pollcount_0\/q
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_7
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 1072963p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6860
-------------------------------------   ---- 
End-of-path arrival time (ps)           6860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:pollcount_0\/q       macrocell30   1250   1250  1068066  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_7  macrocell32   5610   6860  1072963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_3\/q
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_4
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 1073043p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6781
-------------------------------------   ---- 
End-of-path arrival time (ps)           6781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_3\/q        macrocell25   1250   1250  1066091  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_4  macrocell32   5531   6781  1073043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_2\/q
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_5
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 1073081p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6743
-------------------------------------   ---- 
End-of-path arrival time (ps)           6743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_2\/q        macrocell26   1250   1250  1066128  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_5  macrocell32   5493   6743  1073081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_6
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 1073111p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6712
-------------------------------------   ---- 
End-of-path arrival time (ps)           6712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073111  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_6         macrocell23   4772   6712  1073111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_5
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 1073111p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6712
-------------------------------------   ---- 
End-of-path arrival time (ps)           6712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073111  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_5         macrocell25   4772   6712  1073111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_0\/q
Path End       : \DEBUG_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \DEBUG_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073173p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_0\/q                macrocell19     1250   1250  1066269  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   2900   4150  1073173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_1
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 1073348p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6476
-------------------------------------   ---- 
End-of-path arrival time (ps)           6476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  1065764  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_1    macrocell23   5226   6476  1073348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 1073348p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6476
-------------------------------------   ---- 
End-of-path arrival time (ps)           6476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  1065764  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_0    macrocell25   5226   6476  1073348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_bitclk_enable\/q
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_3
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 1073353p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  1071397  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_3   macrocell26   5220   6470  1073353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_1
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 1073355p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6468
-------------------------------------   ---- 
End-of-path arrival time (ps)           6468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q  macrocell22   1250   1250  1065764  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_1    macrocell26   5218   6468  1073355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:pollcount_0\/q
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_10
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 1073607p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6216
-------------------------------------   ---- 
End-of-path arrival time (ps)           6216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:pollcount_0\/q       macrocell30   1250   1250  1068066  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_10  macrocell23   4966   6216  1073607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_6
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 1073654p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6169
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073111  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_6         macrocell26   4229   6169  1073654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073734p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6090
-------------------------------------   ---- 
End-of-path arrival time (ps)           6090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q         macrocell23   1250   1250  1065809  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_1  macrocell24   4840   6090  1073734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_3\/q
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074021p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5802
-------------------------------------   ---- 
End-of-path arrival time (ps)           5802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_3\/q         macrocell25   1250   1250  1066091  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_3  macrocell24   4552   5802  1074021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DEBUG_UART:BUART:tx_state_1\/main_2
Capture Clock  : \DEBUG_UART:BUART:tx_state_1\/clock_0
Path slack     : 1074048p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067664  RISE       1
\DEBUG_UART:BUART:tx_state_1\/main_2               macrocell18     5585   5775  1074048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DEBUG_UART:BUART:tx_state_2\/main_2
Capture Clock  : \DEBUG_UART:BUART:tx_state_2\/clock_0
Path slack     : 1074048p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067664  RISE       1
\DEBUG_UART:BUART:tx_state_2\/main_2               macrocell20     5585   5775  1074048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_2\/q
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074064p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5760
-------------------------------------   ---- 
End-of-path arrival time (ps)           5760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_2\/q         macrocell26   1250   1250  1066128  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_4  macrocell24   4510   5760  1074064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DEBUG_UART:BUART:tx_state_0\/main_2
Capture Clock  : \DEBUG_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074116p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5708
-------------------------------------   ---- 
End-of-path arrival time (ps)           5708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067664  RISE       1
\DEBUG_UART:BUART:tx_state_0\/main_2               macrocell19     5518   5708  1074116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_1\/q
Path End       : \DEBUG_UART:BUART:tx_state_0\/main_0
Capture Clock  : \DEBUG_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074118p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5706
-------------------------------------   ---- 
End-of-path arrival time (ps)           5706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_1\/q       macrocell18   1250   1250  1064837  RISE       1
\DEBUG_UART:BUART:tx_state_0\/main_0  macrocell19   4456   5706  1074118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_2\/q
Path End       : \DEBUG_UART:BUART:tx_state_0\/main_4
Capture Clock  : \DEBUG_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074212p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5611
-------------------------------------   ---- 
End-of-path arrival time (ps)           5611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_2\/q       macrocell20   1250   1250  1064966  RISE       1
\DEBUG_UART:BUART:tx_state_0\/main_4  macrocell19   4361   5611  1074212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_bitclk_enable\/q
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_3
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074262p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5561
-------------------------------------   ---- 
End-of-path arrival time (ps)           5561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  1071397  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_3   macrocell23   4311   5561  1074262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_bitclk_enable\/q
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_2
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074262p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5561
-------------------------------------   ---- 
End-of-path arrival time (ps)           5561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  1071397  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_2   macrocell25   4311   5561  1074262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_8
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074501p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5322
-------------------------------------   ---- 
End-of-path arrival time (ps)           5322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074501  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_8         macrocell23   3382   5322  1074501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_7
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074501p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5322
-------------------------------------   ---- 
End-of-path arrival time (ps)           5322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074501  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_7         macrocell25   3382   5322  1074501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_8
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074509p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074501  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_8         macrocell26   3375   5315  1074509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074559p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5264
-------------------------------------   ---- 
End-of-path arrival time (ps)           5264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell22         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q        macrocell22   1250   1250  1065764  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/main_0  macrocell28   4014   5264  1074559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell28         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_0\/q
Path End       : \DEBUG_UART:BUART:txn\/main_2
Capture Clock  : \DEBUG_UART:BUART:txn\/clock_0
Path slack     : 1074614p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5209
-------------------------------------   ---- 
End-of-path arrival time (ps)           5209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_0\/q  macrocell19   1250   1250  1066269  RISE       1
\DEBUG_UART:BUART:txn\/main_2    macrocell17   3959   5209  1074614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_0\/q
Path End       : \DEBUG_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \DEBUG_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074614p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5209
-------------------------------------   ---- 
End-of-path arrival time (ps)           5209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_0\/q      macrocell19   1250   1250  1066269  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/main_1  macrocell21   3959   5209  1074614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_load_fifo\/q
Path End       : \DEBUG_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \DEBUG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074865p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5339
-------------------------------------   ---- 
End-of-path arrival time (ps)           5339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_load_fifo\/q            macrocell24     1250   1250  1062469  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4089   5339  1074865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_bitclk\/q
Path End       : \DEBUG_UART:BUART:tx_state_1\/main_5
Capture Clock  : \DEBUG_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075174p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_bitclk\/q        macrocell21   1250   1250  1075174  RISE       1
\DEBUG_UART:BUART:tx_state_1\/main_5  macrocell18   3400   4650  1075174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_bitclk\/q
Path End       : \DEBUG_UART:BUART:tx_state_2\/main_5
Capture Clock  : \DEBUG_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075174p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_bitclk\/q        macrocell21   1250   1250  1075174  RISE       1
\DEBUG_UART:BUART:tx_state_2\/main_5  macrocell20   3400   4650  1075174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_bitclk\/q
Path End       : \DEBUG_UART:BUART:tx_state_0\/main_5
Capture Clock  : \DEBUG_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075185p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_bitclk\/q        macrocell21   1250   1250  1075174  RISE       1
\DEBUG_UART:BUART:tx_state_0\/main_5  macrocell19   3389   4639  1075185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075217p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4606
-------------------------------------   ---- 
End-of-path arrival time (ps)           4606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073111  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_5       macrocell24   2666   4606  1075217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \DEBUG_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \DEBUG_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075259p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075259  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/main_1   macrocell27   2624   4564  1075259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell27         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \DEBUG_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075260p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075260  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/main_0   macrocell27   2623   4563  1075260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell27         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \DEBUG_UART:BUART:pollcount_1\/main_2
Capture Clock  : \DEBUG_UART:BUART:pollcount_1\/clock_0
Path slack     : 1075270p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075259  RISE       1
\DEBUG_UART:BUART:pollcount_1\/main_2        macrocell29   2614   4554  1075270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \DEBUG_UART:BUART:pollcount_0\/main_2
Capture Clock  : \DEBUG_UART:BUART:pollcount_0\/clock_0
Path slack     : 1075270p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075259  RISE       1
\DEBUG_UART:BUART:pollcount_0\/main_2        macrocell30   2614   4554  1075270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \DEBUG_UART:BUART:pollcount_1\/main_1
Capture Clock  : \DEBUG_UART:BUART:pollcount_1\/clock_0
Path slack     : 1075272p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075260  RISE       1
\DEBUG_UART:BUART:pollcount_1\/main_1        macrocell29   2611   4551  1075272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \DEBUG_UART:BUART:pollcount_0\/main_1
Capture Clock  : \DEBUG_UART:BUART:pollcount_0\/clock_0
Path slack     : 1075272p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075260  RISE       1
\DEBUG_UART:BUART:pollcount_0\/main_1        macrocell30   2611   4551  1075272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075283p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4540
-------------------------------------   ---- 
End-of-path arrival time (ps)           4540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q               macrocell23   1250   1250  1065809  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/main_1  macrocell28   3290   4540  1075283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell28         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_2
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075288p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q       macrocell23   1250   1250  1065809  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_2  macrocell23   3286   4536  1075288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_1
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075288p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q       macrocell23   1250   1250  1065809  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_1  macrocell25   3286   4536  1075288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:pollcount_1\/q
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_9
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075384p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4439
-------------------------------------   ---- 
End-of-path arrival time (ps)           4439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:pollcount_1\/q      macrocell29   1250   1250  1069843  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_9  macrocell23   3189   4439  1075384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DEBUG_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \DEBUG_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075438p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4385
-------------------------------------   ---- 
End-of-path arrival time (ps)           4385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067664  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/main_2                macrocell21     4195   4385  1075438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell21         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_2
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075547p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q       macrocell23   1250   1250  1065809  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_2  macrocell26   3026   4276  1075547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075564p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074501  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_7       macrocell24   2319   4259  1075564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_3\/q
Path End       : \DEBUG_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075570p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_3\/q               macrocell25   1250   1250  1066091  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/main_2  macrocell28   3003   4253  1075570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell28         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \DEBUG_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \DEBUG_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075576p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075576  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/main_2   macrocell27   2307   4247  1075576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell27         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_3\/q
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_4
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075578p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_3\/q       macrocell25   1250   1250  1066091  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_4  macrocell23   2996   4246  1075578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_3\/q
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_3
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075578p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_3\/q       macrocell25   1250   1250  1066091  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_3  macrocell25   2996   4246  1075578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_2\/q
Path End       : \DEBUG_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075599p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4224
-------------------------------------   ---- 
End-of-path arrival time (ps)           4224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_2\/q               macrocell26   1250   1250  1066128  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/main_3  macrocell28   2974   4224  1075599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell28         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_2\/q
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_5
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075607p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_2\/q       macrocell26   1250   1250  1066128  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_5  macrocell23   2967   4217  1075607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_2\/q
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_4
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075607p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_2\/q       macrocell26   1250   1250  1066128  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_4  macrocell25   2967   4217  1075607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_0\/q
Path End       : \DEBUG_UART:BUART:tx_state_0\/main_1
Capture Clock  : \DEBUG_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075678p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_0\/q       macrocell19   1250   1250  1066269  RISE       1
\DEBUG_UART:BUART:tx_state_0\/main_1  macrocell19   2895   4145  1075678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_0\/q
Path End       : \DEBUG_UART:BUART:tx_state_1\/main_1
Capture Clock  : \DEBUG_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075682p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4142
-------------------------------------   ---- 
End-of-path arrival time (ps)           4142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_0\/q       macrocell19   1250   1250  1066269  RISE       1
\DEBUG_UART:BUART:tx_state_1\/main_1  macrocell18   2892   4142  1075682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_0\/q
Path End       : \DEBUG_UART:BUART:tx_state_2\/main_1
Capture Clock  : \DEBUG_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075682p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4142
-------------------------------------   ---- 
End-of-path arrival time (ps)           4142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_0\/q       macrocell19   1250   1250  1066269  RISE       1
\DEBUG_UART:BUART:tx_state_2\/main_1  macrocell20   2892   4142  1075682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_2\/q
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_5
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075722p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4102
-------------------------------------   ---- 
End-of-path arrival time (ps)           4102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_2\/q       macrocell26   1250   1250  1066128  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_5  macrocell26   2852   4102  1075722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_3\/q
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_4
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075726p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4098
-------------------------------------   ---- 
End-of-path arrival time (ps)           4098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_3\/q       macrocell25   1250   1250  1066091  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_4  macrocell26   2848   4098  1075726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_bitclk_enable\/q
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_3
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075778p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_bitclk_enable\/q  macrocell27   1250   1250  1071397  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_3  macrocell32   2795   4045  1075778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_bitclk_enable\/q
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075803p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_bitclk_enable\/q   macrocell27   1250   1250  1071397  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_2  macrocell24   2771   4021  1075803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:txn\/q
Path End       : \DEBUG_UART:BUART:txn\/main_0
Capture Clock  : \DEBUG_UART:BUART:txn\/clock_0
Path slack     : 1076267p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:txn\/q       macrocell17   1250   1250  1076267  RISE       1
\DEBUG_UART:BUART:txn\/main_0  macrocell17   2307   3557  1076267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:pollcount_1\/q
Path End       : \DEBUG_UART:BUART:pollcount_1\/main_3
Capture Clock  : \DEBUG_UART:BUART:pollcount_1\/clock_0
Path slack     : 1076270p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:pollcount_1\/q       macrocell29   1250   1250  1069843  RISE       1
\DEBUG_UART:BUART:pollcount_1\/main_3  macrocell29   2303   3553  1076270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell29         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:pollcount_1\/q
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_6
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 1076270p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:pollcount_1\/q       macrocell29   1250   1250  1069843  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_6  macrocell32   2303   3553  1076270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_bitclk\/q
Path End       : \DEBUG_UART:BUART:txn\/main_6
Capture Clock  : \DEBUG_UART:BUART:txn\/clock_0
Path slack     : 1076272p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_bitclk\/q  macrocell21   1250   1250  1075174  RISE       1
\DEBUG_UART:BUART:txn\/main_6   macrocell17   2301   3551  1076272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_last\/q
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_9
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 1076330p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_last\/clock_0                         macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_last\/q          macrocell33   1250   1250  1076330  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_9  macrocell26   2244   3494  1076330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \DEBUG_UART:BUART:tx_state_1\/main_4
Capture Clock  : \DEBUG_UART:BUART:tx_state_1\/clock_0
Path slack     : 1076382p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3442
-------------------------------------   ---- 
End-of-path arrival time (ps)           3442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076382  RISE       1
\DEBUG_UART:BUART:tx_state_1\/main_4               macrocell18     3252   3442  1076382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \DEBUG_UART:BUART:tx_state_2\/main_4
Capture Clock  : \DEBUG_UART:BUART:tx_state_2\/clock_0
Path slack     : 1076382p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3442
-------------------------------------   ---- 
End-of-path arrival time (ps)           3442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076382  RISE       1
\DEBUG_UART:BUART:tx_state_2\/main_4               macrocell20     3252   3442  1076382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \DEBUG_UART:BUART:txn\/main_5
Capture Clock  : \DEBUG_UART:BUART:txn\/clock_0
Path slack     : 1077311p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2513
-------------------------------------   ---- 
End-of-path arrival time (ps)           2513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076382  RISE       1
\DEBUG_UART:BUART:txn\/main_5                      macrocell17     2323   2513  1077311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_status_3\/q
Path End       : \DEBUG_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \DEBUG_UART:BUART:sRX:RxSts\/clock
Path slack     : 1078711p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_status_3\/q       macrocell32    1250   1250  1078711  RISE       1
\DEBUG_UART:BUART:sRX:RxSts\/status_3  statusicell2   2872   4122  1078711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

