#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Nov 15 17:58:17 2022
# Process ID: 22792
# Current directory: F:/my_learning/lab2/lab_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20444 F:\my_learning\lab2\lab_2\lab_2.xpr
# Log file: F:/my_learning/lab2/lab_2/vivado.log
# Journal file: F:/my_learning/lab2/lab_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/my_learning/lab2/lab_2/lab_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 797.473 ; gain = 142.914
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/my_learning/lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/my_learning/lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/my_learning/lab2/lab_2/lab_2.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/my_learning/lab2/lab_2/lab_2.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/my_learning/lab2/lab_2/lab_2.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/my_learning/lab2/lab_2/lab_2.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_EXT16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/my_learning/lab2/lab_2/lab_2.srcs/sources_1/new/InstructionMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/my_learning/lab2/lab_2/lab_2.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/my_learning/lab2/lab_2/lab_2.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/my_learning/lab2/lab_2/lab_2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/my_learning/lab2/lab_2/lab_2.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/my_learning/lab2/lab_2/lab_2.srcs/sources_1/new/Strcat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Strcat
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/my_learning/lab2/lab_2/lab_2.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/my_learning/lab2/lab_2/lab_2.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/my_learning/lab2/lab_2/lab_2.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/my_learning/lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xelab -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.Strcat
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.S_EXT16
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/my_learning/lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 873.434 ; gain = 1.828
run all
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 2150 ns : File "F:/my_learning/lab2/lab_2/lab_2.srcs/sources_1/new/cpu_top.v" Line 65
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/my_learning/lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/my_learning/lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/my_learning/lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
"xelab -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7c6f77e13414443cae5ad79d79daad28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/my_learning/lab2/lab_2/lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 986.645 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/my_learning/lab2/lab_2/lab_2.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Nov 15 17:59:26 2022] Launched synth_1...
Run output will be captured here: F:/my_learning/lab2/lab_2/lab_2.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/my_learning/lab2/lab_2/lab_2.runs/synth_1

launch_runs synth_1 -jobs 6
[Tue Nov 15 18:00:38 2022] Launched synth_1...
Run output will be captured here: F:/my_learning/lab2/lab_2/lab_2.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbv676-2
INFO: [Device 21-403] Loading part xc7a200tfbv676-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1186.262 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 463 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'cpu_top' is not ideal for floorplanning, since the cellview 'regfile' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/my_learning/lab2/lab_2/lab_2.srcs/constrs_1/new/cpu.xdc]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [F:/my_learning/lab2/lab_2/lab_2.srcs/constrs_1/new/cpu.xdc:47]
WARNING: [Vivado 12-507] No nets matched 'U_cpu/instr_mem/instruction[0]'. [F:/my_learning/lab2/lab_2/lab_2.srcs/constrs_1/new/cpu.xdc:48]
WARNING: [Vivado 12-507] No nets matched 'U_cpu/instr_mem/instruction[1]'. [F:/my_learning/lab2/lab_2/lab_2.srcs/constrs_1/new/cpu.xdc:48]
WARNING: [Vivado 12-507] No nets matched 'U_cpu/instr_mem/instruction[2]'. [F:/my_learning/lab2/lab_2/lab_2.srcs/constrs_1/new/cpu.xdc:48]
WARNING: [Vivado 12-507] No nets matched 'U_cpu/instr_mem/instruction[3]'. [F:/my_learning/lab2/lab_2/lab_2.srcs/constrs_1/new/cpu.xdc:48]
WARNING: [Vivado 12-507] No nets matched 'U_cpu/instr_mem/instruction[11]'. [F:/my_learning/lab2/lab_2/lab_2.srcs/constrs_1/new/cpu.xdc:48]
WARNING: [Vivado 12-507] No nets matched 'U_cpu/instr_mem/instruction[12]'. [F:/my_learning/lab2/lab_2/lab_2.srcs/constrs_1/new/cpu.xdc:48]
WARNING: [Vivado 12-507] No nets matched 'U_cpu/instr_mem/instruction[13]'. [F:/my_learning/lab2/lab_2/lab_2.srcs/constrs_1/new/cpu.xdc:48]
WARNING: [Vivado 12-507] No nets matched 'U_cpu/instr_mem/instruction[14]'. [F:/my_learning/lab2/lab_2/lab_2.srcs/constrs_1/new/cpu.xdc:48]
WARNING: [Vivado 12-507] No nets matched 'U_cpu/instr_mem/instruction[16]'. [F:/my_learning/lab2/lab_2/lab_2.srcs/constrs_1/new/cpu.xdc:48]
WARNING: [Vivado 12-507] No nets matched 'U_cpu/instr_mem/instruction[17]'. [F:/my_learning/lab2/lab_2/lab_2.srcs/constrs_1/new/cpu.xdc:48]
WARNING: [Vivado 12-507] No nets matched 'U_cpu/instr_mem/instruction[21]'. [F:/my_learning/lab2/lab_2/lab_2.srcs/constrs_1/new/cpu.xdc:48]
WARNING: [Vivado 12-507] No nets matched 'U_cpu/instr_mem/instruction[27]'. [F:/my_learning/lab2/lab_2/lab_2.srcs/constrs_1/new/cpu.xdc:48]
WARNING: [Vivado 12-507] No nets matched 'U_cpu/instr_mem/instruction[28]'. [F:/my_learning/lab2/lab_2/lab_2.srcs/constrs_1/new/cpu.xdc:48]
WARNING: [Vivado 12-507] No nets matched 'U_cpu/instr_mem/instruction[29]'. [F:/my_learning/lab2/lab_2/lab_2.srcs/constrs_1/new/cpu.xdc:48]
WARNING: [Vivado 12-507] No nets matched 'U_cpu/instr_mem/instruction[31]'. [F:/my_learning/lab2/lab_2/lab_2.srcs/constrs_1/new/cpu.xdc:48]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [F:/my_learning/lab2/lab_2/lab_2.srcs/constrs_1/new/cpu.xdc:48]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [F:/my_learning/lab2/lab_2/lab_2.srcs/constrs_1/new/cpu.xdc:49]
WARNING: [Vivado 12-507] No nets matched 'u_ila_1_n_0_38_BUFG'. [F:/my_learning/lab2/lab_2/lab_2.srcs/constrs_1/new/cpu.xdc:50]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'dbg_hub' was not found. [F:/my_learning/lab2/lab_2/lab_2.srcs/constrs_1/new/cpu.xdc:50]
Finished Parsing XDC File [F:/my_learning/lab2/lab_2/lab_2.srcs/constrs_1/new/cpu.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1297.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM64X1S => RAM64X1S (inverted pins: WCLK) (RAMS64E): 32 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1426.387 ; gain = 439.742
launch_runs impl_1 -to_step write_bitstream -jobs 6
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1426.387 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1426.387 ; gain = 0.000
[Tue Nov 15 18:01:56 2022] Launched impl_1...
Run output will be captured here: F:/my_learning/lab2/lab_2/lab_2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1426.387 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {F:/my_learning/lab2/lab_2/lab_2.runs/impl_1/cpu_top.bit} [get_hw_devices xc7a200t_0]
set_property PROBES.FILE {F:/my_learning/lab2/lab_2/lab_2.runs/impl_1/cpu_top.ltx} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {F:/my_learning/lab2/lab_2/lab_2.runs/impl_1/cpu_top.ltx} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-2302] Device xc7a200t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Nov-15 18:12:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Nov-15 18:12:22
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/my_learning/lab2/lab_2/lab_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2022-Nov-15 18:12:48
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a200t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2022-Nov-15 18:12:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/my_learning/lab2/lab_2/lab_2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {F:/my_learning/lab2/lab_2/lab_2.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 15 18:13:35 2022...
