===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.4666 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2702 ( 14.5%)    0.2702 ( 18.4%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.2244 ( 12.0%)    0.2244 ( 15.3%)    Parse modules
    0.0416 (  2.2%)    0.0416 (  2.8%)    Verify circuit
    1.2381 ( 66.4%)    0.8390 ( 57.2%)  'firrtl.circuit' Pipeline
    0.1393 (  7.5%)    0.0809 (  5.5%)    'firrtl.module' Pipeline
    0.1283 (  6.9%)    0.0749 (  5.1%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0110 (  0.6%)    0.0060 (  0.4%)      LowerCHIRRTLPass
    0.0156 (  0.8%)    0.0156 (  1.1%)    InferWidths
    0.0677 (  3.6%)    0.0677 (  4.6%)    InferResets
    0.0062 (  0.3%)    0.0062 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0114 (  0.6%)    0.0114 (  0.8%)    WireDFT
    0.0115 (  0.6%)    0.0115 (  0.8%)    PrefixModules
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0641 (  3.4%)    0.0641 (  4.4%)    LowerFIRRTLTypes
    0.7190 ( 38.5%)    0.3782 ( 25.8%)    'firrtl.module' Pipeline
    0.0809 (  4.3%)    0.0453 (  3.1%)      ExpandWhens
    0.0012 (  0.1%)    0.0007 (  0.0%)      RemoveInvalid
    0.6028 ( 32.3%)    0.3144 ( 21.4%)      Canonicalizer
    0.0339 (  1.8%)    0.0178 (  1.2%)      InferReadWrite
    0.0244 (  1.3%)    0.0244 (  1.7%)    Inliner
    0.0265 (  1.4%)    0.0265 (  1.8%)    IMConstProp
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0011 (  0.1%)    0.0011 (  0.1%)    BlackBoxReader
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1227 (  6.6%)    0.1227 (  8.4%)    'firrtl.module' Pipeline
    0.1227 (  6.6%)    0.1227 (  8.4%)      Canonicalizer
    0.0107 (  0.6%)    0.0107 (  0.7%)    RemoveUnusedPorts
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0100 (  0.5%)    0.0100 (  0.7%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.1204 (  6.5%)    0.1204 (  8.2%)  LowerFIRRTLToHW
    0.0011 (  0.1%)    0.0011 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1155 (  6.2%)    0.1155 (  7.9%)  'hw.module' Pipeline
    0.0291 (  1.6%)    0.0291 (  2.0%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0742 (  4.0%)    0.0742 (  5.1%)    Canonicalizer
    0.0122 (  0.7%)    0.0122 (  0.8%)    HWCleanup
    0.0175 (  0.9%)    0.0175 (  1.2%)  'hw.module' Pipeline
    0.0009 (  0.0%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0166 (  0.9%)    0.0166 (  1.1%)    PrettifyVerilog
    0.0987 (  5.3%)    0.0987 (  6.7%)  ExportVerilog
    0.0012 (  0.1%)    0.0012 (  0.1%)  Rest
    1.8657 (100.0%)    1.4666 (100.0%)  Total

{
  totalTime: 1.476,
  maxMemory: 73125888
}
