/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [11:0] _01_;
  reg [18:0] _02_;
  wire celloutsig_0_0z;
  wire [14:0] celloutsig_0_1z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[23] | in_data[17]) & (in_data[41] | in_data[15]));
  assign celloutsig_0_3z = ~((celloutsig_0_1z[1] | celloutsig_0_1z[1]) & (celloutsig_0_0z | celloutsig_0_2z[7]));
  assign celloutsig_1_0z = in_data[103] | in_data[151];
  assign celloutsig_0_8z = ~(in_data[22] ^ celloutsig_0_6z);
  assign celloutsig_1_4z = ~(in_data[165] ^ _00_);
  assign celloutsig_1_11z = ~(celloutsig_1_9z ^ celloutsig_1_0z);
  assign celloutsig_0_4z = in_data[83:81] + { in_data[24:23], celloutsig_0_0z };
  reg [5:0] _10_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _10_ <= 6'h00;
    else _10_ <= { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z };
  assign out_data[5:0] = _10_;
  reg [11:0] _11_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _11_ <= 12'h000;
    else _11_ <= { in_data[148:139], celloutsig_1_0z, celloutsig_1_1z };
  assign { _01_[11:8], _00_, _01_[6:0] } = _11_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 19'h00000;
    else _02_ <= { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_0z, _01_[11:8], _00_, _01_[6:0], celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_8z = { in_data[127:126], celloutsig_1_4z } / { 1'h1, celloutsig_1_5z[3], in_data[96] };
  assign celloutsig_0_6z = { celloutsig_0_2z[5:2], celloutsig_0_0z } === { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_5z = { in_data[80:79], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } > { celloutsig_0_2z[7:6], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_1z = { in_data[129:126], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } > in_data[182:174];
  assign celloutsig_1_19z = ! { _02_, celloutsig_1_2z };
  assign celloutsig_1_9z = ! { celloutsig_1_5z[4:1], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_6z = celloutsig_1_4z & ~(celloutsig_1_5z[3]);
  assign celloutsig_1_18z = celloutsig_1_11z & ~(in_data[121]);
  assign celloutsig_1_5z = { in_data[123:120], celloutsig_1_2z } >> { in_data[178:176], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_1z = { in_data[38:25], celloutsig_0_0z } >> in_data[20:6];
  assign celloutsig_0_2z = celloutsig_0_1z[12:1] - celloutsig_0_1z[13:2];
  assign celloutsig_1_2z = ~((in_data[168] & celloutsig_1_0z) | (in_data[118] & celloutsig_1_0z));
  assign celloutsig_1_7z = ~((celloutsig_1_1z & celloutsig_1_4z) | (_01_[9] & celloutsig_1_1z));
  assign _01_[7] = _00_;
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z };
endmodule
