#[macro_use]
mod _macros;

#[cfg(feature = "hv")]
#[path = "el2/mod.rs"]
mod elx;

#[cfg(not(feature = "hv"))]
#[path = "el1/mod.rs"]
mod elx;

mod context;
mod entry;
mod head;
mod paging;
mod relocate;
mod trap;

use aarch64_cpu::registers::*;
pub use elx::Pte;
use elx::*;

use crate::{ArchTrait, mem::PageTableInfo};

// ARM Generic Timer IRQ number (PPI 30)
const TIMER_IRQ: usize = 30;

pub type PT<A> = page_table_generic::PageTable<paging::Generic, A>;

pub struct Arch;

impl ArchTrait for Arch {
    type PT = paging::Generic;

    fn post_allocator() {}

    fn kernel_code() -> &'static [u8] {
        let start = ext_sym_addr!(_head);
        let end = ext_sym_addr!(__kernel_code_end);
        let size = end - start;
        unsafe { core::slice::from_raw_parts(start as *const u8, size) }
    }

    fn _pa(vaddr: *const u8) -> usize {
        vaddr as usize - crate::consts::KERNEL_LINER_OFFSET
    }

    fn _va(paddr: usize) -> *mut u8 {
        (paddr + crate::consts::KERNEL_LINER_OFFSET) as *mut u8
    }

    fn ioremap(paddr: usize, _size: usize) -> *mut u8 {
        if crate::mem::is_mmu_enabled() {
            todo!()
        } else {
            paddr as *mut u8
        }
    }

    fn _io(paddr: usize) -> *mut u8 {
        Self::_va(paddr)
    }

    fn per_cpu_trap_init(_is_primary: bool) {
        trap::setup();
    }

    fn systimer_irq() -> usize {
        TIMER_IRQ
    }

    fn systimer_enable() {
        elx::systick_enable();
    }

    fn systimer_disable() {
        elx::systick_disable();
    }

    fn systimer_set_interval(ticks: usize) {
        elx::systick_set_interval(ticks);
    }

    fn systimer_ack() {
        // ARM generic timer doesn't need explicit ACK
        // The interrupt is cleared when a new timer value is set
    }

    fn systimer_freq() -> usize {
        CNTFRQ_EL0.get() as _
    }

    fn systimer_tick() -> usize {
        CNTPCT_EL0.get() as _
    }

    fn shutdown() -> ! {
        todo!()
    }

    fn irq_all_is_enabled() -> bool {
        unsafe {
            let daif: u64;
            core::arch::asm!(
                "mrs {daif}, daif",
                daif = out(reg) daif,
                options(nomem, nostack, pure)
            );
            // IRQ is enabled when bit 1 (I bit) is 0
            (daif & (1 << 1)) == 0
        }
    }

    fn irq_all_set_enable(enable: bool) {
        unsafe {
            if enable {
                core::arch::asm!("msr daifclr, #2", options(nomem, nostack));
            } else {
                core::arch::asm!("msr daifset, #2", options(nomem, nostack));
            }
        }
    }

    fn create_page_table<A: page_table_generic::FrameAllocator>(
        allocator: A,
    ) -> page_table_generic::PageTable<Self::PT, A> {
        page_table_generic::PageTable::<Self::PT, A>::new(allocator).unwrap()
    }

    fn kernel_page_table() -> PageTableInfo {
        elx::get_kernal_table()
    }

    fn set_kernel_page_table(val: PageTableInfo) {
        elx::set_kernal_table(val);
    }

    fn irq_is_enabled(_irq: crate::irq::SoftIrqId) -> bool {
        // For now, return false (can be extended with GIC support)
        false
    }

    fn irq_set_enable(_irq: crate::irq::SoftIrqId, _enable: bool) {
        // For now, do nothing (can be extended with GIC support)
    }
}
