#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Oct  4 15:16:15 2015
# Process ID: 25593
# Log file: /home/tsotne/arm_vhdl/arm_vhdl.runs/synth_1/arm_vhdl.vds
# Journal file: /home/tsotne/arm_vhdl/arm_vhdl.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source arm_vhdl.tcl -notrace
Command: synth_design -top arm_vhdl -part xc7z100iffv1156-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z100i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z100i'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 967.211 ; gain = 154.520 ; free physical = 152 ; free virtual = 3616
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'arm_vhdl' [/home/tsotne/git/arm/arm_vhdl/arm_vhdl.vhd:63]
	Parameter sizeA bound to: 7 - type: integer 
	Parameter sizeD bound to: 8 - type: integer 
	Parameter sizeHeader bound to: 1 - type: integer 
	Parameter sizeZPause bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'arm_vhdl' (1#1) [/home/tsotne/git/arm/arm_vhdl/arm_vhdl.vhd:63]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1003.500 ; gain = 190.809 ; free physical = 109 ; free virtual = 3576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1003.500 ; gain = 190.809 ; free physical = 108 ; free virtual = 3575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z100iffv1156-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1011.500 ; gain = 198.809 ; free physical = 108 ; free virtual = 3576
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z100iffv1156-2L
INFO: [Synth 8-5545] ROM "becomeIdle" won't be mapped to RAM because address size (19) is larger than maximum supported(18)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1027.516 ; gain = 214.824 ; free physical = 120 ; free virtual = 3567
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module arm_vhdl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2020 (col length:140)
BRAMs: 1510 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1199.551 ; gain = 386.859 ; free physical = 102 ; free virtual = 3409
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "becomeIdle" won't be mapped to RAM because address size (19) is larger than maximum supported(18)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1199.551 ; gain = 386.859 ; free physical = 102 ; free virtual = 3399
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1199.551 ; gain = 386.859 ; free physical = 102 ; free virtual = 3399

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\concatenatedInputs_reg[0]_P )
WARNING: [Synth 8-3332] Sequential element (\concatenatedInputs_reg[0]_P ) is unused and will be removed from module arm_vhdl.

---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1215.574 ; gain = 402.883 ; free physical = 137 ; free virtual = 3388
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1215.574 ; gain = 402.883 ; free physical = 137 ; free virtual = 3388

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1215.574 ; gain = 402.883 ; free physical = 137 ; free virtual = 3388
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1215.574 ; gain = 402.883 ; free physical = 137 ; free virtual = 3388
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1215.574 ; gain = 402.883 ; free physical = 136 ; free virtual = 3387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1215.574 ; gain = 402.883 ; free physical = 143 ; free virtual = 3386
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1215.574 ; gain = 402.883 ; free physical = 143 ; free virtual = 3386
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1215.574 ; gain = 402.883 ; free physical = 143 ; free virtual = 3386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1215.574 ; gain = 402.883 ; free physical = 143 ; free virtual = 3386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1215.574 ; gain = 402.883 ; free physical = 143 ; free virtual = 3386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     3|
|4     |LUT3 |    34|
|5     |LUT5 |     1|
|6     |LUT6 |     4|
|7     |FDCE |    19|
|8     |FDPE |    20|
|9     |LDC  |    16|
|10    |IBUF |    18|
|11    |OBUF |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   119|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1215.574 ; gain = 402.883 ; free physical = 143 ; free virtual = 3386
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1215.574 ; gain = 286.363 ; free physical = 143 ; free virtual = 3386
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1215.574 ; gain = 402.883 ; free physical = 143 ; free virtual = 3386
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LDC => LDCE: 15 instances
  LDC => LDCE (inverted pins: G): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1310.578 ; gain = 389.367 ; free physical = 126 ; free virtual = 3320
report_utilization: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:02 . Memory (MB): peak = 1342.598 ; gain = 0.000 ; free physical = 114 ; free virtual = 3318
INFO: [Common 17-206] Exiting Vivado at Sun Oct  4 15:17:09 2015...
