INFO: [VRFC 10-163] Analyzing VHDL file "/home/tnt3192a/documents/work/M1/S8/vhdl/test_fifo.0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_fifo'
