
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/calculix_2655B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000003 cycles: 2503575 heartbeat IPC: 3.99429 cumulative IPC: 3.99429 (Simulation time: 0 hr 0 min 26 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2503575 (Simulation time: 0 hr 0 min 26 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 5942717 heartbeat IPC: 2.9077 cumulative IPC: 2.9077 (Simulation time: 0 hr 1 min 0 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 9567967 heartbeat IPC: 2.75843 cumulative IPC: 2.8311 (Simulation time: 0 hr 1 min 36 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 13201816 heartbeat IPC: 2.7519 cumulative IPC: 2.8042 (Simulation time: 0 hr 2 min 10 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 17052801 heartbeat IPC: 2.59674 cumulative IPC: 2.74929 (Simulation time: 0 hr 2 min 45 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 21101204 heartbeat IPC: 2.47011 cumulative IPC: 2.68851 (Simulation time: 0 hr 3 min 18 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 25266496 heartbeat IPC: 2.40079 cumulative IPC: 2.63587 (Simulation time: 0 hr 3 min 52 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 29110860 heartbeat IPC: 2.60121 cumulative IPC: 2.63086 (Simulation time: 0 hr 4 min 23 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 32900797 heartbeat IPC: 2.63857 cumulative IPC: 2.63182 (Simulation time: 0 hr 4 min 54 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 36474495 heartbeat IPC: 2.79822 cumulative IPC: 2.64932 (Simulation time: 0 hr 5 min 25 sec) 
Heartbeat CPU 0 instructions: 110000004 cycles: 39991297 heartbeat IPC: 2.84349 cumulative IPC: 2.66754 (Simulation time: 0 hr 5 min 55 sec) 
Finished CPU 0 instructions: 100000001 cycles: 37487722 cumulative IPC: 2.66754 (Simulation time: 0 hr 5 min 55 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.66754 instructions: 100000001 cycles: 37487722
cpu0_DTLB TOTAL     ACCESS:   12578595  HIT:   12563051  MISS:      15544
cpu0_DTLB LOAD      ACCESS:   11992052  HIT:   11976552  MISS:      15500
cpu0_DTLB RFO       ACCESS:     586543  HIT:     586499  MISS:         44
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 34.1497 cycles
cpu0_ITLB TOTAL     ACCESS:    6329400  HIT:    6329400  MISS:          0
cpu0_ITLB LOAD      ACCESS:    6329400  HIT:    6329400  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       2862  HIT:       2862  MISS:          0
cpu0_L1I LOAD      ACCESS:       2862  HIT:       2862  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      15544  HIT:      13634  MISS:       1910
cpu0_STLB LOAD      ACCESS:      15500  HIT:      13592  MISS:       1908
cpu0_STLB RFO       ACCESS:         44  HIT:         42  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 204.535 cycles
cpu0_L1D TOTAL     ACCESS:   14115562  HIT:   12902069  MISS:    1213493
cpu0_L1D LOAD      ACCESS:   12556193  HIT:   11344011  MISS:    1212182
cpu0_L1D RFO       ACCESS:    1557489  HIT:    1556245  MISS:       1244
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       1880  HIT:       1813  MISS:         67
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 27.5191 cycles
cpu0_L2C TOTAL     ACCESS:    1327973  HIT:    1058353  MISS:     269620
cpu0_L2C LOAD      ACCESS:    1212182  HIT:     942701  MISS:     269481
cpu0_L2C RFO       ACCESS:       1244  HIT:       1214  MISS:         30
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     114480  HIT:     114388  MISS:         92
cpu0_L2C TRANSLATION ACCESS:         67  HIT:         50  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 74.0808 cycles
LLC TOTAL     ACCESS:     335153  HIT:     223318  MISS:     111835
LLC LOAD      ACCESS:     269481  HIT:     157882  MISS:     111599
LLC RFO       ACCESS:         30  HIT:         28  MISS:          2
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      65625  HIT:      65395  MISS:        230
LLC TRANSLATION ACCESS:         17  HIT:         13  MISS:          4
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 127.988 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      67385  ROW_BUFFER_MISS:      44218
 DBUS AVG_CONGESTED_CYCLE:    3.79534
 WQ ROW_BUFFER_HIT:        691  ROW_BUFFER_MISS:       2857  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.352% MPKI: 1.49459 Average ROB Occupancy at Mispredict: 218.042
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.49459
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

