gs vdivsd xmm10,xmm14,qword [r11 + r11 * 2 + 0x4bad3685]
gs vdivsd xmm10,xmm14,qword [rax]
gs vdivsd xmm10,xmm14,qword [r15 + 2 * rdi + 0x72]
vdivsd xmm10,xmm11,qword [r11 + r11 * 2 + 0x4bad3685]
gs vdivsd xmm10,xmm11,qword [rax]
gs vdivsd xmm10,xmm11,qword [r15 + 2 * rdi + 0x72]
vdivsd xmm10,xmm3,qword [r11 + r11 * 2 + 0x4bad3685]
vdivsd xmm10,xmm3,qword [rax]
gs vdivsd xmm10,xmm3,qword [r15 + 2 * rdi + 0x72]
vdivsd xmm13,xmm14,qword [r11 + r11 * 2 + 0x4bad3685]
gs vdivsd xmm13,xmm14,qword [rax]
vdivsd xmm13,xmm14,qword [r15 + 2 * rdi + 0x72]
gs vdivsd xmm13,xmm11,qword [r11 + r11 * 2 + 0x4bad3685]
gs vdivsd xmm13,xmm11,qword [rax]
vdivsd xmm13,xmm11,qword [r15 + 2 * rdi + 0x72]
vdivsd xmm13,xmm3,qword [r11 + r11 * 2 + 0x4bad3685]
gs vdivsd xmm13,xmm3,qword [rax]
gs vdivsd xmm13,xmm3,qword [r15 + 2 * rdi + 0x72]
vdivsd xmm1,xmm14,qword [r11 + r11 * 2 + 0x4bad3685]
vdivsd xmm1,xmm14,qword [rax]
vdivsd xmm1,xmm14,qword [r15 + 2 * rdi + 0x72]
vdivsd xmm1,xmm11,qword [r11 + r11 * 2 + 0x4bad3685]
gs vdivsd xmm1,xmm11,qword [rax]
vdivsd xmm1,xmm11,qword [r15 + 2 * rdi + 0x72]
vdivsd xmm1,xmm3,qword [r11 + r11 * 2 + 0x4bad3685]
vdivsd xmm1,xmm3,qword [rax]
gs vdivsd xmm1,xmm3,qword [r15 + 2 * rdi + 0x72]
gs vdivsd xmm9,xmm14,qword [eax]
gs vdivsd xmm9,xmm14,qword [ebx + 8 * edx]
a32 gs vdivsd xmm9,xmm14,qword [esp + 1 * ebp]
a32 vdivsd xmm9,xmm6,qword [eax]
a32 gs vdivsd xmm9,xmm6,qword [ebx + 8 * edx]
a32 vdivsd xmm9,xmm6,qword [esp + 1 * ebp]
gs a32 vdivsd xmm9,xmm8,qword [eax]
a32 vdivsd xmm9,xmm8,qword [ebx + 8 * edx]
a32 vdivsd xmm9,xmm8,qword [esp + 1 * ebp]
a32 vdivsd xmm6,xmm14,qword [eax]
a32 gs vdivsd xmm6,xmm14,qword [ebx + 8 * edx]
a32 gs vdivsd xmm6,xmm14,qword [esp + 1 * ebp]
a32 gs vdivsd xmm6,xmm6,qword [eax]
a32 vdivsd xmm6,xmm6,qword [ebx + 8 * edx]
vdivsd xmm6,xmm6,qword [esp + 1 * ebp]
gs a32 vdivsd xmm6,xmm8,qword [eax]
gs a32 vdivsd xmm6,xmm8,qword [ebx + 8 * edx]
gs a32 vdivsd xmm6,xmm8,qword [esp + 1 * ebp]
gs a32 vdivsd xmm12,xmm14,qword [eax]
gs a32 vdivsd xmm12,xmm14,qword [ebx + 8 * edx]
gs a32 vdivsd xmm12,xmm14,qword [esp + 1 * ebp]
a32 gs vdivsd xmm12,xmm6,qword [eax]
vdivsd xmm12,xmm6,qword [ebx + 8 * edx]
a32 gs vdivsd xmm12,xmm6,qword [esp + 1 * ebp]
gs a32 vdivsd xmm12,xmm8,qword [eax]
vdivsd xmm12,xmm8,qword [ebx + 8 * edx]
gs vdivsd xmm12,xmm8,qword [esp + 1 * ebp]
vdivsd xmm15,xmm11,qword [r11 + r11 * 2 + 0x4bad3685]
gs vdivsd xmm15,xmm11,qword [rdx - 0x80000000]
vdivsd xmm15,xmm11,qword [rsp + 1 * rbp]
gs vdivsd xmm15,xmm7,qword [r11 + r11 * 2 + 0x4bad3685]
gs vdivsd xmm15,xmm7,qword [rdx - 0x80000000]
gs vdivsd xmm15,xmm7,qword [rsp + 1 * rbp]
vdivsd xmm15,xmm0,qword [r11 + r11 * 2 + 0x4bad3685]
vdivsd xmm15,xmm0,qword [rdx - 0x80000000]
vdivsd xmm15,xmm0,qword [rsp + 1 * rbp]
gs vdivsd xmm12,xmm11,qword [r11 + r11 * 2 + 0x4bad3685]
vdivsd xmm12,xmm11,qword [rdx - 0x80000000]
gs vdivsd xmm12,xmm11,qword [rsp + 1 * rbp]
vdivsd xmm12,xmm7,qword [r11 + r11 * 2 + 0x4bad3685]
gs vdivsd xmm12,xmm7,qword [rdx - 0x80000000]
gs vdivsd xmm12,xmm7,qword [rsp + 1 * rbp]
gs vdivsd xmm12,xmm0,qword [r11 + r11 * 2 + 0x4bad3685]
vdivsd xmm12,xmm0,qword [rdx - 0x80000000]
gs vdivsd xmm12,xmm0,qword [rsp + 1 * rbp]
gs vdivsd xmm14,xmm11,qword [r11 + r11 * 2 + 0x4bad3685]
vdivsd xmm14,xmm11,qword [rdx - 0x80000000]
vdivsd xmm14,xmm11,qword [rsp + 1 * rbp]
gs vdivsd xmm14,xmm7,qword [r11 + r11 * 2 + 0x4bad3685]
vdivsd xmm14,xmm7,qword [rdx - 0x80000000]
gs vdivsd xmm14,xmm7,qword [rsp + 1 * rbp]
vdivsd xmm14,xmm0,qword [r11 + r11 * 2 + 0x4bad3685]
gs vdivsd xmm14,xmm0,qword [rdx - 0x80000000]
gs vdivsd xmm14,xmm0,qword [rsp + 1 * rbp]
vdivsd xmm4,xmm2,qword [r15d + 2 * edi + 0x72]
a32 vdivsd xmm4,xmm2,qword [ebp]
vdivsd xmm4,xmm2,qword [eax]
a32 vdivsd xmm4,xmm10,qword [r15d + 2 * edi + 0x72]
a32 vdivsd xmm4,xmm10,qword [ebp]
gs vdivsd xmm4,xmm10,qword [eax]
gs vdivsd xmm4,xmm3,qword [r15d + 2 * edi + 0x72]
vdivsd xmm4,xmm3,qword [ebp]
gs a32 vdivsd xmm4,xmm3,qword [eax]
vdivsd xmm10,xmm2,qword [r15d + 2 * edi + 0x72]
vdivsd xmm10,xmm2,qword [ebp]
vdivsd xmm10,xmm2,qword [eax]
a32 vdivsd xmm10,xmm10,qword [r15d + 2 * edi + 0x72]
a32 vdivsd xmm10,xmm10,qword [ebp]
gs a32 vdivsd xmm10,xmm10,qword [eax]
a32 vdivsd xmm10,xmm3,qword [r15d + 2 * edi + 0x72]
a32 gs vdivsd xmm10,xmm3,qword [ebp]
gs vdivsd xmm10,xmm3,qword [eax]
a32 gs vdivsd xmm12,xmm2,qword [r15d + 2 * edi + 0x72]
gs a32 vdivsd xmm12,xmm2,qword [ebp]
a32 vdivsd xmm12,xmm2,qword [eax]
gs vdivsd xmm12,xmm10,qword [r15d + 2 * edi + 0x72]
gs a32 vdivsd xmm12,xmm10,qword [ebp]
gs a32 vdivsd xmm12,xmm10,qword [eax]
vdivsd xmm12,xmm3,qword [r15d + 2 * edi + 0x72]
a32 gs vdivsd xmm12,xmm3,qword [ebp]
gs vdivsd xmm12,xmm3,qword [eax]
gs a32 vdivsd xmm2,xmm15,xmm1
a32 vdivsd xmm2,xmm15,xmm12
gs vdivsd xmm2,xmm15,xmm2
gs a32 vdivsd xmm2,xmm8,xmm1
a32 gs vdivsd xmm2,xmm8,xmm12
a32 vdivsd xmm2,xmm8,xmm2
vdivsd xmm2,xmm5,xmm1
vdivsd xmm2,xmm5,xmm12
gs vdivsd xmm2,xmm5,xmm2
vdivsd xmm0,xmm15,xmm1
gs a32 vdivsd xmm0,xmm15,xmm12
a32 gs vdivsd xmm0,xmm15,xmm2
gs a32 vdivsd xmm0,xmm8,xmm1
gs a32 vdivsd xmm0,xmm8,xmm12
vdivsd xmm0,xmm8,xmm2
gs vdivsd xmm0,xmm5,xmm1
gs a32 vdivsd xmm0,xmm5,xmm12
vdivsd xmm0,xmm5,xmm2
gs vdivsd xmm5,xmm15,xmm1
gs a32 vdivsd xmm5,xmm15,xmm12
gs vdivsd xmm5,xmm15,xmm2
gs a32 vdivsd xmm5,xmm8,xmm1
a32 vdivsd xmm5,xmm8,xmm12
gs vdivsd xmm5,xmm8,xmm2
gs vdivsd xmm5,xmm5,xmm1
vdivsd xmm5,xmm5,xmm12
vdivsd xmm5,xmm5,xmm2
gs vdivsd xmm11,xmm8,xmm1
a32 gs vdivsd xmm11,xmm8,xmm0
vdivsd xmm11,xmm8,xmm15
gs vdivsd xmm11,xmm7,xmm1
a32 vdivsd xmm11,xmm7,xmm0
a32 vdivsd xmm11,xmm7,xmm15
vdivsd xmm11,xmm10,xmm1
vdivsd xmm11,xmm10,xmm0
vdivsd xmm11,xmm10,xmm15
a32 vdivsd xmm13,xmm8,xmm1
a32 gs vdivsd xmm13,xmm8,xmm0
a32 gs vdivsd xmm13,xmm8,xmm15
gs a32 vdivsd xmm13,xmm7,xmm1
gs a32 vdivsd xmm13,xmm7,xmm0
vdivsd xmm13,xmm7,xmm15
a32 vdivsd xmm13,xmm10,xmm1
a32 gs vdivsd xmm13,xmm10,xmm0
gs vdivsd xmm13,xmm10,xmm15
gs vdivsd xmm2,xmm8,xmm1
gs vdivsd xmm2,xmm8,xmm0
a32 vdivsd xmm2,xmm8,xmm15
vdivsd xmm2,xmm7,xmm1
a32 vdivsd xmm2,xmm7,xmm0
a32 vdivsd xmm2,xmm7,xmm15
gs vdivsd xmm2,xmm10,xmm1
gs vdivsd xmm2,xmm10,xmm0
a32 vdivsd xmm2,xmm10,xmm15
