Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0c9a0372d921409b9d6f51e7b09de71e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 32 for port b [E:/Vivado/Codes/Backups/Apr 20/3/Processor/vivado/exp1.srcs/sources_1/new/processor.v:91]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 32 for port s [E:/Vivado/Codes/Backups/Apr 20/3/Processor/vivado/exp1.srcs/sources_1/new/processor.v:94]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 32 for port s [E:/Vivado/Codes/Backups/Apr 20/3/Processor/vivado/exp1.srcs/sources_1/new/processor.v:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
