$date
	Thu Sep 22 14:29:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1fs
$end
$scope module test $end
$var wire 1 ! clk $end
$var reg 1 " bus_gnt $end
$var reg 1 # rst_n $end
$var reg 1 $ write $end
$var reg 1 % write_ack $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10000000
1$
1"
1!
#15000000
0!
#20000000
0$
1!
#25000000
0!
#30000000
1!
#35000000
0!
#40000000
0"
1!
#45000000
0!
#50000000
1"
1!
#55000000
0!
#60000000
1!
#65000000
0!
#70000000
1%
1!
#75000000
0!
#80000000
0"
0%
1!
#85000000
0!
#90000000
1!
#95000000
0!
#100000000
1$
1"
1#
1!
#105000000
0!
#110000000
0$
1!
#115000000
0!
#120000000
1!
#125000000
0!
#130000000
1!
#135000000
0!
#140000000
1!
#145000000
0!
#150000000
1!
#155000000
0!
#160000000
1%
1!
#165000000
0!
#170000000
0"
0%
1!
#175000000
0!
#180000000
1!
#185000000
0!
#190000000
1!
