<wfState parentWizardPath="C:/MentorGraphics/ODB++_Inside_Cadence_Allegro/brd2odb_dir/sys/wizards/brd2odb.xmlz">
    <variables>
        <variable name="tLogName" value="brd2odb_log"/>
        <variable name="tMiscellaneous" value="misc"/>
        <variable name="bAssem" value="false"/>
        <variable name="elDPRS" value=""/>
        <variable name="oProfileSymbolType" value="r"/>
        <variable name="bSilk" value="true"/>
        <variable name="bFab" value="false"/>
        <variable name="pReadConfig" value=""/>
        <variable name="listDBList" value=""/>
        <variable name="pEDASourcePath" value="C:/Users/phdgc/Downloads/uob-hep-pc065/design_files/worklib/pc065d_fibv2a_toplevel/physical/pc065d_fibv2a_toplevel_29.brd"/>
        <variable name="tDoc" value="doc"/>
        <variable name="bMoreOpt" value="true"/>
        <variable name="bInner" value="true"/>
        <variable name="bDelete" value="true"/>
        <variable name="bGuiMode" value="true"/>
        <variable name="tInner" value="inn_cpr"/>
        <variable name="tCompPackageLogicalNet" value="eda"/>
        <variable name="fMatch" value="0.2"/>
        <variable name="bRemoveRedundantDielectric" value="yes"/>
        <variable name="bSuppressPads" value="no"/>
        <variable name="oSuppress" value="no"/>
        <variable name="bUsePanel" value="no"/>
        <variable name="bDoc" value="true"/>
        <variable name="bJobExist" value="false"/>
        <variable name="bPhysicalNets" value="true"/>
        <variable name="tPhysicalNets" value="phys_nets"/>
        <variable name="bHelp" value="false"/>
        <variable name="tOuter" value="out_cpr"/>
        <variable name="oExport" value="full"/>
        <variable name="bFi" value="no"/>
        <variable name="tUdr" value=""/>
        <variable name="oReadSqa" value="no"/>
        <variable name="bRemoveCompDetails" value="false"/>
        <variable name="tUdb" value=""/>
        <variable name="bSupportOutdatedFiles" value="no"/>
        <variable name="oApplicationUnits" value="inch"/>
        <variable name="bVerify" value="false"/>
        <variable name="eResp" value="C:/MentorGraphics/ODB++_Inside_Cadence_Allegro/brd2odb_dir/tmp/files_list-genesis186a8.it088130.14392"/>
        <variable name="oPadflash" value="ignore"/>
        <variable name="tDiodPin1Name" value=""/>
        <variable name="tActualDesignPath" value=""/>
        <variable name="textCOMANS" value="-1"/>
        <variable name="oComponent" value="place_bound"/>
        <variable name="pTf" value=""/>
        <variable name="oNetNoneFlag" value="yes"/>
        <variable name="bBoundary" value="no"/>
        <variable name="bSuppressR0" value="no"/>
        <variable name="elSTEP" value="stp"/>
        <variable name="bIff" value="no"/>
        <variable name="tDrillRout" value="th"/>
        <variable name="eModels" value=""/>
        <variable name="bBb" value="no"/>
        <variable name="pMatrixFile" value=""/>
        <variable name="bRemoveEDA" value="false"/>
        <variable name="bThermalError" value="no"/>
        <variable name="bMiscellaneous" value="true"/>
        <variable name="tRemoveCompDetails" value=""/>
        <variable name="bSolderP" value="true"/>
        <variable name="bSolderM" value="true"/>
        <variable name="bVwr" value="true"/>
        <variable name="bNeutNets" value="true"/>
        <variable name="bSolderName" value="no"/>
        <variable name="oVersion" value="v8"/>
        <variable name="bOuter" value="true"/>
        <variable name="oSkipRefdes" value="no"/>
        <variable name="oASM" value="fatf"/>
        <variable name="oTrSym" value="no"/>
        <variable name="out_job_full_path" value="C:/Users/phdgc/Downloads/uob-hep-pc065/design_files/worklib/pc065d_fibv2a_toplevel/physical/pc065d_fibv2a_toplevel_29.tgz"/>
        <variable name="bSilkFill" value="no"/>
        <variable name="tUdt" value=""/>
        <variable name="pAifFile" value=""/>
        <variable name="oInvocationMode" value="cam_compare"/>
        <variable name="tOutDesignName" value="pc065d_fibv2a_toplevel_29"/>
        <variable name="bNetlist" value="false"/>
        <variable name="pOutputPath" value="C:/Users/phdgc/Downloads/uob-hep-pc065/design_files/worklib/pc065d_fibv2a_toplevel/physical"/>
        <variable name="textCurrentMode" value="standard"/>
        <variable name="bReadDrc" value="no"/>
        <variable name="bDrillRout" value="true"/>
        <variable name="pLogPath" value="${pEDASourcePath}"/>
        <variable name="bRoundCorners" value="no"/>
        <variable name="elJOB" value="pc065d_fibv2a_toplevel_29"/>
        <variable name="intSTATUS" value="0"/>
        <variable name="bHelpGui" value="false"/>
        <variable name="oTm" value="default"/>
        <variable name="bVer" value="false"/>
        <variable name="oEDA" value="mentor_boardstation"/>
        <variable name="textCurrentDC" value=""/>
        <variable name="boolIsDirectMode" value="true"/>
        <variable name="tSolderP" value="sp"/>
        <variable name="tSolderM" value="sm"/>
        <variable name="oCompression" value="tar_gzip"/>
        <variable name="fOutline" value="0.1"/>
        <variable name="bReadRegion" value="yes"/>
        <variable name="tSilk" value="ss"/>
        <variable name="tFlexMaterialList" value=""/>
    </variables>
    <stages>
        <stage skip="false" name="Settings_Preferences"/>
    </stages>
    <executionState nextStageIndex="0" nextCmdIndex="34" nextBlockIndex="7" running="true" executionMode="standard" nextStageName="Settings_Preferences" designCenter=""/>
</wfState>
