Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Mon Feb  3 09:28:58 2025
| Host              : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                  Violations  
---------  ----------------  -----------------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                             1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree           1           
TIMING-6   Critical Warning  No common primary clock between related clocks               1           
TIMING-7   Critical Warning  No common node between related clocks                        1           
DPIR-2     Warning           Asynchronous driver check                                    2112        
TIMING-18  Warning           Missing input or output delay                                46          
XDCB-2     Warning           Clock defined on multiple objects                            1           
XDCB-4     Warning           create_clock constraint set on both sides of diff pair port  1           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC                   1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (21)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.196        0.000                      0                16144        0.012        0.000                      0                16132        0.750        0.000                       0                  9594  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
ftdi_clk              {0.000 5.000}        10.000          100.000         
sysclk                {0.000 2.500}        5.000           200.000         
sysclk_bufg           {0.000 2.500}        5.000           200.000         
  clk_out2_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ftdi_clk                    2.196        0.000                      0                  384        0.032        0.000                      0                  384        4.458        0.000                       0                   201  
sysclk_bufg                                                                                                                                                             0.750        0.000                       0                     2  
  clk_out2_clk_wiz_0        7.125        0.000                      0                15747        0.012        0.000                      0                15747        4.458        0.000                       0                  9391  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  ftdi_clk                  9.654        0.000                      0                    6                                                                        
ftdi_clk            clk_out2_clk_wiz_0        8.713        0.000                      0                    7        0.168        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                  clk_out2_clk_wiz_0  
(none)              ftdi_clk            clk_out2_clk_wiz_0  
(none)                                  ftdi_clk            
(none)              clk_out2_clk_wiz_0  ftdi_clk            


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              ftdi_clk                                
(none)                                  clk_out2_clk_wiz_0  
(none)                                  ftdi_clk            


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clk
  To Clock:  ftdi_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft600_send_recv/reg_LED_data_out_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk fall@5.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 1.003ns (42.936%)  route 1.333ns (57.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 7.139 - 5.000 ) 
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.841ns (routing 0.703ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.639ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.841     2.757    gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E2                                     r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      1.003     3.760 r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOUTADOUT[0]
                         net (fo=2, routed)           1.333     5.093    ft600_send_recv/doutb[0]
    SLICE_X0Y115         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.623 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.516     7.139    ft600_send_recv/CLK
    SLICE_X0Y115         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.361     7.500    
                         clock uncertainty           -0.235     7.265    
    SLICE_X0Y115         FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025     7.290    ft600_send_recv/reg_LED_data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.290    
                         arrival time                          -5.093    
  -------------------------------------------------------------------
                         slack                                  2.196    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft600_send_recv/reg_LED_data_out_reg[0]_lopt_replica/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk fall@5.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 1.003ns (43.325%)  route 1.312ns (56.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 7.139 - 5.000 ) 
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.841ns (routing 0.703ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.639ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.841     2.757    gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E2                                     r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      1.003     3.760 r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOUTADOUT[0]
                         net (fo=2, routed)           1.312     5.072    ft600_send_recv/doutb[0]
    SLICE_X0Y115         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.623 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.516     7.139    ft600_send_recv/CLK
    SLICE_X0Y115         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[0]_lopt_replica/C  (IS_INVERTED)
                         clock pessimism              0.361     7.500    
                         clock uncertainty           -0.235     7.265    
    SLICE_X0Y115         FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     7.290    ft600_send_recv/reg_LED_data_out_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                          7.290    
                         arrival time                          -5.072    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.222ns  (required time - arrival time)
  Source:                 gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft600_send_recv/reg_LED_data_out_reg[2]_lopt_replica/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk fall@5.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 0.947ns (40.992%)  route 1.363ns (59.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 7.139 - 5.000 ) 
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.841ns (routing 0.703ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.639ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.841     2.757    gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E2                                     r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      0.947     3.704 r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOUTADOUT[2]
                         net (fo=2, routed)           1.363     5.068    ft600_send_recv/doutb[2]
    SLICE_X0Y115         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.623 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.516     7.139    ft600_send_recv/CLK
    SLICE_X0Y115         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[2]_lopt_replica/C  (IS_INVERTED)
                         clock pessimism              0.361     7.500    
                         clock uncertainty           -0.235     7.265    
    SLICE_X0Y115         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     7.290    ft600_send_recv/reg_LED_data_out_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          7.290    
                         arrival time                          -5.068    
  -------------------------------------------------------------------
                         slack                                  2.222    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft600_send_recv/reg_LED_data_out_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk fall@5.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.997ns (43.552%)  route 1.292ns (56.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 7.139 - 5.000 ) 
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.841ns (routing 0.703ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.639ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.841     2.757    gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E2                                     r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.997     3.754 r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOUTADOUT[1]
                         net (fo=2, routed)           1.292     5.047    ft600_send_recv/doutb[1]
    SLICE_X0Y115         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.623 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.516     7.139    ft600_send_recv/CLK
    SLICE_X0Y115         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.361     7.500    
                         clock uncertainty           -0.235     7.265    
    SLICE_X0Y115         FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.025     7.290    ft600_send_recv/reg_LED_data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.290    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.289ns  (required time - arrival time)
  Source:                 gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft600_send_recv/reg_LED_data_out_reg[1]_lopt_replica/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk fall@5.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.997ns (44.445%)  route 1.246ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 7.139 - 5.000 ) 
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.841ns (routing 0.703ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.639ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.841     2.757    gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E2                                     r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.997     3.754 r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOUTADOUT[1]
                         net (fo=2, routed)           1.246     5.001    ft600_send_recv/doutb[1]
    SLICE_X0Y115         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.623 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.516     7.139    ft600_send_recv/CLK
    SLICE_X0Y115         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[1]_lopt_replica/C  (IS_INVERTED)
                         clock pessimism              0.361     7.500    
                         clock uncertainty           -0.235     7.265    
    SLICE_X0Y115         FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     7.290    ft600_send_recv/reg_LED_data_out_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          7.290    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                  2.289    

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft600_send_recv/reg_LED_data_out_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk fall@5.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.960ns (43.065%)  route 1.269ns (56.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 7.139 - 5.000 ) 
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.841ns (routing 0.703ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.639ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.841     2.757    gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E2                                     r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      0.960     3.717 r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOUTADOUT[3]
                         net (fo=2, routed)           1.269     4.987    ft600_send_recv/doutb[3]
    SLICE_X0Y115         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.623 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.516     7.139    ft600_send_recv/CLK
    SLICE_X0Y115         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.361     7.500    
                         clock uncertainty           -0.235     7.265    
    SLICE_X0Y115         FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     7.290    ft600_send_recv/reg_LED_data_out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.290    
                         arrival time                          -4.987    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft600_send_recv/reg_LED_data_out_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk fall@5.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.947ns (42.634%)  route 1.274ns (57.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 7.139 - 5.000 ) 
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.841ns (routing 0.703ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.639ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.841     2.757    gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E2                                     r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      0.947     3.704 r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOUTADOUT[2]
                         net (fo=2, routed)           1.274     4.979    ft600_send_recv/doutb[2]
    SLICE_X0Y115         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.623 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.516     7.139    ft600_send_recv/CLK
    SLICE_X0Y115         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.361     7.500    
                         clock uncertainty           -0.235     7.265    
    SLICE_X0Y115         FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025     7.290    ft600_send_recv/reg_LED_data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.290    
                         arrival time                          -4.979    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.383ns  (required time - arrival time)
  Source:                 gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft600_send_recv/reg_LED_data_out_reg[3]_lopt_replica/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk fall@5.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.960ns (44.668%)  route 1.189ns (55.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.139ns = ( 7.139 - 5.000 ) 
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.841ns (routing 0.703ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.639ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.841     2.757    gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E2                                     r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      0.960     3.717 r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOUTADOUT[3]
                         net (fo=2, routed)           1.189     4.907    ft600_send_recv/doutb[3]
    SLICE_X0Y115         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.623 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.516     7.139    ft600_send_recv/CLK
    SLICE_X0Y115         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[3]_lopt_replica/C  (IS_INVERTED)
                         clock pessimism              0.361     7.500    
                         clock uncertainty           -0.235     7.265    
    SLICE_X0Y115         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     7.290    ft600_send_recv/reg_LED_data_out_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          7.290    
                         arrival time                          -4.907    
  -------------------------------------------------------------------
                         slack                                  2.383    

Slack (MET) :             2.721ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk rise@10.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        1.624ns  (logic 0.081ns (4.987%)  route 1.543ns (95.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.188ns = ( 12.188 - 10.000 ) 
    Source Clock Delay      (SCD):    2.626ns = ( 7.626 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.710ns (routing 0.703ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.639ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.710     7.626    ft600_send_recv/CLK
    SLICE_X0Y115         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     7.707 f  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=50, routed)          1.543     9.250    gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB36_X1Y5          RAMB36E2                                     r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    10.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.623 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.565    12.188    gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E2                                     r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.361    12.549    
                         clock uncertainty           -0.235    12.314    
    RAMB36_X1Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342    11.972    gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         11.972    
                         arrival time                          -9.250    
  -------------------------------------------------------------------
                         slack                                  2.721    

Slack (MET) :             2.721ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ftdi_clk rise@10.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        1.631ns  (logic 0.081ns (4.966%)  route 1.550ns (95.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.195ns = ( 12.195 - 10.000 ) 
    Source Clock Delay      (SCD):    2.626ns = ( 7.626 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.710ns (routing 0.703ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.639ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.710     7.626    ft600_send_recv/CLK
    SLICE_X0Y115         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     7.707 f  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=50, routed)          1.550     9.257    gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/enb
    RAMB36_X1Y4          RAMB36E2                                     r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                     10.000    10.000 r  
    E13                                               0.000    10.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000    10.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302    10.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    10.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.623 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.572    12.195    gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E2                                     r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.361    12.556    
                         clock uncertainty           -0.235    12.321    
    RAMB36_X1Y4          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342    11.979    gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         11.979    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  2.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 input_sipo/data_o_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINBDIN[1]
                            (rising edge-triggered cell RAMB18E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.060ns (29.268%)  route 0.145ns (70.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Net Delay (Source):      1.540ns (routing 0.639ns, distribution 0.901ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.703ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.540     2.163    input_sipo/CLK
    SLICE_X2Y7           FDCE                                         r  input_sipo/data_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.223 r  input_sipo/data_o_reg[17]/Q
                         net (fo=1, routed)           0.145     2.368    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[17]
    RAMB18_X0Y2          RAMB18E2                                     r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINBDIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.861     2.777    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y2          RAMB18E2                                     r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.413     2.364    
    RAMB18_X0Y2          RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[1])
                                                     -0.028     2.336    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 input_sipo/data_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINADIN[5]
                            (rising edge-triggered cell RAMB18E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.040ns (28.777%)  route 0.099ns (71.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Net Delay (Source):      0.961ns (routing 0.391ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.435ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         0.961     1.316    input_sipo/CLK
    SLICE_X3Y7           FDCE                                         r  input_sipo/data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.356 r  input_sipo/data_o_reg[5]/Q
                         net (fo=1, routed)           0.099     1.455    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X0Y2          RAMB18E2                                     r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.174     1.755    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y2          RAMB18E2                                     r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.334     1.421    
    RAMB18_X0Y2          RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_DINADIN[5])
                                                     -0.005     1.416    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 input_sipo/data_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINADIN[12]
                            (rising edge-triggered cell RAMB18E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      0.967ns (routing 0.391ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.435ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         0.967     1.322    input_sipo/CLK
    SLICE_X2Y7           FDCE                                         r  input_sipo/data_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.361 r  input_sipo/data_o_reg[12]/Q
                         net (fo=1, routed)           0.120     1.481    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[12]
    RAMB18_X0Y2          RAMB18E2                                     r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINADIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.174     1.755    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y2          RAMB18E2                                     r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.308     1.447    
    RAMB18_X0Y2          RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_DINADIN[12])
                                                     -0.005     1.442    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Net Delay (Source):      0.959ns (routing 0.391ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.435ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         0.959     1.314    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y10          FDSE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.353 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/Q
                         net (fo=2, routed)           0.058     1.411    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]_0[0]
    SLICE_X3Y10          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.087     1.667    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y10          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.347     1.320    
    SLICE_X3Y10          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.367    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.060ns (59.370%)  route 0.041ns (40.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Net Delay (Source):      0.960ns (routing 0.391ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.435ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         0.960     1.315    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y11          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.354 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/Q
                         net (fo=8, routed)           0.034     1.388    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X3Y11          LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.021     1.409 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[1]_i_1/O
                         net (fo=1, routed)           0.007     1.416    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[1]
    SLICE_X3Y11          FDSE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.087     1.668    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y11          FDSE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.347     1.321    
    SLICE_X3Y11          FDSE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.368    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.039ns (34.891%)  route 0.073ns (65.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Net Delay (Source):      0.960ns (routing 0.391ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.435ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         0.960     1.315    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y11          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.354 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/Q
                         net (fo=8, routed)           0.073     1.426    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X3Y10          FDSE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.087     1.667    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y10          FDSE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.335     1.332    
    SLICE_X3Y10          FDSE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.378    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 input_sipo/gen_shift_reg.data_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_sipo/gen_shift_reg.data_x_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.040ns (38.955%)  route 0.063ns (61.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Net Delay (Source):      0.964ns (routing 0.391ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.435ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         0.964     1.319    input_sipo/CLK
    SLICE_X3Y7           FDCE                                         r  input_sipo/gen_shift_reg.data_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.359 r  input_sipo/gen_shift_reg.data_x_reg[7]/Q
                         net (fo=2, routed)           0.063     1.421    input_sipo/data_x[7]
    SLICE_X3Y7           FDCE                                         r  input_sipo/gen_shift_reg.data_x_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.092     1.673    input_sipo/CLK
    SLICE_X3Y7           FDCE                                         r  input_sipo/gen_shift_reg.data_x_reg[23]/C
                         clock pessimism             -0.348     1.325    
    SLICE_X3Y7           FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.372    input_sipo/gen_shift_reg.data_x_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 input_sipo/data_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINADIN[6]
                            (rising edge-triggered cell RAMB18E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.040ns (28.986%)  route 0.098ns (71.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Net Delay (Source):      0.967ns (routing 0.391ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.435ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         0.967     1.322    input_sipo/CLK
    SLICE_X3Y6           FDCE                                         r  input_sipo/data_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.362 r  input_sipo/data_o_reg[6]/Q
                         net (fo=1, routed)           0.098     1.460    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X0Y2          RAMB18E2                                     r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.174     1.755    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y2          RAMB18E2                                     r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.340     1.414    
    RAMB18_X0Y2          RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_DINADIN[6])
                                                     -0.005     1.409    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.061ns (48.740%)  route 0.064ns (51.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Net Delay (Source):      0.955ns (routing 0.391ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.435ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         0.955     1.310    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y12          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.350 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/Q
                         net (fo=5, routed)           0.057     1.407    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][4]
    SLICE_X2Y10          LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.021     1.428 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[3]_i_1/O
                         net (fo=1, routed)           0.007     1.435    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[3]
    SLICE_X2Y10          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.091     1.672    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y10          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism             -0.335     1.336    
    SLICE_X2Y10          FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.383    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 input_sipo/pixel_counter_x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_sipo/pixel_counter_x_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.052ns (48.283%)  route 0.056ns (51.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Net Delay (Source):      0.963ns (routing 0.391ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.435ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         0.963     1.318    input_sipo/CLK
    SLICE_X1Y5           FDCE                                         r  input_sipo/pixel_counter_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.356 r  input_sipo/pixel_counter_x_reg[4]/Q
                         net (fo=4, routed)           0.032     1.388    input_sipo/pixel_counter_x[4]
    SLICE_X1Y5           LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.014     1.402 r  input_sipo/pixel_counter_x[4]_i_1__2/O
                         net (fo=1, routed)           0.024     1.426    input_sipo/pixel_counter_x[4]_i_1__2_n_0
    SLICE_X1Y5           FDCE                                         r  input_sipo/pixel_counter_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.092     1.672    input_sipo/CLK
    SLICE_X1Y5           FDCE                                         r  input_sipo/pixel_counter_x_reg[4]/C
                         clock pessimism             -0.348     1.324    
    SLICE_X1Y5           FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.370    input_sipo/pixel_counter_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ftdi_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ftdi_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y5   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y6   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y4   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y3   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB18_X0Y2   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X0Y48  ftdi_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X4Y3    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X4Y3    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X0Y159  ft600_send_recv/end_write_delay_flag_reg/C
Min Period        n/a     FDPE/C              n/a            0.550         10.000      9.450      SLICE_X0Y115  ft600_send_recv/ftdi_data_tx_en_reg/C
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y5   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y5   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y6   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y6   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y4   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y4   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y3   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y3   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X0Y2   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X0Y2   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y5   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y5   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y6   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y6   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y4   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y4   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y3   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y3   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X0Y2   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X0Y2   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  sysclk_bufg
  To Clock:  sysclk_bufg

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_bufg
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         5.000       3.710      BUFGCE_X0Y95  clocking_gen.sys_clk/inst/clkin1_bufg/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCM_X0Y3     clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y3     clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3     clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3     clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3     clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3     clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.125ns  (required time - arrival time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[472]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.223ns (8.495%)  route 2.402ns (91.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 13.518 - 10.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    -0.470ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 1.235ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.836ns (routing 1.120ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.323    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.351 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559     0.910    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.783 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.034    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.062 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        2.112     3.174    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/clk_out2
    SLICE_X5Y2           FDPE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.252 r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/Q
                         net (fo=7, routed)           0.178     3.430    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[0]
    SLICE_X4Y3           LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     3.575 r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0[575]_i_1/O
                         net (fo=576, routed)         2.224     5.799    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0
    SLICE_X19Y5          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[472]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    D19                  IBUFCTRL                     0.000    10.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497    10.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.836    13.518    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/clk_out2
    SLICE_X19Y5          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[472]/C
                         clock pessimism             -0.470    13.048    
                         clock uncertainty           -0.064    12.985    
    SLICE_X19Y5          FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    12.925    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[472]
  -------------------------------------------------------------------
                         required time                         12.925    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  7.125    

Slack (MET) :             7.125ns  (required time - arrival time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[473]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.223ns (8.491%)  route 2.403ns (91.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 13.518 - 10.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    -0.470ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 1.235ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.836ns (routing 1.120ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.323    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.351 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559     0.910    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.783 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.034    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.062 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        2.112     3.174    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/clk_out2
    SLICE_X5Y2           FDPE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.252 r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/Q
                         net (fo=7, routed)           0.178     3.430    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[0]
    SLICE_X4Y3           LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     3.575 r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0[575]_i_1/O
                         net (fo=576, routed)         2.225     5.800    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0
    SLICE_X19Y5          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[473]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    D19                  IBUFCTRL                     0.000    10.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497    10.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.836    13.518    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/clk_out2
    SLICE_X19Y5          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[473]/C
                         clock pessimism             -0.470    13.048    
                         clock uncertainty           -0.064    12.985    
    SLICE_X19Y5          FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    12.926    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[473]
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                  7.125    

Slack (MET) :             7.125ns  (required time - arrival time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[498]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.223ns (8.495%)  route 2.402ns (91.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 13.518 - 10.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    -0.470ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 1.235ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.836ns (routing 1.120ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.323    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.351 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559     0.910    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.783 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.034    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.062 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        2.112     3.174    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/clk_out2
    SLICE_X5Y2           FDPE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.252 r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/Q
                         net (fo=7, routed)           0.178     3.430    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[0]
    SLICE_X4Y3           LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     3.575 r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0[575]_i_1/O
                         net (fo=576, routed)         2.224     5.799    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0
    SLICE_X19Y5          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[498]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    D19                  IBUFCTRL                     0.000    10.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497    10.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.836    13.518    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/clk_out2
    SLICE_X19Y5          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[498]/C
                         clock pessimism             -0.470    13.048    
                         clock uncertainty           -0.064    12.985    
    SLICE_X19Y5          FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    12.925    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[498]
  -------------------------------------------------------------------
                         required time                         12.925    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  7.125    

Slack (MET) :             7.125ns  (required time - arrival time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[499]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.223ns (8.491%)  route 2.403ns (91.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 13.518 - 10.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    -0.470ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 1.235ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.836ns (routing 1.120ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.323    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.351 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559     0.910    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.783 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.034    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.062 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        2.112     3.174    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/clk_out2
    SLICE_X5Y2           FDPE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.252 r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/Q
                         net (fo=7, routed)           0.178     3.430    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[0]
    SLICE_X4Y3           LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     3.575 r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0[575]_i_1/O
                         net (fo=576, routed)         2.225     5.800    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0
    SLICE_X19Y5          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[499]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    D19                  IBUFCTRL                     0.000    10.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497    10.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.836    13.518    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/clk_out2
    SLICE_X19Y5          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[499]/C
                         clock pessimism             -0.470    13.048    
                         clock uncertainty           -0.064    12.985    
    SLICE_X19Y5          FDCE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    12.926    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[499]
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                  7.125    

Slack (MET) :             7.125ns  (required time - arrival time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[570]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.223ns (8.495%)  route 2.402ns (91.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 13.518 - 10.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    -0.470ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 1.235ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.836ns (routing 1.120ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.323    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.351 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559     0.910    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.783 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.034    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.062 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        2.112     3.174    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/clk_out2
    SLICE_X5Y2           FDPE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.252 r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/Q
                         net (fo=7, routed)           0.178     3.430    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[0]
    SLICE_X4Y3           LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     3.575 r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0[575]_i_1/O
                         net (fo=576, routed)         2.224     5.799    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0
    SLICE_X19Y5          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[570]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    D19                  IBUFCTRL                     0.000    10.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497    10.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.836    13.518    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/clk_out2
    SLICE_X19Y5          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[570]/C
                         clock pessimism             -0.470    13.048    
                         clock uncertainty           -0.064    12.985    
    SLICE_X19Y5          FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    12.925    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[570]
  -------------------------------------------------------------------
                         required time                         12.925    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  7.125    

Slack (MET) :             7.125ns  (required time - arrival time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[571]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.223ns (8.491%)  route 2.403ns (91.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 13.518 - 10.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    -0.470ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 1.235ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.836ns (routing 1.120ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.323    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.351 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559     0.910    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.783 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.034    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.062 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        2.112     3.174    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/clk_out2
    SLICE_X5Y2           FDPE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.252 r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/Q
                         net (fo=7, routed)           0.178     3.430    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[0]
    SLICE_X4Y3           LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     3.575 r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0[575]_i_1/O
                         net (fo=576, routed)         2.225     5.800    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0
    SLICE_X19Y5          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[571]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    D19                  IBUFCTRL                     0.000    10.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497    10.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.836    13.518    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/clk_out2
    SLICE_X19Y5          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[571]/C
                         clock pessimism             -0.470    13.048    
                         clock uncertainty           -0.064    12.985    
    SLICE_X19Y5          FDCE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059    12.926    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[571]
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                  7.125    

Slack (MET) :             7.170ns  (required time - arrival time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[448]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.223ns (8.631%)  route 2.361ns (91.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 13.522 - 10.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    -0.470ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 1.235ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.840ns (routing 1.120ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.323    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.351 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559     0.910    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.783 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.034    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.062 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        2.112     3.174    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/clk_out2
    SLICE_X5Y2           FDPE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.252 r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/Q
                         net (fo=7, routed)           0.178     3.430    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[0]
    SLICE_X4Y3           LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     3.575 r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0[575]_i_1/O
                         net (fo=576, routed)         2.183     5.758    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0
    SLICE_X14Y3          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[448]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    D19                  IBUFCTRL                     0.000    10.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497    10.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.840    13.522    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/clk_out2
    SLICE_X14Y3          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[448]/C
                         clock pessimism             -0.470    13.052    
                         clock uncertainty           -0.064    12.988    
    SLICE_X14Y3          FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    12.928    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[448]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                  7.170    

Slack (MET) :             7.170ns  (required time - arrival time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[449]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.223ns (8.628%)  route 2.362ns (91.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 13.522 - 10.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    -0.470ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 1.235ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.840ns (routing 1.120ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.323    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.351 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559     0.910    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.783 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.034    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.062 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        2.112     3.174    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/clk_out2
    SLICE_X5Y2           FDPE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.252 r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/Q
                         net (fo=7, routed)           0.178     3.430    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[0]
    SLICE_X4Y3           LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     3.575 r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0[575]_i_1/O
                         net (fo=576, routed)         2.184     5.759    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0
    SLICE_X14Y3          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[449]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    D19                  IBUFCTRL                     0.000    10.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497    10.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.840    13.522    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/clk_out2
    SLICE_X14Y3          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[449]/C
                         clock pessimism             -0.470    13.052    
                         clock uncertainty           -0.064    12.988    
    SLICE_X14Y3          FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    12.929    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[449]
  -------------------------------------------------------------------
                         required time                         12.929    
                         arrival time                          -5.759    
  -------------------------------------------------------------------
                         slack                                  7.170    

Slack (MET) :             7.170ns  (required time - arrival time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[468]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.223ns (8.631%)  route 2.361ns (91.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 13.522 - 10.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    -0.470ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 1.235ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.840ns (routing 1.120ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.323    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.351 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559     0.910    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.783 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.034    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.062 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        2.112     3.174    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/clk_out2
    SLICE_X5Y2           FDPE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.252 r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/Q
                         net (fo=7, routed)           0.178     3.430    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[0]
    SLICE_X4Y3           LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     3.575 r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0[575]_i_1/O
                         net (fo=576, routed)         2.183     5.758    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0
    SLICE_X14Y3          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[468]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    D19                  IBUFCTRL                     0.000    10.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497    10.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.840    13.522    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/clk_out2
    SLICE_X14Y3          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[468]/C
                         clock pessimism             -0.470    13.052    
                         clock uncertainty           -0.064    12.988    
    SLICE_X14Y3          FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    12.928    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[468]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                  7.170    

Slack (MET) :             7.170ns  (required time - arrival time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[469]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.223ns (8.628%)  route 2.362ns (91.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 13.522 - 10.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    -0.470ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.112ns (routing 1.235ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.840ns (routing 1.120ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.323    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.351 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559     0.910    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.783 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.034    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.062 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        2.112     3.174    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/clk_out2
    SLICE_X5Y2           FDPE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.252 r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/Q
                         net (fo=7, routed)           0.178     3.430    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[0]
    SLICE_X4Y3           LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     3.575 r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0[575]_i_1/O
                         net (fo=576, routed)         2.184     5.759    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0
    SLICE_X14Y3          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[469]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    D19                  IBUFCTRL                     0.000    10.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497    10.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.840    13.522    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/clk_out2
    SLICE_X14Y3          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[469]/C
                         clock pessimism             -0.470    13.052    
                         clock uncertainty           -0.064    12.988    
    SLICE_X14Y3          FDCE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    12.929    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/pixel_bank_0_reg[469]
  -------------------------------------------------------------------
                         required time                         12.929    
                         arrival time                          -5.759    
  -------------------------------------------------------------------
                         slack                                  7.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[0].channel_inst/row_dct/data_o_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[0].channel_inst/quantizer/data_reg/shift_reg_reg[23][1]_srl2_gen_modified_core_input.compression_core_gen_channels_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.059ns (34.706%)  route 0.111ns (65.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.174ns
    Source Clock Delay      (SCD):    3.515ns
    Clock Pessimism Removal (CPR):    -0.470ns
  Clock Net Delay (Source):      1.833ns (routing 1.120ns, distribution 0.713ns)
  Clock Net Delay (Destination): 2.112ns (routing 1.235ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497     0.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.833     3.515    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/row_dct/clk_out2
    SLICE_X14Y19         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/row_dct/data_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.574 r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/row_dct/data_o_reg[23]/Q
                         net (fo=1, routed)           0.111     3.685    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/quantizer/data_reg/Q[23]
    SLICE_X15Y19         SRL16E                                       r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/quantizer/data_reg/shift_reg_reg[23][1]_srl2_gen_modified_core_input.compression_core_gen_channels_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.323    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.351 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559     0.910    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.783 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.034    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.062 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        2.112     3.174    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/quantizer/data_reg/clk_out2
    SLICE_X15Y19         SRL16E                                       r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/quantizer/data_reg/shift_reg_reg[23][1]_srl2_gen_modified_core_input.compression_core_gen_channels_c_0/CLK
                         clock pessimism              0.470     3.643    
    SLICE_X15Y19         SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.029     3.672    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/quantizer/data_reg/shift_reg_reg[23][1]_srl2_gen_modified_core_input.compression_core_gen_channels_c_0
  -------------------------------------------------------------------
                         required time                         -3.672    
                         arrival time                           3.685    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[2].channel_inst/row_dct/data_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/quantizer/data_reg/shift_reg_reg[0][1]_srl2_gen_modified_core_input.compression_core_gen_channels_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.058ns (29.146%)  route 0.141ns (70.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.182ns
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    -0.470ns
  Clock Net Delay (Source):      1.811ns (routing 1.120ns, distribution 0.691ns)
  Clock Net Delay (Destination): 2.120ns (routing 1.235ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497     0.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.811     3.493    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/row_dct/clk_out2
    SLICE_X25Y30         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/row_dct/data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.551 r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/row_dct/data_o_reg[0]/Q
                         net (fo=1, routed)           0.141     3.692    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/quantizer/data_reg/Q[0]
    SLICE_X25Y24         SRL16E                                       r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/quantizer/data_reg/shift_reg_reg[0][1]_srl2_gen_modified_core_input.compression_core_gen_channels_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.323    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.351 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559     0.910    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.783 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.034    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.062 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        2.120     3.182    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/quantizer/data_reg/clk_out2
    SLICE_X25Y24         SRL16E                                       r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/quantizer/data_reg/shift_reg_reg[0][1]_srl2_gen_modified_core_input.compression_core_gen_channels_c_0/CLK
                         clock pessimism              0.470     3.652    
    SLICE_X25Y24         SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.028     3.680    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/quantizer/data_reg/shift_reg_reg[0][1]_srl2_gen_modified_core_input.compression_core_gen_channels_c_0
  -------------------------------------------------------------------
                         required time                         -3.680    
                         arrival time                           3.692    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[1].channel_inst/transpose_valid_delay/shift_reg_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/valid_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.059ns (24.079%)  route 0.186ns (75.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.214ns
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    -0.467ns
  Clock Net Delay (Source):      1.831ns (routing 1.120ns, distribution 0.711ns)
  Clock Net Delay (Destination): 2.152ns (routing 1.235ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497     0.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.831     3.513    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/transpose_valid_delay/clk_out2
    SLICE_X27Y6          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/transpose_valid_delay/shift_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y6          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.572 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/transpose_valid_delay/shift_reg_reg[0][0]/Q
                         net (fo=5, routed)           0.186     3.758    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/dct1_valid_out_delay
    SLICE_X29Y10         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/valid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.323    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.351 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559     0.910    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.783 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.034    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.062 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        2.152     3.214    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out2
    SLICE_X29Y10         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/valid_r_reg/C
                         clock pessimism              0.467     3.681    
    SLICE_X29Y10         FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.743    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/valid_r_reg
  -------------------------------------------------------------------
                         required time                         -3.743    
                         arrival time                           3.758    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[1].channel_inst/row_dct/data_o_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/data_reg/shift_reg_reg[22][1]_srl2_gen_modified_core_input.compression_core_gen_channels_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.059ns (34.503%)  route 0.112ns (65.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.174ns
    Source Clock Delay      (SCD):    3.517ns
    Clock Pessimism Removal (CPR):    -0.470ns
  Clock Net Delay (Source):      1.835ns (routing 1.120ns, distribution 0.715ns)
  Clock Net Delay (Destination): 2.112ns (routing 1.235ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497     0.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.835     3.517    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/row_dct/clk_out2
    SLICE_X14Y17         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/row_dct/data_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.576 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/row_dct/data_o_reg[22]/Q
                         net (fo=1, routed)           0.112     3.688    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/data_reg/Q[22]
    SLICE_X15Y19         SRL16E                                       r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/data_reg/shift_reg_reg[22][1]_srl2_gen_modified_core_input.compression_core_gen_channels_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.323    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.351 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559     0.910    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.783 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.034    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.062 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        2.112     3.174    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/data_reg/clk_out2
    SLICE_X15Y19         SRL16E                                       r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/data_reg/shift_reg_reg[22][1]_srl2_gen_modified_core_input.compression_core_gen_channels_c_0/CLK
                         clock pessimism              0.470     3.643    
    SLICE_X15Y19         SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.029     3.672    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/data_reg/shift_reg_reg[22][1]_srl2_gen_modified_core_input.compression_core_gen_channels_c_0
  -------------------------------------------------------------------
                         required time                         -3.672    
                         arrival time                           3.688    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/addr_x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/ram_inst1/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.057ns (29.443%)  route 0.137ns (70.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    3.507ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Net Delay (Source):      1.825ns (routing 1.120ns, distribution 0.705ns)
  Clock Net Delay (Destination): 2.114ns (routing 1.235ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497     0.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.825     3.507    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/clk_out2
    SLICE_X16Y25         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/addr_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y25         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     3.564 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/addr_x_reg[2]/Q
                         net (fo=28, routed)          0.137     3.700    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/ram_inst1/ADDRD2
    SLICE_X16Y23         RAMS32                                       r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/ram_inst1/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.323    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.351 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559     0.910    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.783 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.034    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.062 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        2.114     3.176    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/ram_inst1/WCLK
    SLICE_X16Y23         RAMS32                                       r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/ram_inst1/RAMD/CLK
                         clock pessimism              0.419     3.595    
    SLICE_X16Y23         RAMS32 (Hold_D5LUT_SLICEM_CLK_ADR2)
                                                      0.090     3.685    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/ram_inst1/RAMD
  -------------------------------------------------------------------
                         required time                         -3.685    
                         arrival time                           3.700    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/addr_x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/ram_inst1/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.057ns (29.443%)  route 0.137ns (70.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    3.507ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Net Delay (Source):      1.825ns (routing 1.120ns, distribution 0.705ns)
  Clock Net Delay (Destination): 2.114ns (routing 1.235ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497     0.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.825     3.507    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/clk_out2
    SLICE_X16Y25         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/addr_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y25         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     3.564 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/addr_x_reg[2]/Q
                         net (fo=28, routed)          0.137     3.700    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/ram_inst1/ADDRD2
    SLICE_X16Y23         RAMS32                                       r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/ram_inst1/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.323    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.351 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559     0.910    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.783 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.034    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.062 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        2.114     3.176    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/ram_inst1/WCLK
    SLICE_X16Y23         RAMS32                                       r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/ram_inst1/RAMD_D1/CLK
                         clock pessimism              0.419     3.595    
    SLICE_X16Y23         RAMS32 (Hold_D6LUT_SLICEM_CLK_ADR2)
                                                      0.090     3.685    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/ram_inst1/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.685    
                         arrival time                           3.700    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[1].channel_inst/row_dct/layer_3_delay/shift_reg_reg[46][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/row_dct/data_o_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.058ns (46.400%)  route 0.067ns (53.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.140ns
    Source Clock Delay      (SCD):    3.513ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Net Delay (Source):      1.831ns (routing 1.120ns, distribution 0.711ns)
  Clock Net Delay (Destination): 2.078ns (routing 1.235ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497     0.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.831     3.513    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/row_dct/layer_3_delay/clk_out2
    SLICE_X18Y18         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/row_dct/layer_3_delay/shift_reg_reg[46][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y18         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.571 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/row_dct/layer_3_delay/shift_reg_reg[46][1]/Q
                         net (fo=1, routed)           0.067     3.638    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/row_dct/layer_3_delay_n_14
    SLICE_X18Y19         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/row_dct/data_o_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.323    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.351 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559     0.910    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.783 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.034    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.062 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        2.078     3.140    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/row_dct/clk_out2
    SLICE_X18Y19         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/row_dct/data_o_reg[70]/C
                         clock pessimism              0.420     3.560    
    SLICE_X18Y19         FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.622    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/row_dct/data_o_reg[70]
  -------------------------------------------------------------------
                         required time                         -3.622    
                         arrival time                           3.638    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_divider/shifted_pixels_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_divider/pixel_o_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.059ns (46.094%)  route 0.069ns (53.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.152ns
    Source Clock Delay      (SCD):    3.522ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Net Delay (Source):      1.840ns (routing 1.120ns, distribution 0.720ns)
  Clock Net Delay (Destination): 2.090ns (routing 1.235ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497     0.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.840     3.522    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_divider/clk_out2
    SLICE_X17Y7          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_divider/shifted_pixels_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.581 r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_divider/shifted_pixels_reg[53]/Q
                         net (fo=1, routed)           0.069     3.650    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_divider/shifted_pixels[53]
    SLICE_X17Y6          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_divider/pixel_o_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.323    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.351 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559     0.910    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.783 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.034    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.062 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        2.090     3.152    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_divider/clk_out2
    SLICE_X17Y6          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_divider/pixel_o_reg[53]/C
                         clock pessimism              0.419     3.571    
    SLICE_X17Y6          FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.633    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_divider/pixel_o_reg[53]
  -------------------------------------------------------------------
                         required time                         -3.633    
                         arrival time                           3.650    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[2].channel_inst/row_dct/data_o_reg[83]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/quantizer/data_reg/shift_reg_reg[83][1]_srl2_gen_modified_core_input.compression_core_gen_channels_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.060ns (32.086%)  route 0.127ns (67.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.159ns
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    -0.470ns
  Clock Net Delay (Source):      1.809ns (routing 1.120ns, distribution 0.689ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.235ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497     0.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.809     3.491    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/row_dct/clk_out2
    SLICE_X28Y30         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/row_dct/data_o_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     3.551 r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/row_dct/data_o_reg[83]/Q
                         net (fo=1, routed)           0.127     3.678    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/quantizer/data_reg/Q[83]
    SLICE_X28Y27         SRL16E                                       r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/quantizer/data_reg/shift_reg_reg[83][1]_srl2_gen_modified_core_input.compression_core_gen_channels_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.323    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.351 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559     0.910    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.783 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.034    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.062 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        2.097     3.159    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/quantizer/data_reg/clk_out2
    SLICE_X28Y27         SRL16E                                       r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/quantizer/data_reg/shift_reg_reg[83][1]_srl2_gen_modified_core_input.compression_core_gen_channels_c_0/CLK
                         clock pessimism              0.470     3.628    
    SLICE_X28Y27         SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     3.660    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/quantizer/data_reg/shift_reg_reg[83][1]_srl2_gen_modified_core_input.compression_core_gen_channels_c_0
  -------------------------------------------------------------------
                         required time                         -3.660    
                         arrival time                           3.678    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/addr_x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/ram_inst1/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.060ns (24.490%)  route 0.185ns (75.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    -0.470ns
  Clock Net Delay (Source):      1.826ns (routing 1.120ns, distribution 0.706ns)
  Clock Net Delay (Destination): 2.114ns (routing 1.235ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497     0.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.826     3.508    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/clk_out2
    SLICE_X18Y23         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/addr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     3.568 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/addr_x_reg[4]/Q
                         net (fo=28, routed)          0.185     3.753    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/ram_inst1/ADDRD4
    SLICE_X16Y23         RAMS32                                       r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/ram_inst1/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.323    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.351 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559     0.910    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.783 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.034    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.062 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        2.114     3.176    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/ram_inst1/WCLK
    SLICE_X16Y23         RAMS32                                       r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/ram_inst1/RAMD/CLK
                         clock pessimism              0.470     3.646    
    SLICE_X16Y23         RAMS32 (Hold_D5LUT_SLICEM_CLK_ADR4)
                                                      0.090     3.736    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/quantization_table/ram_inst1/RAMD
  -------------------------------------------------------------------
                         required time                         -3.736    
                         arrival time                           3.753    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y5   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y6   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y4   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y3   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB18_X0Y2   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X0Y94  clocking_gen.sys_clk/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         10.000      8.929      MMCM_X0Y3     clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X15Y1   gen_modified_core_input.compression_core/gen_channels[0].channel_inst/col_dct/layer_2_delay/shift_reg_reg[10][1]_srl2_gen_modified_core_input.compression_core_gen_channels_c_0/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X16Y9   gen_modified_core_input.compression_core/gen_channels[0].channel_inst/col_dct/layer_2_delay/shift_reg_reg[11][1]_srl2_gen_modified_core_input.compression_core_gen_channels_c_0/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X9Y3    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/col_dct/layer_2_delay/shift_reg_reg[14][1]_srl2_gen_modified_core_input.compression_core_gen_channels_c_0/CLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y5   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y5   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y6   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y6   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y4   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y4   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y3   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y3   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X0Y2   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X0Y2   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y5   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y5   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y6   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y6   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y4   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y4   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y3   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y3   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X0Y2   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X0Y2   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  ftdi_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.654ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.654ns  (required time - arrival time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.371ns  (logic 0.078ns (21.024%)  route 0.293ns (78.976%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10                                       0.000     0.000 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X1Y10          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.293     0.371    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X2Y9           FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y9           FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    10.025    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  9.654    

Slack (MET) :             9.656ns  (required time - arrival time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.369ns  (logic 0.080ns (21.680%)  route 0.289ns (78.320%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12                                       0.000     0.000 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X2Y12          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.289     0.369    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X2Y12          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y12          FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    10.025    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  9.656    

Slack (MET) :             9.676ns  (required time - arrival time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.349ns  (logic 0.079ns (22.636%)  route 0.270ns (77.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12                                       0.000     0.000 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X2Y12          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.270     0.349    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X2Y12          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y12          FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    10.025    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  9.676    

Slack (MET) :             9.685ns  (required time - arrival time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.340ns  (logic 0.080ns (23.529%)  route 0.260ns (76.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9                                        0.000     0.000 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X1Y9           FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.260     0.340    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X2Y9           FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y9           FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    10.025    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  9.685    

Slack (MET) :             9.706ns  (required time - arrival time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.319ns  (logic 0.078ns (24.451%)  route 0.241ns (75.549%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9                                        0.000     0.000 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X1Y9           FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.241     0.319    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X2Y9           FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y9           FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  9.706    

Slack (MET) :             9.721ns  (required time - arrival time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.304ns  (logic 0.080ns (26.316%)  route 0.224ns (73.684%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10                                       0.000     0.000 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X1Y10          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.224     0.304    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X1Y10          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y10          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.025    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  9.721    





---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clk
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.713ns  (required time - arrival time)
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_fifo_rd_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.227ns (11.078%)  route 1.822ns (88.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.549ns = ( 13.549 - 10.000 ) 
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.749ns (routing 0.703ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.867ns (routing 1.120ns, distribution 0.747ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.749     2.665    ft600_send_recv/CLK
    SLICE_X1Y17          FDRE                                         r  ft600_send_recv/ready_to_send_posedge_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.743 f  ft600_send_recv/ready_to_send_posedge_o_reg/Q
                         net (fo=35, routed)          1.774     4.517    ft600_send_recv/ready_to_send_posedge_o
    SLICE_X3Y15          LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.666 r  ft600_send_recv/input_fifo_rd_en_i_1/O
                         net (fo=1, routed)           0.048     4.714    input_memory_fifo/input_fifo_rd_en_reg_0
    SLICE_X3Y15          FDRE                                         r  input_memory_fifo/input_fifo_rd_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    D19                  IBUFCTRL                     0.000    10.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497    10.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    11.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.867    13.549    input_memory_fifo/clk_out2
    SLICE_X3Y15          FDRE                                         r  input_memory_fifo/input_fifo_rd_en_reg/C
                         clock pessimism              0.000    13.549    
                         clock uncertainty           -0.146    13.402    
    SLICE_X3Y15          FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    13.427    input_memory_fifo/input_fifo_rd_en_reg
  -------------------------------------------------------------------
                         required time                         13.427    
                         arrival time                          -4.714    
  -------------------------------------------------------------------
                         slack                                  8.713    

Slack (MET) :             9.583ns  (required time - arrival time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.442ns  (logic 0.079ns (17.873%)  route 0.363ns (82.127%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10                                       0.000     0.000 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X2Y10          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.363     0.442    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X2Y11          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y11          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  9.583    

Slack (MET) :             9.614ns  (required time - arrival time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.411ns  (logic 0.079ns (19.221%)  route 0.332ns (80.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12                                       0.000     0.000 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X2Y12          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.332     0.411    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X2Y12          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y12          FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    10.025    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  9.614    

Slack (MET) :             9.652ns  (required time - arrival time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.373ns  (logic 0.081ns (21.716%)  route 0.292ns (78.284%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10                                       0.000     0.000 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X2Y10          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.292     0.373    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X2Y10          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y10          FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    10.025    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  9.652    

Slack (MET) :             9.717ns  (required time - arrival time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.308ns  (logic 0.079ns (25.649%)  route 0.229ns (74.351%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9                                        0.000     0.000 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X2Y9           FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.229     0.308    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X2Y10          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y10          FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    10.025    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  9.717    

Slack (MET) :             9.777ns  (required time - arrival time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.248ns  (logic 0.080ns (32.258%)  route 0.168ns (67.742%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9                                        0.000     0.000 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X2Y9           FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.168     0.248    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X1Y9           FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y9           FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    10.025    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  9.777    

Slack (MET) :             9.795ns  (required time - arrival time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.230ns  (logic 0.079ns (34.348%)  route 0.151ns (65.652%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12                                       0.000     0.000 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X2Y12          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.151     0.230    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X2Y12          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y12          FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    10.025    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  9.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_fifo_rd_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.152ns (11.040%)  route 1.225ns (88.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.164ns
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.539ns (routing 0.639ns, distribution 0.900ns)
  Clock Net Delay (Destination): 2.102ns (routing 1.235ns, distribution 0.867ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.539     2.162    ft600_send_recv/CLK
    SLICE_X1Y17          FDRE                                         r  ft600_send_recv/ready_to_send_posedge_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.220 f  ft600_send_recv/ready_to_send_posedge_o_reg/Q
                         net (fo=35, routed)          1.202     3.421    ft600_send_recv/ready_to_send_posedge_o
    SLICE_X3Y15          LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.094     3.515 r  ft600_send_recv/input_fifo_rd_en_i_1/O
                         net (fo=1, routed)           0.023     3.538    input_memory_fifo/input_fifo_rd_en_reg_0
    SLICE_X3Y15          FDRE                                         r  input_memory_fifo/input_fifo_rd_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.323    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.351 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559     0.910    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.783 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.034    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.062 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        2.102     3.164    input_memory_fifo/clk_out2
    SLICE_X3Y15          FDRE                                         r  input_memory_fifo/input_fifo_rd_en_reg/C
                         clock pessimism              0.000     3.164    
                         clock uncertainty            0.146     3.310    
    SLICE_X3Y15          FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     3.370    input_memory_fifo/input_fifo_rd_en_reg
  -------------------------------------------------------------------
                         required time                         -3.370    
                         arrival time                           3.538    
  -------------------------------------------------------------------
                         slack                                  0.168    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.433ns  (logic 0.665ns (19.359%)  route 2.768ns (80.641%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        3.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.878ns (routing 1.120ns, distribution 0.758ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        2.561     3.076    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/ftdi_rstn_o_OBUF
    SLICE_X0Y7           LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.226 r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/input_cdc_fifo_i_1/O
                         net (fo=2, routed)           0.207     3.433    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X2Y8           FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497     0.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.878     3.560    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X2Y8           FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.505ns  (logic 0.210ns (13.923%)  route 1.296ns (86.077%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.322ns (routing 0.760ns, distribution 0.562ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        1.213     1.362    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/ftdi_rstn_o_OBUF
    SLICE_X0Y7           LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     1.422 r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/input_cdc_fifo_i_1/O
                         net (fo=2, routed)           0.083     1.505    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X2Y8           FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.181    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.349     0.549    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.254 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.424    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.443 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.322     1.765    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X2Y8           FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ftdi_clk
  To Clock:  clk_out2_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDSE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.765ns  (logic 0.081ns (10.589%)  route 0.684ns (89.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.551ns
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.735ns (routing 0.703ns, distribution 1.032ns)
  Clock Net Delay (Destination): 1.869ns (routing 1.120ns, distribution 0.749ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.735     2.652    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y6           FDSE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.733 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=22, routed)          0.684     3.417    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X3Y15          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497     0.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.869     3.551    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X3Y15          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.955ns (routing 0.391ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.760ns, distribution 0.557ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         0.955     1.310    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y12          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.349 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.058     1.407    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X2Y12          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.181    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.349     0.549    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.254 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.424    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.443 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.317     1.760    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y12          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.963ns (routing 0.391ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.319ns (routing 0.760ns, distribution 0.559ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         0.963     1.318    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y9           FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.357 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.061     1.418    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X1Y9           FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.181    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.349     0.549    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.254 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.424    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.443 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.319     1.762    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X1Y9           FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.039ns (31.200%)  route 0.086ns (68.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.963ns (routing 0.391ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.760ns, distribution 0.557ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         0.963     1.318    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y9           FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.357 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.086     1.443    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X2Y10          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.181    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.349     0.549    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.254 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.424    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.443 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.317     1.760    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y10          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.039ns (23.214%)  route 0.129ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.955ns (routing 0.391ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.760ns, distribution 0.557ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         0.955     1.310    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y12          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.349 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.129     1.478    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X2Y12          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.181    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.349     0.549    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.254 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.424    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.443 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.317     1.760    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y12          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.040ns (23.810%)  route 0.128ns (76.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.963ns (routing 0.391ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.760ns, distribution 0.557ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         0.963     1.318    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y10          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.358 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.128     1.486    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X2Y10          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.181    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.349     0.549    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.254 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.424    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.443 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.317     1.760    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y10          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.039ns (19.898%)  route 0.157ns (80.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.769ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.963ns (routing 0.391ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.326ns (routing 0.760ns, distribution 0.566ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         0.963     1.318    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y10          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.357 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.157     1.514    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X2Y11          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.181    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.349     0.549    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.254 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.424    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.443 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.326     1.769    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y11          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDSE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.041ns (11.237%)  route 0.324ns (88.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.962ns (routing 0.391ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.760ns, distribution 0.556ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         0.962     1.317    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y6           FDSE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.358 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=22, routed)          0.324     1.681    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X3Y15          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.181    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.349     0.549    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.254 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.424    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.443 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.316     1.759    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X3Y15          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ftdi_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.275ns  (logic 0.665ns (20.293%)  route 2.610ns (79.707%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.537ns (routing 0.639ns, distribution 0.898ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        2.561     3.076    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/ftdi_rstn_o_OBUF
    SLICE_X0Y7           LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.226 r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/input_cdc_fifo_i_1/O
                         net (fo=2, routed)           0.049     3.275    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X0Y7           FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.537     2.160    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X0Y7           FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.437ns  (logic 0.210ns (14.581%)  route 1.228ns (85.419%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.093ns (routing 0.435ns, distribution 0.658ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        1.213     1.362    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/ftdi_rstn_o_OBUF
    SLICE_X0Y7           LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     1.422 r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_transpose/input_cdc_fifo_i_1/O
                         net (fo=2, routed)           0.015     1.437    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X0Y7           FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.093     1.674    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X0Y7           FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  ftdi_clk

Max Delay             1 Endpoint
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.192ns  (logic 0.079ns (6.628%)  route 1.113ns (93.372%))
  Logic Levels:           0  
  Clock Path Skew:        -1.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      2.111ns (routing 1.235ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.538ns (routing 0.639ns, distribution 0.899ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.323    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.351 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.559     0.910    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.783 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.034    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.062 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        2.111     3.173    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y9           FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.252 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=51, routed)          1.113     4.365    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X0Y4           FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.538     2.161    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X0Y4           FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.162ns (routing 0.676ns, distribution 0.486ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.435ns, distribution 0.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.144    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.161 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.314     0.475    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.705 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.854    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.871 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.162     2.033    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X1Y9           FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.072 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.099     2.171    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X2Y9           FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.088     1.669    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y9           FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.135ns  (logic 0.041ns (30.370%)  route 0.094ns (69.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.166ns (routing 0.676ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.435ns, distribution 0.659ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.144    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.161 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.314     0.475    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.705 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.854    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.871 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.166     2.037    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X1Y10          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.078 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.094     2.172    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X1Y10          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.094     1.675    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y10          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.149ns  (logic 0.041ns (27.517%)  route 0.108ns (72.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.162ns (routing 0.676ns, distribution 0.486ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.435ns, distribution 0.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.144    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.161 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.314     0.475    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.705 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.854    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.871 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.162     2.033    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X1Y9           FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.074 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.108     2.182    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X2Y9           FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.088     1.669    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y9           FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.039ns (26.000%)  route 0.111ns (74.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.161ns (routing 0.676ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.435ns, distribution 0.648ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.144    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.161 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.314     0.475    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.705 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.854    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.871 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.161     2.032    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X2Y12          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.071 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.111     2.182    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X2Y12          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.083     1.663    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y12          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.039ns (26.531%)  route 0.108ns (73.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.166ns (routing 0.676ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.435ns, distribution 0.657ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.144    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.161 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.314     0.475    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.705 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.854    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.871 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.166     2.037    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X1Y10          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.076 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.108     2.184    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X2Y9           FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.092     1.673    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y9           FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.039ns (23.353%)  route 0.128ns (76.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.161ns (routing 0.676ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.435ns, distribution 0.648ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.144    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.161 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.314     0.475    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.705 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.854    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.871 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.161     2.032    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X2Y12          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.071 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.128     2.199    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X2Y12          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.083     1.663    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y12          FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.039ns (6.537%)  route 0.558ns (93.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.162ns (routing 0.676ns, distribution 0.486ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.435ns, distribution 0.659ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.144    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.161 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.314     0.475    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.705 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.854    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.871 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.162     2.033    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y9           FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.072 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=51, routed)          0.558     2.629    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X0Y4           FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.094     1.675    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X0Y4           FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ftdi_rstn_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.647ns  (logic 1.452ns (39.815%)  route 2.195ns (60.185%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        2.195     2.709    ftdi_rstn_o_OBUF
    E10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.937     3.647 r  ftdi_rstn_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.647    ftdi_rstn_o
    E10                                                               r  ftdi_rstn_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ftdi_rstn_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.490ns  (logic 0.579ns (38.838%)  route 0.911ns (61.162%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        0.911     1.061    ftdi_rstn_o_OBUF
    E10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.429     1.490 r  ftdi_rstn_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.490    ftdi_rstn_o
    E10                                                               r  ftdi_rstn_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ftdi_clk
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.601ns  (logic 3.045ns (40.054%)  route 4.557ns (59.946%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.710ns (routing 0.703ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.710     7.626    ft600_send_recv/CLK
    SLICE_X0Y115         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     7.707 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=50, routed)          4.557    12.264    ftdi_data_io_IOBUF[3]_inst/T
    B15                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      2.964    15.227 r  ftdi_data_io_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.227    ftdi_data_io[3]
    B15                                                               r  ftdi_data_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.565ns  (logic 3.030ns (46.148%)  route 3.536ns (53.852%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.710ns (routing 0.703ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.710     7.626    ft600_send_recv/CLK
    SLICE_X0Y115         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     7.707 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=50, routed)          3.536    11.243    ftdi_data_io_IOBUF[6]_inst/T
    D13                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      2.949    14.192 r  ftdi_data_io_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.192    ftdi_data_io[6]
    D13                                                               r  ftdi_data_io[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_be_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.802ns  (logic 3.015ns (51.972%)  route 2.787ns (48.028%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.710ns (routing 0.703ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.710     7.626    ft600_send_recv/CLK
    SLICE_X0Y115         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     7.707 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=50, routed)          2.787    10.494    ftdi_be_io_IOBUF[0]_inst/T
    E11                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      2.934    13.428 r  ftdi_be_io_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.428    ftdi_be_io[0]
    E11                                                               r  ftdi_be_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.742ns  (logic 3.026ns (52.707%)  route 2.715ns (47.293%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.710ns (routing 0.703ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.710     7.626    ft600_send_recv/CLK
    SLICE_X0Y115         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     7.707 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=50, routed)          2.715    10.423    ftdi_data_io_IOBUF[12]_inst/T
    E8                   OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      2.945    13.368 r  ftdi_data_io_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.368    ftdi_data_io[12]
    E8                                                                r  ftdi_data_io[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.562ns  (logic 3.047ns (54.790%)  route 2.515ns (45.210%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.710ns (routing 0.703ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.710     7.626    ft600_send_recv/CLK
    SLICE_X0Y115         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     7.707 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=50, routed)          2.515    10.222    ftdi_data_io_IOBUF[4]_inst/T
    B14                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      2.966    13.188 r  ftdi_data_io_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.188    ftdi_data_io[4]
    B14                                                               r  ftdi_data_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.506ns  (logic 3.033ns (55.091%)  route 2.473ns (44.909%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.710ns (routing 0.703ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.710     7.626    ft600_send_recv/CLK
    SLICE_X0Y115         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     7.707 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=50, routed)          2.473    10.180    ftdi_data_io_IOBUF[9]_inst/T
    C12                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      2.952    13.132 r  ftdi_data_io_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.132    ftdi_data_io[9]
    C12                                                               r  ftdi_data_io[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.658ns  (logic 3.027ns (64.979%)  route 1.631ns (35.021%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.710ns (routing 0.703ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.710     7.626    ft600_send_recv/CLK
    SLICE_X0Y115         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     7.707 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=50, routed)          1.631     9.339    ftdi_data_io_IOBUF[13]_inst/T
    D8                   OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      2.946    12.285 r  ftdi_data_io_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.285    ftdi_data_io[13]
    D8                                                                r  ftdi_data_io[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.602ns  (logic 3.031ns (65.874%)  route 1.570ns (34.126%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.710ns (routing 0.703ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.710     7.626    ft600_send_recv/CLK
    SLICE_X0Y115         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     7.707 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=50, routed)          1.570     9.278    ftdi_data_io_IOBUF[14]_inst/T
    C8                   OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      2.950    12.228 r  ftdi_data_io_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.228    ftdi_data_io[14]
    C8                                                                r  ftdi_data_io[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.568ns  (logic 3.018ns (66.057%)  route 1.551ns (33.943%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.710ns (routing 0.703ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.710     7.626    ft600_send_recv/CLK
    SLICE_X0Y115         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     7.707 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=50, routed)          1.551     9.258    ftdi_data_io_IOBUF[15]_inst/T
    D9                   OBUFT (TriStatD_OUTBUF_HPIOB_SNGL_T_O)
                                                      2.937    12.195 r  ftdi_data_io_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.195    ftdi_data_io[15]
    D9                                                                r  ftdi_data_io[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_be_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.504ns  (logic 3.001ns (66.627%)  route 1.503ns (33.373%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.710ns (routing 0.703ns, distribution 1.007ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.710     7.626    ft600_send_recv/CLK
    SLICE_X0Y115         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     7.707 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=50, routed)          1.503     9.211    ftdi_be_io_IOBUF[1]_inst/T
    F12                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      2.920    12.131 r  ftdi_be_io_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.131    ftdi_be_io[1]
    F12                                                               r  ftdi_be_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ft600_send_recv/reg_ftdi_oe_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_oe_n_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.940ns  (logic 0.480ns (51.041%)  route 0.460ns (48.959%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.960ns (routing 0.391ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         0.960     6.315    ft600_send_recv/CLK
    SLICE_X0Y159         FDPE                                         r  ft600_send_recv/reg_ftdi_oe_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     6.354 r  ft600_send_recv/reg_ftdi_oe_n_reg/Q
                         net (fo=4, routed)           0.460     6.814    ftdi_oe_n_o_OBUF
    B10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.441     7.255 r  ftdi_oe_n_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.255    ftdi_oe_n_o
    B10                                                               r  ftdi_oe_n_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_ftdi_rd_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_rd_n_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.943ns  (logic 0.483ns (51.186%)  route 0.460ns (48.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.960ns (routing 0.391ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         0.960     6.315    ft600_send_recv/CLK
    SLICE_X0Y159         FDPE                                         r  ft600_send_recv/reg_ftdi_rd_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     6.355 r  ft600_send_recv/reg_ftdi_rd_n_reg/Q
                         net (fo=5, routed)           0.460     6.815    ftdi_rd_n_o_OBUF
    A10                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.443     7.258 r  ftdi_rd_n_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.258    ftdi_rd_n_o
    A10                                                               r  ftdi_rd_n_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.976ns  (logic 0.448ns (45.926%)  route 0.528ns (54.074%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.948ns (routing 0.391ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         0.948     6.303    ft600_send_recv/CLK
    SLICE_X0Y115         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     6.342 r  ft600_send_recv/reg_LED_data_out_reg[0]/Q
                         net (fo=1, routed)           0.528     6.870    ftdi_data_io_IOBUF[0]_inst/I
    E15                  OBUFT (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.409     7.279 r  ftdi_data_io_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.279    ftdi_data_io[0]
    E15                                                               r  ftdi_data_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.981ns  (logic 0.483ns (49.214%)  route 0.498ns (50.786%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.948ns (routing 0.391ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         0.948     6.303    ft600_send_recv/CLK
    SLICE_X0Y115         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     6.342 r  ft600_send_recv/reg_LED_data_out_reg[1]/Q
                         net (fo=1, routed)           0.498     6.840    ftdi_data_io_IOBUF[1]_inst/I
    D15                  OBUFT (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.444     7.283 r  ftdi_data_io_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.283    ftdi_data_io[1]
    D15                                                               r  ftdi_data_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.983ns  (logic 0.500ns (50.854%)  route 0.483ns (49.146%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.948ns (routing 0.391ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         0.948     6.303    ft600_send_recv/CLK
    SLICE_X0Y115         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     6.342 r  ft600_send_recv/reg_LED_data_out_reg[3]/Q
                         net (fo=1, routed)           0.483     6.825    ftdi_data_io_IOBUF[3]_inst/I
    B15                  OBUFT (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.461     7.285 r  ftdi_data_io_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.285    ftdi_data_io[3]
    B15                                                               r  ftdi_data_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.998ns  (logic 0.510ns (51.086%)  route 0.488ns (48.914%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.948ns (routing 0.391ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         0.948     6.303    ft600_send_recv/CLK
    SLICE_X0Y115         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     6.342 r  ft600_send_recv/reg_LED_data_out_reg[2]/Q
                         net (fo=1, routed)           0.488     6.830    ftdi_data_io_IOBUF[2]_inst/I
    A15                  OBUFT (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.471     7.300 r  ftdi_data_io_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.300    ftdi_data_io[2]
    A15                                                               r  ftdi_data_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_ftdi_be_output_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_be_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.018ns  (logic 0.458ns (45.002%)  route 0.560ns (54.998%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.945ns (routing 0.391ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         0.945     6.300    ft600_send_recv/CLK
    SLICE_X0Y115         FDCE                                         r  ft600_send_recv/reg_ftdi_be_output_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     6.340 r  ft600_send_recv/reg_ftdi_be_output_reg[1]/Q
                         net (fo=3, routed)           0.560     6.899    ftdi_be_io_IOBUF[1]_inst/I
    F12                  OBUFT (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.418     7.317 r  ftdi_be_io_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.317    ftdi_be_io[1]
    F12                                                               r  ftdi_be_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_ftdi_wr_n_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_wr_n_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.064ns  (logic 0.472ns (44.363%)  route 0.592ns (55.637%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.945ns (routing 0.391ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         0.945     6.300    ft600_send_recv/CLK
    SLICE_X0Y115         FDPE                                         r  ft600_send_recv/reg_ftdi_wr_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     6.339 r  ft600_send_recv/reg_ftdi_wr_n_reg/Q
                         net (fo=1, routed)           0.592     6.931    ftdi_wr_n_o_OBUF
    D11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.433     7.364 r  ftdi_wr_n_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.364    ftdi_wr_n_o
    D11                                                               r  ftdi_wr_n_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_ftdi_be_output_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_be_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.102ns  (logic 0.472ns (42.808%)  route 0.631ns (57.192%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.945ns (routing 0.391ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         0.945     6.300    ft600_send_recv/CLK
    SLICE_X0Y115         FDCE                                         r  ft600_send_recv/reg_ftdi_be_output_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     6.340 r  ft600_send_recv/reg_ftdi_be_output_reg[1]/Q
                         net (fo=3, routed)           0.631     6.970    ftdi_be_io_IOBUF[0]_inst/I
    E11                  OBUFT (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.432     7.402 r  ftdi_be_io_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.402    ftdi_be_io[0]
    E11                                                               r  ftdi_be_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[2]_lopt_replica/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.111ns  (logic 0.474ns (42.688%)  route 0.637ns (57.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.948ns (routing 0.391ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         0.948     6.303    ft600_send_recv/CLK
    SLICE_X0Y115         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[2]_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     6.343 r  ft600_send_recv/reg_LED_data_out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.637     6.980    lopt_2
    J10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.434     7.414 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.414    led_o[2]
    J10                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay          7906 Endpoints
Min Delay          7906 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_0_reg[292]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.035ns  (logic 0.515ns (12.753%)  route 3.520ns (87.247%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.905ns (routing 1.120ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        3.520     4.035    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/lopt
    SLICE_X29Y16         FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_0_reg[292]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497     0.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.905     3.587    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out2
    SLICE_X29Y16         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_0_reg[292]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_0_reg[293]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.035ns  (logic 0.515ns (12.753%)  route 3.520ns (87.247%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.905ns (routing 1.120ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        3.520     4.035    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/lopt
    SLICE_X29Y16         FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_0_reg[293]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497     0.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.905     3.587    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out2
    SLICE_X29Y16         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_0_reg[293]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_0_reg[310]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.035ns  (logic 0.515ns (12.753%)  route 3.520ns (87.247%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.905ns (routing 1.120ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        3.520     4.035    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/lopt
    SLICE_X29Y16         FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_0_reg[310]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497     0.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.905     3.587    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out2
    SLICE_X29Y16         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_0_reg[310]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_0_reg[311]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.035ns  (logic 0.515ns (12.753%)  route 3.520ns (87.247%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.905ns (routing 1.120ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        3.520     4.035    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/lopt
    SLICE_X29Y16         FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_0_reg[311]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497     0.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.905     3.587    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out2
    SLICE_X29Y16         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_0_reg[311]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[239]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.032ns  (logic 0.515ns (12.762%)  route 3.517ns (87.238%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.902ns (routing 1.120ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        3.517     4.032    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/lopt
    SLICE_X29Y19         FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[239]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497     0.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.902     3.584    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out2
    SLICE_X29Y19         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[239]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[240]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.032ns  (logic 0.515ns (12.762%)  route 3.517ns (87.238%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.902ns (routing 1.120ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        3.517     4.032    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/lopt
    SLICE_X29Y19         FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[240]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497     0.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.902     3.584    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out2
    SLICE_X29Y19         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[240]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[301]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.032ns  (logic 0.515ns (12.762%)  route 3.517ns (87.238%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.904ns (routing 1.120ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        3.517     4.032    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/lopt
    SLICE_X29Y16         FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[301]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497     0.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.904     3.586    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out2
    SLICE_X29Y16         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[301]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[302]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.032ns  (logic 0.515ns (12.762%)  route 3.517ns (87.238%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.904ns (routing 1.120ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        3.517     4.032    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/lopt
    SLICE_X29Y16         FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[302]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497     0.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.904     3.586    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out2
    SLICE_X29Y16         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[302]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[309]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.032ns  (logic 0.515ns (12.762%)  route 3.517ns (87.238%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.904ns (routing 1.120ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        3.517     4.032    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/lopt
    SLICE_X29Y16         FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[309]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497     0.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.904     3.586    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out2
    SLICE_X29Y16         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[309]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[310]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.032ns  (logic 0.515ns (12.762%)  route 3.517ns (87.238%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.586ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.904ns (routing 1.120ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        3.517     4.032    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/lopt
    SLICE_X29Y16         FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[310]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.287    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.311 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.497     0.808    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.438 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.658    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.682 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.904     3.586    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out2
    SLICE_X29Y16         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[310]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/data_o_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.247ns  (logic 0.150ns (11.994%)  route 1.098ns (88.006%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.301ns (routing 0.760ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        1.098     1.247    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/ftdi_rstn_o_OBUF
    SLICE_X6Y31          FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/data_o_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.181    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.349     0.549    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.254 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.424    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.443 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.301     1.744    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/clk_out2
    SLICE_X6Y31          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/data_o_reg[10]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/data_o_reg[21]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.247ns  (logic 0.150ns (11.994%)  route 1.098ns (88.006%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.301ns (routing 0.760ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        1.098     1.247    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/ftdi_rstn_o_OBUF
    SLICE_X6Y31          FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/data_o_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.181    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.349     0.549    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.254 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.424    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.443 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.301     1.744    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/clk_out2
    SLICE_X6Y31          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/data_o_reg[21]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/data_o_reg[29]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.247ns  (logic 0.150ns (11.994%)  route 1.098ns (88.006%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.297ns (routing 0.760ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        1.098     1.247    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/ftdi_rstn_o_OBUF
    SLICE_X6Y31          FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/data_o_reg[29]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.181    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.349     0.549    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.254 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.424    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.443 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.297     1.740    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/clk_out2
    SLICE_X6Y31          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/data_o_reg[29]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/data_o_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.247ns  (logic 0.150ns (11.994%)  route 1.098ns (88.006%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.301ns (routing 0.760ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        1.098     1.247    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/ftdi_rstn_o_OBUF
    SLICE_X6Y31          FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/data_o_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.181    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.349     0.549    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.254 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.424    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.443 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.301     1.744    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/clk_out2
    SLICE_X6Y31          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/data_o_reg[2]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/data_o_reg[37]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.247ns  (logic 0.150ns (11.994%)  route 1.098ns (88.006%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.297ns (routing 0.760ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        1.098     1.247    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/ftdi_rstn_o_OBUF
    SLICE_X6Y31          FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/data_o_reg[37]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.181    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.349     0.549    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.254 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.424    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.443 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.297     1.740    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/clk_out2
    SLICE_X6Y31          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/data_o_reg[37]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/data_o_reg[45]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.247ns  (logic 0.150ns (11.994%)  route 1.098ns (88.006%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.297ns (routing 0.760ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        1.098     1.247    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/ftdi_rstn_o_OBUF
    SLICE_X6Y31          FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/data_o_reg[45]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.181    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.349     0.549    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.254 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.424    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.443 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.297     1.740    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/clk_out2
    SLICE_X6Y31          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/data_o_reg[45]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/gen_shift_reg.data_x_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.247ns  (logic 0.150ns (11.994%)  route 1.098ns (88.006%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.301ns (routing 0.760ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        1.098     1.247    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/ftdi_rstn_o_OBUF
    SLICE_X6Y31          FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/gen_shift_reg.data_x_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.181    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.349     0.549    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.254 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.424    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.443 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.301     1.744    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/clk_out2
    SLICE_X6Y31          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/gen_shift_reg.data_x_reg[10]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/gen_shift_reg.data_x_reg[13]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.247ns  (logic 0.150ns (11.994%)  route 1.098ns (88.006%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.301ns (routing 0.760ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        1.098     1.247    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/ftdi_rstn_o_OBUF
    SLICE_X6Y31          FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/gen_shift_reg.data_x_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.181    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.349     0.549    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.254 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.424    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.443 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.301     1.744    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/clk_out2
    SLICE_X6Y31          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/gen_shift_reg.data_x_reg[13]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/gen_shift_reg.data_x_reg[18]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.247ns  (logic 0.150ns (11.994%)  route 1.098ns (88.006%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.301ns (routing 0.760ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        1.098     1.247    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/ftdi_rstn_o_OBUF
    SLICE_X6Y31          FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/gen_shift_reg.data_x_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.181    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.349     0.549    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.254 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.424    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.443 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.301     1.744    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/clk_out2
    SLICE_X6Y31          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/gen_shift_reg.data_x_reg[18]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/gen_shift_reg.data_x_reg[21]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.247ns  (logic 0.150ns (11.994%)  route 1.098ns (88.006%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.297ns (routing 0.760ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        1.098     1.247    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/ftdi_rstn_o_OBUF
    SLICE_X6Y31          FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/gen_shift_reg.data_x_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                  IBUFCTRL                     0.000     0.000 r  clocking_gen.IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.181    clocking_gen.sys_clk/inst/clk_in1
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.200 r  clocking_gen.sys_clk/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.349     0.549    clocking_gen.sys_clk/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.254 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.424    clocking_gen.sys_clk/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y94         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.443 r  clocking_gen.sys_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=9509, routed)        1.297     1.740    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/clk_out2
    SLICE_X6Y31          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/gen_subsample.input_sipo_reg/gen_shift_reg.data_x_reg[21]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ftdi_clk

Max Delay           178 Endpoints
Min Delay           178 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_sipo/gen_shift_reg.valid_x_reg/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.756ns  (logic 0.673ns (17.905%)  route 3.084ns (82.095%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        2.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.539ns (routing 0.639ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        3.054     3.568    ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X1Y17          LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     3.726 r  ft600_send_recv/gen_shift_reg.valid_x_i_1/O
                         net (fo=1, routed)           0.030     3.756    input_sipo/gen_shift_reg.valid_x_reg_0
    SLICE_X1Y17          FDRE                                         r  input_sipo/gen_shift_reg.valid_x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.539     2.162    input_sipo/CLK
    SLICE_X1Y17          FDRE                                         r  input_sipo/gen_shift_reg.valid_x_reg/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_sipo/pixel_counter_x_reg[9]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.524ns  (logic 0.515ns (14.599%)  route 3.010ns (85.401%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.549ns (routing 0.639ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        3.010     3.524    input_sipo/lopt
    SLICE_X1Y6           FDCE                                         f  input_sipo/pixel_counter_x_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.549     2.172    input_sipo/CLK
    SLICE_X1Y6           FDCE                                         r  input_sipo/pixel_counter_x_reg[9]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_sipo/pixel_counter_x_reg[3]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.521ns  (logic 0.515ns (14.611%)  route 3.007ns (85.389%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.548ns (routing 0.639ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        3.007     3.521    input_sipo/lopt
    SLICE_X1Y6           FDCE                                         f  input_sipo/pixel_counter_x_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.548     2.171    input_sipo/CLK
    SLICE_X1Y6           FDCE                                         r  input_sipo/pixel_counter_x_reg[3]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_sipo/pixel_counter_x_reg[0]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.513ns  (logic 0.515ns (14.645%)  route 2.999ns (85.355%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.545ns (routing 0.639ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        2.999     3.513    input_sipo/lopt
    SLICE_X1Y7           FDCE                                         f  input_sipo/pixel_counter_x_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.545     2.168    input_sipo/CLK
    SLICE_X1Y7           FDCE                                         r  input_sipo/pixel_counter_x_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_sipo/pixel_counter_x_reg[1]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.513ns  (logic 0.515ns (14.645%)  route 2.999ns (85.355%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.535ns (routing 0.639ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        2.999     3.513    input_sipo/lopt
    SLICE_X1Y5           FDCE                                         f  input_sipo/pixel_counter_x_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.535     2.158    input_sipo/CLK
    SLICE_X1Y5           FDCE                                         r  input_sipo/pixel_counter_x_reg[1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_sipo/pixel_counter_x_reg[2]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.513ns  (logic 0.515ns (14.645%)  route 2.999ns (85.355%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.535ns (routing 0.639ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        2.999     3.513    input_sipo/lopt
    SLICE_X1Y5           FDCE                                         f  input_sipo/pixel_counter_x_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.535     2.158    input_sipo/CLK
    SLICE_X1Y5           FDCE                                         r  input_sipo/pixel_counter_x_reg[2]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_sipo/pixel_counter_x_reg[4]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.513ns  (logic 0.515ns (14.645%)  route 2.999ns (85.355%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.535ns (routing 0.639ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        2.999     3.513    input_sipo/lopt
    SLICE_X1Y5           FDCE                                         f  input_sipo/pixel_counter_x_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.535     2.158    input_sipo/CLK
    SLICE_X1Y5           FDCE                                         r  input_sipo/pixel_counter_x_reg[4]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_sipo/pixel_counter_x_reg[5]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.513ns  (logic 0.515ns (14.645%)  route 2.999ns (85.355%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.535ns (routing 0.639ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        2.999     3.513    input_sipo/lopt
    SLICE_X1Y5           FDCE                                         f  input_sipo/pixel_counter_x_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.535     2.158    input_sipo/CLK
    SLICE_X1Y5           FDCE                                         r  input_sipo/pixel_counter_x_reg[5]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_sipo/valid_o_reg/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.513ns  (logic 0.515ns (14.645%)  route 2.999ns (85.355%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.545ns (routing 0.639ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        2.999     3.513    input_sipo/lopt
    SLICE_X1Y7           FDCE                                         f  input_sipo/valid_o_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.545     2.168    input_sipo/CLK
    SLICE_X1Y7           FDCE                                         r  input_sipo/valid_o_reg/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_sipo/data_o_reg[11]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.509ns  (logic 0.515ns (14.661%)  route 2.995ns (85.339%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.542ns (routing 0.639ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        2.995     3.509    input_sipo/lopt
    SLICE_X2Y6           FDCE                                         f  input_sipo/data_o_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.542     2.165    input_sipo/CLK
    SLICE_X2Y6           FDCE                                         r  input_sipo/data_o_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ftdi_rxf_n_i
                            (input port)
  Destination:            ft600_send_recv/reg_ftdi_rd_n_reg/D
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.218ns (39.675%)  route 0.331ns (60.325%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 6.665 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.085ns (routing 0.435ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  ftdi_rxf_n_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n_i_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.198     0.198 r  ftdi_rxf_n_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.198    ftdi_rxf_n_i_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.198 r  ftdi_rxf_n_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.325     0.523    ft600_send_recv/ftdi_rxf_n_i_IBUF
    SLICE_X0Y159         LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.020     0.543 r  ft600_send_recv/reg_ftdi_rd_n_i_1/O
                         net (fo=1, routed)           0.006     0.549    ft600_send_recv/reg_ftdi_rd_n_i_1_n_0
    SLICE_X0Y159         FDPE                                         r  ft600_send_recv/reg_ftdi_rd_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.085     6.665    ft600_send_recv/CLK
    SLICE_X0Y159         FDPE                                         r  ft600_send_recv/reg_ftdi_rd_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_rxf_n_i
                            (input port)
  Destination:            ft600_send_recv/write_rd_delay_flag_reg/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.218ns (39.675%)  route 0.331ns (60.325%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 6.665 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.085ns (routing 0.435ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  ftdi_rxf_n_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n_i_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.198     0.198 r  ftdi_rxf_n_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.198    ftdi_rxf_n_i_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.198 r  ftdi_rxf_n_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.325     0.523    ft600_send_recv/ftdi_rxf_n_i_IBUF
    SLICE_X0Y159         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.020     0.543 r  ft600_send_recv/write_rd_delay_flag_i_1/O
                         net (fo=1, routed)           0.006     0.549    ft600_send_recv/write_rd_delay_flag_i_1_n_0
    SLICE_X0Y159         FDCE                                         r  ft600_send_recv/write_rd_delay_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.085     6.665    ft600_send_recv/CLK
    SLICE_X0Y159         FDCE                                         r  ft600_send_recv/write_rd_delay_flag_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_rxf_n_i
                            (input port)
  Destination:            ft600_send_recv/end_write_delay_flag_reg/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.220ns (39.183%)  route 0.341ns (60.817%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 6.665 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.085ns (routing 0.435ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  ftdi_rxf_n_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n_i_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.198     0.198 r  ftdi_rxf_n_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.198    ftdi_rxf_n_i_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.198 r  ftdi_rxf_n_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.325     0.523    ft600_send_recv/ftdi_rxf_n_i_IBUF
    SLICE_X0Y159         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     0.545 r  ft600_send_recv/end_write_delay_flag_i_1/O
                         net (fo=1, routed)           0.016     0.561    ft600_send_recv/end_write_delay_flag_i_1_n_0
    SLICE_X0Y159         FDCE                                         r  ft600_send_recv/end_write_delay_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.085     6.665    ft600_send_recv/CLK
    SLICE_X0Y159         FDCE                                         r  ft600_send_recv/end_write_delay_flag_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_rxf_n_i
                            (input port)
  Destination:            ft600_send_recv/reg_ftdi_oe_n_reg/D
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.220ns (39.113%)  route 0.342ns (60.887%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 6.665 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.085ns (routing 0.435ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  ftdi_rxf_n_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_rxf_n_i_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.198     0.198 r  ftdi_rxf_n_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.198    ftdi_rxf_n_i_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.198 r  ftdi_rxf_n_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.325     0.523    ft600_send_recv/ftdi_rxf_n_i_IBUF
    SLICE_X0Y159         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     0.545 r  ft600_send_recv/reg_ftdi_oe_n_i_1/O
                         net (fo=1, routed)           0.017     0.562    ft600_send_recv/reg_ftdi_oe_n_i_1_n_0
    SLICE_X0Y159         FDPE                                         r  ft600_send_recv/reg_ftdi_oe_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.085     6.665    ft600_send_recv/CLK
    SLICE_X0Y159         FDPE                                         r  ft600_send_recv/reg_ftdi_oe_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/end_write_delay_flag_reg/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.150ns (21.166%)  route 0.557ns (78.834%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 6.665 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.085ns (routing 0.435ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        0.557     0.707    ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X0Y159         FDCE                                         f  ft600_send_recv/end_write_delay_flag_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.085     6.665    ft600_send_recv/CLK
    SLICE_X0Y159         FDCE                                         r  ft600_send_recv/end_write_delay_flag_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/reg_ftdi_oe_n_reg/PRE
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.150ns (21.166%)  route 0.557ns (78.834%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 6.665 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.085ns (routing 0.435ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        0.557     0.707    ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X0Y159         FDPE                                         f  ft600_send_recv/reg_ftdi_oe_n_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.085     6.665    ft600_send_recv/CLK
    SLICE_X0Y159         FDPE                                         r  ft600_send_recv/reg_ftdi_oe_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/reg_ftdi_rd_n_reg/PRE
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.150ns (21.166%)  route 0.557ns (78.834%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 6.665 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.085ns (routing 0.435ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        0.557     0.707    ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X0Y159         FDPE                                         f  ft600_send_recv/reg_ftdi_rd_n_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.085     6.665    ft600_send_recv/CLK
    SLICE_X0Y159         FDPE                                         r  ft600_send_recv/reg_ftdi_rd_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/write_rd_delay_flag_reg/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.150ns (21.166%)  route 0.557ns (78.834%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 6.665 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.085ns (routing 0.435ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8026, routed)        0.557     0.707    ft600_send_recv/ftdi_rstn_o_OBUF
    SLICE_X0Y159         FDCE                                         f  ft600_send_recv/write_rd_delay_flag_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.085     6.665    ft600_send_recv/CLK
    SLICE_X0Y159         FDCE                                         r  ft600_send_recv/write_rd_delay_flag_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ftdi_data_io[1]
                            (input port)
  Destination:            ft600_send_recv/reg_ftdi_data_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.210ns (29.289%)  route 0.506ns (70.711%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.066ns (routing 0.435ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D15                                               0.000     0.000 r  ftdi_data_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    ftdi_data_io_IOBUF[1]_inst/IO
    D15                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.210     0.210 r  ftdi_data_io_IOBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.210    ftdi_data_io_IOBUF[1]_inst/OUT
    D15                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.210 r  ftdi_data_io_IOBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.506     0.716    ft600_send_recv/reg_ftdi_data_i_reg[15]_1[1]
    SLICE_X0Y74          FDRE                                         r  ft600_send_recv/reg_ftdi_data_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.066     1.647    ft600_send_recv/CLK
    SLICE_X0Y74          FDRE                                         r  ft600_send_recv/reg_ftdi_data_i_reg[1]/C

Slack:                    inf
  Source:                 ftdi_txe_n_i
                            (input port)
  Destination:            ft600_send_recv/ftdi_data_tx_en_reg/D
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.199ns (27.039%)  route 0.537ns (72.961%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 6.648 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.067ns (routing 0.435ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 r  ftdi_txe_n_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_txe_n_i_IBUF_inst/I
    B11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.199     0.199 r  ftdi_txe_n_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.199    ftdi_txe_n_i_IBUF_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.199 r  ftdi_txe_n_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           0.537     0.736    ft600_send_recv/ftdi_txe_n_i_IBUF
    SLICE_X0Y115         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.067     6.648    ft600_send_recv/CLK
    SLICE_X0Y115         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)





