-- generated by newgenasym Tue Dec 07 15:36:48 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \3_1_6j\ is
    port (    
	PRI:       INOUT  STD_LOGIC;    
	PRI_DOT:   INOUT  STD_LOGIC;    
	SEC:       INOUT  STD_LOGIC;    
	SEC_DOT:   INOUT  STD_LOGIC);
end \3_1_6j\;
