// Seed: 801296172
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input tri1 id_2,
    input tri id_3
    , id_14,
    output uwire id_4,
    input uwire id_5,
    input wor id_6,
    input uwire id_7,
    input tri id_8,
    output wire id_9,
    input tri1 id_10,
    input uwire id_11,
    output tri0 id_12
);
  wire id_15;
  tri1 id_16 = 1;
  wire id_17;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1
    , id_13,
    input tri id_2,
    input uwire id_3,
    input wand id_4,
    input tri0 id_5,
    output wor id_6,
    input supply1 id_7,
    input wor id_8,
    input supply0 id_9,
    output tri id_10,
    output tri id_11
);
  wire id_14;
  module_0(
      id_8, id_10, id_5, id_9, id_6, id_9, id_4, id_5, id_4, id_6, id_5, id_3, id_11
  );
  wire id_15;
endmodule
