Timing Summary
==============

   POST-ROUTE

         Group  No. Clocks  No. Clock Pairs  WNS(ps)  TNS(ps)  TNS Endpoints      
   -----------  ----------  ---------------  -------  -------  -------------      
    <UDEF_clk>           1                1    -6634  -304694            102      




Clocks
======

            Clock    Clock net        Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
   --------------  -----------  -----------  ----------------------  -----------------  ---------------------  -------------------------
              clk          clk   <UDEF_clk>           (auto) 2000            (0,1000)                   8633                    115.835 




Clock Relationships
===================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          102       -6634    -304694            102




Timing Details for Clock Pair clk and clk
=========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          102       -6634    -304694            102

Path 14:
   Slack (not met):                         -6634ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2313ps
   - Clock uncertainty:                       150ps
   = Required time:                          4163ps
   - Propagation time:                       8480ps (49.2% logic, 50.8% route, logic stage 6)
   - Delay of the launching clock:           2317ps
   = Slack:                                 -6634ps

   Instance/Pin or Net Name                                                     Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                        
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                          CLOCK-PORT    -                      -     launch     r               0                                                                              
   clk                                                                          Clock net    27           (fanout=351)       2317                     -                                                                              
   RBB_7/CLK                                                                    RBB_6L        7  [TILE 0 0, RBB 22 28]          -     r            2317                                                                              
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_7/CQ                                                                     RBB_6L        7  [TILE 0 0, RBB 22 28]        800     r            3117     {inst40: $auto$ff.cc:266:slice$2124 (FDR,site=cff)}                      
   counter[6]                                                                   Net           8             (fanout=2)       1400                     -                                                                              
   RBB_7/D2                                                                     RBB_6L        7  [TILE 0 0, RBB 22 28]          -     r            4517                                                                              
   RBB_7/DMUX                                                                   RBB_6L        7  [TILE 0 0, RBB 22 28]        820     r            5337     {inst17: $abc$3602$lut$aiger3601$69 (LUT,site=dluto)}                    
   $techmap3609$abc$3602$lut$aiger3601$73.A[4]                                  Net          53             (fanout=1)       1111                     -                                                                              
   RBB_11/D5                                                                    RBB_6L       11  [TILE 0 0, RBB 19 26]          -     r            6448                                                                              
   RBB_11/D                                                                     RBB_6L       11  [TILE 0 0, RBB 19 26]        622     r            7070     {inst18: $abc$3602$lut$aiger3601$73 (LUT,site=dlut)}                     
   $techmap3613$abc$3602$lut$auto$opt_dff.cc:219:make_patterns_logic$1361.A[3]  Net          64             (fanout=6)        882                     -                                                                              
   RBB_6/D3                                                                     RBB_6L        6  [TILE 0 0, RBB 19 28]          -     r            7952                                                                              
   RBB_6/DMUX                                                                   RBB_6L        6  [TILE 0 0, RBB 19 28]        608     r            8560     {inst23: $abc$3602$lut$auto$rtlil.cc:2660:NotGate$2558 (LUT,site=dluto)} 
   $abc$3602$auto$rtlil.cc:2660:NotGate$2558                                    Net          55             (fanout=1)        912                     -                                                                              
   RBB_6/A6                                                                     RBB_6L        6  [TILE 0 0, RBB 19 28]          -     r            9472                                                                              
   RBB_6/SRout                                                                  RBB_6L        6  [TILE 0 0, RBB 19 28]          2     r            9474                                                                              
   $abc$3602$auto$rtlil.cc:2660:NotGate$2558                                    Net          55             (fanout=1)          0                     -                                                                              
   RBB_7/SRin                                                                   RBB_6L        7  [TILE 0 0, RBB 22 28]          -     r            9474                                                                              
   RBB_7/SRout                                                                  RBB_6L        7  [TILE 0 0, RBB 22 28]          2     r            9476                                                                              
   $abc$3602$auto$rtlil.cc:2660:NotGate$2558                                    Net          55             (fanout=1)          0                     -                                                                              
   RBB_8/SRin                                                                   RBB_6L        8  [TILE 0 0, RBB 25 28]          -     r            9476     {<SR>inst45: $auto$ff.cc:266:slice$2129 (FDR,site=dff)}                  
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_8/CLK                                                                    RBB_6L        8  [TILE 0 0, RBB 25 28]       1321     r           10797                                                                              
   clk                                                                          Clock net    27           (fanout=351)      -2313                     -                                                                              
   clk                                                                          CLOCK-PORT    -                      -    capture     r            8484                                                                              
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 9:
   Slack (not met):                         -6628ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2316ps
   - Clock uncertainty:                       150ps
   = Required time:                          4166ps
   - Propagation time:                       8477ps (46.4% logic, 53.6% route, logic stage 4)
   - Delay of the launching clock:           2317ps
   = Slack:                                 -6628ps

   Instance/Pin or Net Name                                                     Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                       
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                          CLOCK-PORT    -                      -     launch     r               0                                                                                             
   clk                                                                          Clock net    27           (fanout=351)       2317                     -                                                                                             
   RBB_7/CLK                                                                    RBB_6L        7  [TILE 0 0, RBB 22 28]          -     r            2317                                                                                             
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_7/AQ                                                                     RBB_6L        7  [TILE 0 0, RBB 22 28]        800     r            3117     {inst38: $auto$ff.cc:266:slice$2122 (FDR,site=aff)}                                     
   counter[4]                                                                   Net           6             (fanout=3)       1405                     -                                                                                             
   RBB_7/B5                                                                     RBB_6L        7  [TILE 0 0, RBB 22 28]          -     r            4522                                                                                             
   RBB_7/BMUX                                                                   RBB_6L        7  [TILE 0 0, RBB 22 28]        808     r            5330     {inst15: $abc$3602$lut$aiger3601$126 (LUT,site=bluto)}                                  
   $techmap3617$abc$3602$lut$aiger3601$131.A[4]                                 Net          57             (fanout=1)        882                     -                                                                                             
   RBB_11/A1                                                                    RBB_6L       11  [TILE 0 0, RBB 19 26]          -     r            6212                                                                                             
   RBB_11/A                                                                     RBB_6L       11  [TILE 0 0, RBB 19 26]        668     r            6880     {inst16: $abc$3602$lut$aiger3601$131 (LUT,site=alut,aluto)}                             
   $techmap3618$abc$3602$lut$auto$opt_dff.cc:219:make_patterns_logic$1354.A[1]  Net          49             (fanout=2)        926                     -                                                                                             
   RBB_11/B2                                                                    RBB_6L       11  [TILE 0 0, RBB 19 26]          -     r            7806                                                                                             
   RBB_11/B                                                                     RBB_6L       11  [TILE 0 0, RBB 19 26]        677     r            8483     {inst21: $abc$3602$lut$auto$opt_dff.cc:219:make_patterns_logic$1354 (LUT,site=blut)}    
   $abc$3602$auto$opt_dff.cc:219:make_patterns_logic$1354                       Net          59             (fanout=1)       1332                     -                                                                                             
   RBB_4/CE                                                                     IOB           4  [TILE 0 0, RBB 31 25]          -     r            9815     {inst50: $auto$ff.cc:266:slice$2141 (FDRE)} {(output_port) inst68: g_68_rclk_obuf (IO)} 
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_4/CLK                                                                    IOB           4  [TILE 0 0, RBB 31 25]        979     r           10794                                                                                             
   clk                                                                          Clock net    27           (fanout=351)      -2316                     -                                                                                             
   clk                                                                          CLOCK-PORT    -                      -    capture     r            8478                                                                                             
   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 15:
   Slack (not met):                         -6610ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2292ps
   - Clock uncertainty:                       150ps
   = Required time:                          4142ps
   - Propagation time:                       8435ps (49.0% logic, 51.0% route, logic stage 7)
   - Delay of the launching clock:           2317ps
   = Slack:                                 -6610ps

   Instance/Pin or Net Name                                                     Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                        
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                          CLOCK-PORT    -                      -     launch     r               0                                                                              
   clk                                                                          Clock net    27           (fanout=351)       2317                     -                                                                              
   RBB_7/CLK                                                                    RBB_6L        7  [TILE 0 0, RBB 22 28]          -     r            2317                                                                              
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_7/CQ                                                                     RBB_6L        7  [TILE 0 0, RBB 22 28]        800     r            3117     {inst40: $auto$ff.cc:266:slice$2124 (FDR,site=cff)}                      
   counter[6]                                                                   Net           8             (fanout=2)       1400                     -                                                                              
   RBB_7/D2                                                                     RBB_6L        7  [TILE 0 0, RBB 22 28]          -     r            4517                                                                              
   RBB_7/DMUX                                                                   RBB_6L        7  [TILE 0 0, RBB 22 28]        820     r            5337     {inst17: $abc$3602$lut$aiger3601$69 (LUT,site=dluto)}                    
   $techmap3609$abc$3602$lut$aiger3601$73.A[4]                                  Net          53             (fanout=1)       1111                     -                                                                              
   RBB_11/D5                                                                    RBB_6L       11  [TILE 0 0, RBB 19 26]          -     r            6448                                                                              
   RBB_11/D                                                                     RBB_6L       11  [TILE 0 0, RBB 19 26]        622     r            7070     {inst18: $abc$3602$lut$aiger3601$73 (LUT,site=dlut)}                     
   $techmap3613$abc$3602$lut$auto$opt_dff.cc:219:make_patterns_logic$1361.A[3]  Net          64             (fanout=6)        882                     -                                                                              
   RBB_6/D3                                                                     RBB_6L        6  [TILE 0 0, RBB 19 28]          -     r            7952                                                                              
   RBB_6/DMUX                                                                   RBB_6L        6  [TILE 0 0, RBB 19 28]        608     r            8560     {inst23: $abc$3602$lut$auto$rtlil.cc:2660:NotGate$2558 (LUT,site=dluto)} 
   $abc$3602$auto$rtlil.cc:2660:NotGate$2558                                    Net          55             (fanout=1)        912                     -                                                                              
   RBB_6/A6                                                                     RBB_6L        6  [TILE 0 0, RBB 19 28]          -     r            9472                                                                              
   RBB_6/SRout                                                                  RBB_6L        6  [TILE 0 0, RBB 19 28]          2     r            9474                                                                              
   $abc$3602$auto$rtlil.cc:2660:NotGate$2558                                    Net          55             (fanout=1)          0                     -                                                                              
   RBB_7/SRin                                                                   RBB_6L        7  [TILE 0 0, RBB 22 28]          -     r            9474                                                                              
   RBB_7/SRout                                                                  RBB_6L        7  [TILE 0 0, RBB 22 28]          2     r            9476                                                                              
   $abc$3602$auto$rtlil.cc:2660:NotGate$2558                                    Net          55             (fanout=1)          0                     -                                                                              
   RBB_8/SRin                                                                   RBB_6L        8  [TILE 0 0, RBB 25 28]          -     r            9476                                                                              
   RBB_8/SRout                                                                  RBB_6L        8  [TILE 0 0, RBB 25 28]          2     r            9478                                                                              
   $abc$3602$auto$rtlil.cc:2660:NotGate$2558                                    Net          55             (fanout=1)          0                     -                                                                              
   RBB_9/SRin                                                                   RBB_6L        9  [TILE 0 0, RBB 28 28]          -     r            9478     {<SR>inst48: $auto$ff.cc:266:slice$2132 (FDR,site=cff)}                  
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_9/CLK                                                                    RBB_6L        9  [TILE 0 0, RBB 28 28]       1274     r           10752                                                                              
   clk                                                                          Clock net    27           (fanout=351)      -2292                     -                                                                              
   clk                                                                          CLOCK-PORT    -                      -    capture     r            8460                                                                              
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------













