/* Generated by Yosys 0.38 (git sha1 2b36bfab5, gcc 11.2.1 -fPIC -Os) */

module gbox_clk_as_data(clk, din, dout);
  input clk;
  input din;
  output dout;
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/gbox/gbox_clk_as_data/./gbox_clk_as_data.v:2.14-2.17" *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/gbox/gbox_clk_as_data/./gbox_clk_as_data.v:2.14-2.17" *)
  wire clk;
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/gbox/gbox_clk_as_data/./gbox_clk_as_data.v:8.8-8.19" *)
  wire clk_clk_buf;
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/gbox/gbox_clk_as_data/./gbox_clk_as_data.v:6.8-6.16" *)
  wire clk_ibuf;
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/gbox/gbox_clk_as_data/./gbox_clk_as_data.v:3.14-3.17" *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/gbox/gbox_clk_as_data/./gbox_clk_as_data.v:3.14-3.17" *)
  wire din;
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/gbox/gbox_clk_as_data/./gbox_clk_as_data.v:7.8-7.16" *)
  wire din_ibuf;
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/gbox/gbox_clk_as_data/./gbox_clk_as_data.v:4.15-4.19" *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/gbox/gbox_clk_as_data/./gbox_clk_as_data.v:4.15-4.19" *)
  wire dout;
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/gbox/gbox_clk_as_data/./gbox_clk_as_data.v:9.8-9.17" *)
  wire dout_obuf;
  (* init = 1'h0 *)
  (* keep = 32'sh00000001 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/gbox/gbox_clk_as_data/./gbox_clk_as_data.v:28.7-28.11" *)
  wire temp;
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_18_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$188$auto_189  (
    .C(clk_clk_buf),
    .D(din_ibuf),
    .E(1'h1),
    .Q(temp),
    .R(1'h1)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_18_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$423$auto_424  (
    .A({ temp, clk_ibuf }),
    .Y(dout_obuf)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/gbox/gbox_clk_as_data/./gbox_clk_as_data.v:24.11-27.4" *)
  CLK_BUF clk_buf (
    .I(clk_ibuf),
    .O(clk_clk_buf)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/gbox/gbox_clk_as_data/./gbox_clk_as_data.v:14.9-18.4" *)
  I_BUF clk_i_buf (
    .EN(1'h1),
    .I(clk),
    .O(clk_ibuf)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/gbox/gbox_clk_as_data/./gbox_clk_as_data.v:19.9-23.4" *)
  I_BUF din_i_buf (
    .EN(1'h1),
    .I(din),
    .O(din_ibuf)
  );
  (* module_not_derived = 32'sh00000001 *)
  (* src = "/nfs_project/castor/DV/Azfar/Rigel/DV/subsystem_level/fabric_verif_env/src/fabric_designs/gbox/gbox_clk_as_data/./gbox_clk_as_data.v:33.9-36.4" *)
  O_BUFT o_buft (
    .I(dout_obuf),
    .O(dout),
    .T(1'h1)
  );
endmodule
