// Seed: 1139023736
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    input logic id_3
);
  type_8 id_4 (id_0);
endmodule
`timescale 1ps / 1 ps
`define pp_4 0
