$date
	Sat May 17 16:58:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux1_test $end
$var wire 4 ! q [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 1 # sel $end
$scope module u_mux1 $end
$var wire 4 $ a [3:0] $end
$var wire 1 # sel $end
$var reg 4 % q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
b0 $
0#
b0 "
bx !
$end
#5
b0 !
b0 %
1#
#7
b10 !
b10 %
b10 "
b10 $
#10
b111 "
b111 $
0#
#15
b111 !
b111 %
1#
#20
0#
#25
1#
#30
0#
#35
1#
#40
0#
#45
1#
#50
0#
