$date
	Sun Oct 23 07:37:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#435679
b11110 !
1"
#435682
b11110 &
b11110 %
1$
#435683
0"
#435686
b1111 &
b1111 %
#435690
b101110 &
b101110 %
#435694
b10111 &
b10111 %
#435698
b1000110 &
b1000110 %
#435702
b100011 &
b100011 %
#435706
b1101010 &
b1101010 %
#435710
b110101 &
b110101 %
#435714
b10100000 &
b10100000 %
#435718
b1010000 &
b1010000 %
#435722
b101000 &
b101000 %
#435726
b10100 &
b10100 %
#435730
b1010 &
b1010 %
#435734
b101 &
b101 %
#435738
b10000 &
b10000 %
#435742
b1000 &
b1000 %
#435746
b100 &
b100 %
#435750
b10 &
b10 %
#435754
b1 &
b1 %
1#
#435758
b0 &
0#
b0 %
0$
#1371263
b10000 !
1"
#1371266
b10000 &
b10000 %
1$
#1371267
0"
#1371270
b1000 &
b1000 %
#1371274
b100 &
b100 %
#1371278
b10 &
b10 %
#1371282
b1 &
b1 %
1#
#1371286
b0 &
0#
b0 %
0$
#2453603
b11 !
1"
#2453606
b11 &
b11 %
1$
#2453607
0"
#2453610
b1010 &
b1010 %
#2453614
b101 &
b101 %
#2453618
b10000 &
b10000 %
#2453622
b1000 &
b1000 %
#2453626
b100 &
b100 %
#2453630
b10 &
b10 %
#2453634
b1 &
b1 %
1#
#2453638
b0 &
0#
b0 %
0$
#4500012
