

================================================================
== Vitis HLS Report for 'leading_zero_count'
================================================================
* Date:           Sat Mar 16 03:59:46 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        BOB
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.540 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      50|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        2|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|      14|    -|
|Register         |        -|     -|       2|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     0|       2|      64|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |LUT_array_i_U  |LUT_array_i_ROM_AUTO_1R  |        2|  0|   0|    0|   256|    4|     1|         1024|
    +---------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                         |        2|  0|   0|    0|   256|    4|     1|         1024|
    +---------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |LUTS16_1_fu_235_p2         |         +|   0|  0|  12|           5|           5|
    |LUTS16_fu_195_p2           |         +|   0|  0|  12|           5|           5|
    |ap_return                  |         +|   0|  0|  13|           6|           6|
    |intermediate4_1_fu_221_p2  |       and|   0|  0|   4|           4|           4|
    |intermediate4_fu_181_p2    |       and|   0|  0|   4|           4|           4|
    |intermediate5_fu_263_p2    |       and|   0|  0|   5|           5|           5|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  50|          29|          29|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------+-----+-----+------------+--------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  leading_zero_count|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  leading_zero_count|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  leading_zero_count|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  leading_zero_count|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  leading_zero_count|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  leading_zero_count|  return value|
|ap_return  |  out|    6|  ap_ctrl_hs|  leading_zero_count|  return value|
|input_r    |   in|   32|     ap_none|             input_r|        scalar|
+-----------+-----+-----+------------+--------------------+--------------+

