<stg><name>gemm_Pipeline_inner</name>


<trans_list>

<trans id="224" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %sum = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %zext_ln14_817 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln14_8

]]></Node>
<StgValue><ssdm name="zext_ln14_817"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %zext_ln14_9_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln14_9

]]></Node>
<StgValue><ssdm name="zext_ln14_9_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:4 %zext_ln915 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln9

]]></Node>
<StgValue><ssdm name="zext_ln915"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:5 %and_ln14_3_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %and_ln14_3

]]></Node>
<StgValue><ssdm name="and_ln14_3_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %zext_ln14_6_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln14_6

]]></Node>
<StgValue><ssdm name="zext_ln14_6_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:7 %tmp_18_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_18_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:8 %j_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %j

]]></Node>
<StgValue><ssdm name="j_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:9 %trunc_ln_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:10 %trunc_ln14_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %trunc_ln14_1

]]></Node>
<StgValue><ssdm name="trunc_ln14_1_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:11 %tmp_16_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_16_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="6">
<![CDATA[
newFuncRoot:12 %j_cast = zext i6 %j_read

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %m2_1, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %m2_0, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %m1_1, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %m1_0, void @empty_3, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i7 0, i7 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:18 %store_ln0 = store i64 0, i64 %sum

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:19 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %k_1 = load i7 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %k_1, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln12 = br i1 %tmp, void %fpga_resource_hint.for.inc.4, void %for.inc16.exitStub

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.4:1 %trunc_ln12 = trunc i7 %k_1

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.4:2 %zext_ln12 = zext i7 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.4:5 %shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln12, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.4:7 %zext_ln14 = zext i7 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.4:8 %zext_ln14_1 = zext i7 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln14_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.inc.4:9 %add_ln14 = add i12 %zext_ln12, i12 %tmp_16_read

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.4:10 %add_ln14_1 = add i10 %zext_ln14_1, i10 %trunc_ln14_1_read

]]></Node>
<StgValue><ssdm name="add_ln14_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.inc.4:11 %add_ln14_2 = add i11 %zext_ln14, i11 %trunc_ln_read

]]></Node>
<StgValue><ssdm name="add_ln14_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.4:12 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln14, i32 11

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.4:13 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln14_2, i32 10

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.4:15 %zext_ln14_2 = zext i10 %add_ln14_1

]]></Node>
<StgValue><ssdm name="zext_ln14_2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:16 %m1_0_addr = getelementptr i128 %m1_0, i64 0, i64 %zext_ln14_2

]]></Node>
<StgValue><ssdm name="m1_0_addr"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.4:17 %m1_0_load = load i10 %m1_0_addr

]]></Node>
<StgValue><ssdm name="m1_0_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:22 %m1_1_addr = getelementptr i128 %m1_1, i64 0, i64 %zext_ln14_2

]]></Node>
<StgValue><ssdm name="m1_1_addr"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.4:23 %m1_1_load = load i10 %m1_1_addr

]]></Node>
<StgValue><ssdm name="m1_1_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.4:29 %tmp_s = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %k_1, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.4:30 %add_ln14_1_cast3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %tmp_s, i7 %j_cast

]]></Node>
<StgValue><ssdm name="add_ln14_1_cast3"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.4:31 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %k_1, i32 5

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.4:33 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %k_1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.4:35 %zext_ln14_5 = zext i10 %add_ln14_1_cast3

]]></Node>
<StgValue><ssdm name="zext_ln14_5"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:36 %m2_0_addr = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_5

]]></Node>
<StgValue><ssdm name="m2_0_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.4:37 %m2_0_load = load i10 %m2_0_addr

]]></Node>
<StgValue><ssdm name="m2_0_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:42 %m2_1_addr = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_5

]]></Node>
<StgValue><ssdm name="m2_1_addr"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.4:43 %m2_1_load = load i10 %m2_1_addr

]]></Node>
<StgValue><ssdm name="m2_1_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.for.inc.4:56 %or_ln13 = or i12 %shl_ln, i12 64

]]></Node>
<StgValue><ssdm name="or_ln13"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.4:58 %or_ln14 = or i6 %trunc_ln12, i6 1

]]></Node>
<StgValue><ssdm name="or_ln14"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.4:59 %add_ln14_2_cast5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %tmp_18_read, i6 %or_ln14

]]></Node>
<StgValue><ssdm name="add_ln14_2_cast5"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.4:60 %zext_ln14_7 = zext i10 %add_ln14_2_cast5

]]></Node>
<StgValue><ssdm name="zext_ln14_7"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:61 %m1_0_addr_1 = getelementptr i128 %m1_0, i64 0, i64 %zext_ln14_7

]]></Node>
<StgValue><ssdm name="m1_0_addr_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.4:62 %m1_0_load_1 = load i10 %m1_0_addr_1

]]></Node>
<StgValue><ssdm name="m1_0_load_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:67 %m1_1_addr_1 = getelementptr i128 %m1_1, i64 0, i64 %zext_ln14_7

]]></Node>
<StgValue><ssdm name="m1_1_addr_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.4:68 %m1_1_load_1 = load i10 %m1_1_addr_1

]]></Node>
<StgValue><ssdm name="m1_1_load_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc.4:74 %trunc_ln14_7 = trunc i12 %or_ln13

]]></Node>
<StgValue><ssdm name="trunc_ln14_7"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.4:75 %or_ln14_1 = or i6 %trunc_ln14_7, i6 %zext_ln14_9_read

]]></Node>
<StgValue><ssdm name="or_ln14_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.4:76 %tmp_7 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %or_ln13, i32 6, i32 9

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.4:77 %add_ln14_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %tmp_7, i6 %or_ln14_1

]]></Node>
<StgValue><ssdm name="add_ln14_4"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.4:78 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %or_ln13, i32 11

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.4:79 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %or_ln13, i32 10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.4:81 %zext_ln14_11 = zext i10 %add_ln14_4

]]></Node>
<StgValue><ssdm name="zext_ln14_11"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:82 %m2_0_addr_1 = getelementptr i128 %m2_0, i64 0, i64 %zext_ln14_11

]]></Node>
<StgValue><ssdm name="m2_0_addr_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.4:83 %m2_0_load_1 = load i10 %m2_0_addr_1

]]></Node>
<StgValue><ssdm name="m2_0_load_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:88 %m2_1_addr_1 = getelementptr i128 %m2_1, i64 0, i64 %zext_ln14_11

]]></Node>
<StgValue><ssdm name="m2_1_addr_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.4:89 %m2_1_load_1 = load i10 %m2_1_addr_1

]]></Node>
<StgValue><ssdm name="m2_1_load_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.4:102 %add_ln12 = add i7 %k_1, i7 2

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.4:103 %store_ln12 = store i7 %add_ln12, i7 %k

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.4:14 %and_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_3, i6 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.4:17 %m1_0_load = load i10 %m1_0_addr

]]></Node>
<StgValue><ssdm name="m1_0_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.4:18 %zext_ln14_3 = zext i7 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln14_3"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.4:19 %lshr_ln14 = lshr i128 %m1_0_load, i128 %zext_ln14_3

]]></Node>
<StgValue><ssdm name="lshr_ln14"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.4:20 %trunc_ln14 = trunc i128 %lshr_ln14

]]></Node>
<StgValue><ssdm name="trunc_ln14"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.4:23 %m1_1_load = load i10 %m1_1_addr

]]></Node>
<StgValue><ssdm name="m1_1_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.4:37 %m2_0_load = load i10 %m2_0_addr

]]></Node>
<StgValue><ssdm name="m2_0_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.4:43 %m2_1_load = load i10 %m2_1_addr

]]></Node>
<StgValue><ssdm name="m2_1_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.4:62 %m1_0_load_1 = load i10 %m1_0_addr_1

]]></Node>
<StgValue><ssdm name="m1_0_load_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.4:68 %m1_1_load_1 = load i10 %m1_1_addr_1

]]></Node>
<StgValue><ssdm name="m1_1_load_1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.4:83 %m2_0_load_1 = load i10 %m2_0_addr_1

]]></Node>
<StgValue><ssdm name="m2_0_load_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="128" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc.4:89 %m2_1_load_1 = load i10 %m2_1_addr_1

]]></Node>
<StgValue><ssdm name="m2_1_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:21 %bitcast_ln14 = bitcast i64 %trunc_ln14

]]></Node>
<StgValue><ssdm name="bitcast_ln14"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.4:24 %zext_ln14_4 = zext i7 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln14_4"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.4:25 %lshr_ln14_1 = lshr i128 %m1_1_load, i128 %zext_ln14_4

]]></Node>
<StgValue><ssdm name="lshr_ln14_1"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.4:26 %trunc_ln14_2 = trunc i128 %lshr_ln14_1

]]></Node>
<StgValue><ssdm name="trunc_ln14_2"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:27 %bitcast_ln14_1 = bitcast i64 %trunc_ln14_2

]]></Node>
<StgValue><ssdm name="bitcast_ln14_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.4:28 %tmp_2 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14, i64 %bitcast_ln14_1, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.4:34 %and_ln14_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_6, i6 0

]]></Node>
<StgValue><ssdm name="and_ln14_2"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.4:38 %zext_ln14_10 = zext i7 %and_ln14_2

]]></Node>
<StgValue><ssdm name="zext_ln14_10"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.4:39 %lshr_ln14_2 = lshr i128 %m2_0_load, i128 %zext_ln14_10

]]></Node>
<StgValue><ssdm name="lshr_ln14_2"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.4:40 %trunc_ln14_3 = trunc i128 %lshr_ln14_2

]]></Node>
<StgValue><ssdm name="trunc_ln14_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.4:32 %and_ln14_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln14_1"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:41 %bitcast_ln14_2 = bitcast i64 %trunc_ln14_3

]]></Node>
<StgValue><ssdm name="bitcast_ln14_2"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.4:44 %zext_ln14_12 = zext i7 %and_ln14_2

]]></Node>
<StgValue><ssdm name="zext_ln14_12"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.4:45 %lshr_ln14_3 = lshr i128 %m2_1_load, i128 %zext_ln14_12

]]></Node>
<StgValue><ssdm name="lshr_ln14_3"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.4:46 %trunc_ln14_4 = trunc i128 %lshr_ln14_3

]]></Node>
<StgValue><ssdm name="trunc_ln14_4"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:47 %bitcast_ln14_3 = bitcast i64 %trunc_ln14_4

]]></Node>
<StgValue><ssdm name="bitcast_ln14_3"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.inc.4:48 %tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln14_2, i64 %bitcast_ln14_3, i2 %and_ln14_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="121" st_id="6" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:49 %mult = dmul i64 %tmp_2, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.4:63 %zext_ln14_13 = zext i7 %zext_ln14_6_read

]]></Node>
<StgValue><ssdm name="zext_ln14_13"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.4:64 %lshr_ln14_4 = lshr i128 %m1_0_load_1, i128 %zext_ln14_13

]]></Node>
<StgValue><ssdm name="lshr_ln14_4"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.4:65 %trunc_ln14_5 = trunc i128 %lshr_ln14_4

]]></Node>
<StgValue><ssdm name="trunc_ln14_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="125" st_id="7" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:49 %mult = dmul i64 %tmp_2, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:66 %bitcast_ln14_4 = bitcast i64 %trunc_ln14_5

]]></Node>
<StgValue><ssdm name="bitcast_ln14_4"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.4:69 %zext_ln14_14 = zext i7 %zext_ln14_6_read

]]></Node>
<StgValue><ssdm name="zext_ln14_14"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.4:70 %lshr_ln14_5 = lshr i128 %m1_1_load_1, i128 %zext_ln14_14

]]></Node>
<StgValue><ssdm name="lshr_ln14_5"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.4:71 %trunc_ln14_6 = trunc i128 %lshr_ln14_5

]]></Node>
<StgValue><ssdm name="trunc_ln14_6"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:72 %bitcast_ln14_5 = bitcast i64 %trunc_ln14_6

]]></Node>
<StgValue><ssdm name="bitcast_ln14_5"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.inc.4:73 %tmp_8 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln14_4, i64 %bitcast_ln14_5, i2 %and_ln14_3_read

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="132" st_id="8" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:49 %mult = dmul i64 %tmp_2, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc.4:80 %and_ln14_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_11, i6 0

]]></Node>
<StgValue><ssdm name="and_ln14_5"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.4:84 %zext_ln14_15 = zext i7 %and_ln14_5

]]></Node>
<StgValue><ssdm name="zext_ln14_15"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.4:85 %lshr_ln14_6 = lshr i128 %m2_0_load_1, i128 %zext_ln14_15

]]></Node>
<StgValue><ssdm name="lshr_ln14_6"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.4:86 %trunc_ln14_8 = trunc i128 %lshr_ln14_6

]]></Node>
<StgValue><ssdm name="trunc_ln14_8"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="137" st_id="9" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:49 %mult = dmul i64 %tmp_2, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:87 %bitcast_ln14_6 = bitcast i64 %trunc_ln14_8

]]></Node>
<StgValue><ssdm name="bitcast_ln14_6"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc.4:90 %zext_ln14_16 = zext i7 %and_ln14_5

]]></Node>
<StgValue><ssdm name="zext_ln14_16"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.4:91 %lshr_ln14_7 = lshr i128 %m2_1_load_1, i128 %zext_ln14_16

]]></Node>
<StgValue><ssdm name="lshr_ln14_7"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.inc.4:92 %trunc_ln14_9 = trunc i128 %lshr_ln14_7

]]></Node>
<StgValue><ssdm name="trunc_ln14_9"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:93 %bitcast_ln14_7 = bitcast i64 %trunc_ln14_9

]]></Node>
<StgValue><ssdm name="bitcast_ln14_7"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc.4:94 %tmp_10 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln14_6, i64 %bitcast_ln14_7, i1 %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="144" st_id="10" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:49 %mult = dmul i64 %tmp_2, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="mult"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:50 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:95 %mult_1 = dmul i64 %tmp_8, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mult_1"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc16.exitStub:0 %sum_load_1 = load i64 %sum

]]></Node>
<StgValue><ssdm name="sum_load_1"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %sum_out, i64 %sum_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0">
<![CDATA[
for.inc16.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.4:0 %sum_load = load i64 %sum

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:53 %sum_1 = dadd i64 %sum_load, i64 %mult

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:95 %mult_1 = dmul i64 %tmp_8, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mult_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="150" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:53 %sum_1 = dadd i64 %sum_load, i64 %mult

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:95 %mult_1 = dmul i64 %tmp_8, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mult_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="152" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:53 %sum_1 = dadd i64 %sum_load, i64 %mult

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:95 %mult_1 = dmul i64 %tmp_8, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mult_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="154" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:53 %sum_1 = dadd i64 %sum_load, i64 %mult

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:95 %mult_1 = dmul i64 %tmp_8, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mult_1"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:96 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i64 %mult_1, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="157" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:53 %sum_1 = dadd i64 %sum_load, i64 %mult

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:54 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_1, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="159" st_id="16" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:99 %sum_2 = dadd i64 %sum_1, i64 %mult_1

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="160" st_id="17" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:99 %sum_2 = dadd i64 %sum_1, i64 %mult_1

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="161" st_id="18" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:99 %sum_2 = dadd i64 %sum_1, i64 %mult_1

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="162" st_id="19" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:99 %sum_2 = dadd i64 %sum_1, i64 %mult_1

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="163" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.4:3 %specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specpipeline_ln4"/></StgValue>
</operation>

<operation id="164" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.4:4 %specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln4"/></StgValue>
</operation>

<operation id="165" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.4:6 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="166" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.4:51 %rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend8"/></StgValue>
</operation>

<operation id="167" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.4:52 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="168" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.4:55 %rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend6"/></StgValue>
</operation>

<operation id="169" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.4:57 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="170" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.4:97 %rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="171" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.4:98 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="172" st_id="20" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:99 %sum_2 = dadd i64 %sum_1, i64 %mult_1

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="173" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc.4:100 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i64 %sum_2, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>

<operation id="174" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc.4:101 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="175" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.4:104 %store_ln12 = store i64 %sum_2, i64 %sum

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="176" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.for.inc.4:105 %br_ln12 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="225" name="tmp_16" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_16"/></StgValue>
</port>
<port id="226" name="trunc_ln14_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln14_1"/></StgValue>
</port>
<port id="227" name="trunc_ln" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln"/></StgValue>
</port>
<port id="228" name="m1_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="m1_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="229" name="m1_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="m1_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="230" name="j" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="j"/></StgValue>
</port>
<port id="231" name="m2_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="m2_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="232" name="m2_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="m2_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="233" name="tmp_18" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_18"/></StgValue>
</port>
<port id="234" name="zext_ln14_6" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln14_6"/></StgValue>
</port>
<port id="235" name="and_ln14_3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="and_ln14_3"/></StgValue>
</port>
<port id="236" name="zext_ln9" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln9"/></StgValue>
</port>
<port id="237" name="zext_ln14_9" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln14_9"/></StgValue>
</port>
<port id="238" name="zext_ln14_8" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln14_8"/></StgValue>
</port>
<port id="239" name="sum_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="sum_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="241" from="StgValue_240" to="sum" fromId="240" toId="23">
</dataflow>
<dataflow id="242" from="StgValue_240" to="k" fromId="240" toId="24">
</dataflow>
<dataflow id="244" from="_ssdm_op_Read.ap_auto.i6" to="zext_ln14_817" fromId="243" toId="25">
</dataflow>
<dataflow id="245" from="zext_ln14_8" to="zext_ln14_817" fromId="238" toId="25">
</dataflow>
<dataflow id="246" from="_ssdm_op_Read.ap_auto.i6" to="zext_ln14_9_read" fromId="243" toId="26">
</dataflow>
<dataflow id="247" from="zext_ln14_9" to="zext_ln14_9_read" fromId="237" toId="26">
</dataflow>
<dataflow id="248" from="_ssdm_op_Read.ap_auto.i6" to="zext_ln915" fromId="243" toId="27">
</dataflow>
<dataflow id="249" from="zext_ln9" to="zext_ln915" fromId="236" toId="27">
</dataflow>
<dataflow id="251" from="_ssdm_op_Read.ap_auto.i2" to="and_ln14_3_read" fromId="250" toId="28">
</dataflow>
<dataflow id="252" from="and_ln14_3" to="and_ln14_3_read" fromId="235" toId="28">
</dataflow>
<dataflow id="254" from="_ssdm_op_Read.ap_auto.i7" to="zext_ln14_6_read" fromId="253" toId="29">
</dataflow>
<dataflow id="255" from="zext_ln14_6" to="zext_ln14_6_read" fromId="234" toId="29">
</dataflow>
<dataflow id="257" from="_ssdm_op_Read.ap_auto.i4" to="tmp_18_read" fromId="256" toId="30">
</dataflow>
<dataflow id="258" from="tmp_18" to="tmp_18_read" fromId="233" toId="30">
</dataflow>
<dataflow id="259" from="_ssdm_op_Read.ap_auto.i6" to="j_read" fromId="243" toId="31">
</dataflow>
<dataflow id="260" from="j" to="j_read" fromId="230" toId="31">
</dataflow>
<dataflow id="262" from="_ssdm_op_Read.ap_auto.i11" to="trunc_ln_read" fromId="261" toId="32">
</dataflow>
<dataflow id="263" from="trunc_ln" to="trunc_ln_read" fromId="227" toId="32">
</dataflow>
<dataflow id="265" from="_ssdm_op_Read.ap_auto.i10" to="trunc_ln14_1_read" fromId="264" toId="33">
</dataflow>
<dataflow id="266" from="trunc_ln14_1" to="trunc_ln14_1_read" fromId="226" toId="33">
</dataflow>
<dataflow id="268" from="_ssdm_op_Read.ap_auto.i12" to="tmp_16_read" fromId="267" toId="34">
</dataflow>
<dataflow id="269" from="tmp_16" to="tmp_16_read" fromId="225" toId="34">
</dataflow>
<dataflow id="270" from="j_read" to="j_cast" fromId="31" toId="35">
</dataflow>
<dataflow id="272" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="271" toId="36">
</dataflow>
<dataflow id="273" from="m2_1" to="specinterface_ln0" fromId="232" toId="36">
</dataflow>
<dataflow id="275" from="empty_3" to="specinterface_ln0" fromId="274" toId="36">
</dataflow>
<dataflow id="277" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="36">
</dataflow>
<dataflow id="278" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="36">
</dataflow>
<dataflow id="280" from="empty_4" to="specinterface_ln0" fromId="279" toId="36">
</dataflow>
<dataflow id="282" from="StgValue_281" to="specinterface_ln0" fromId="281" toId="36">
</dataflow>
<dataflow id="283" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="36">
</dataflow>
<dataflow id="284" from="empty_4" to="specinterface_ln0" fromId="279" toId="36">
</dataflow>
<dataflow id="285" from="empty_4" to="specinterface_ln0" fromId="279" toId="36">
</dataflow>
<dataflow id="286" from="empty_4" to="specinterface_ln0" fromId="279" toId="36">
</dataflow>
<dataflow id="287" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="36">
</dataflow>
<dataflow id="288" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="36">
</dataflow>
<dataflow id="289" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="36">
</dataflow>
<dataflow id="290" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="36">
</dataflow>
<dataflow id="291" from="empty_4" to="specinterface_ln0" fromId="279" toId="36">
</dataflow>
<dataflow id="292" from="empty_4" to="specinterface_ln0" fromId="279" toId="36">
</dataflow>
<dataflow id="293" from="StgValue_281" to="specinterface_ln0" fromId="281" toId="36">
</dataflow>
<dataflow id="294" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="36">
</dataflow>
<dataflow id="295" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="271" toId="37">
</dataflow>
<dataflow id="296" from="m2_0" to="specinterface_ln0" fromId="231" toId="37">
</dataflow>
<dataflow id="297" from="empty_3" to="specinterface_ln0" fromId="274" toId="37">
</dataflow>
<dataflow id="298" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="37">
</dataflow>
<dataflow id="299" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="37">
</dataflow>
<dataflow id="300" from="empty_4" to="specinterface_ln0" fromId="279" toId="37">
</dataflow>
<dataflow id="301" from="StgValue_281" to="specinterface_ln0" fromId="281" toId="37">
</dataflow>
<dataflow id="302" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="37">
</dataflow>
<dataflow id="303" from="empty_4" to="specinterface_ln0" fromId="279" toId="37">
</dataflow>
<dataflow id="304" from="empty_4" to="specinterface_ln0" fromId="279" toId="37">
</dataflow>
<dataflow id="305" from="empty_4" to="specinterface_ln0" fromId="279" toId="37">
</dataflow>
<dataflow id="306" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="37">
</dataflow>
<dataflow id="307" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="37">
</dataflow>
<dataflow id="308" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="37">
</dataflow>
<dataflow id="309" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="37">
</dataflow>
<dataflow id="310" from="empty_4" to="specinterface_ln0" fromId="279" toId="37">
</dataflow>
<dataflow id="311" from="empty_4" to="specinterface_ln0" fromId="279" toId="37">
</dataflow>
<dataflow id="312" from="StgValue_281" to="specinterface_ln0" fromId="281" toId="37">
</dataflow>
<dataflow id="313" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="37">
</dataflow>
<dataflow id="314" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="271" toId="38">
</dataflow>
<dataflow id="315" from="m1_1" to="specinterface_ln0" fromId="229" toId="38">
</dataflow>
<dataflow id="316" from="empty_3" to="specinterface_ln0" fromId="274" toId="38">
</dataflow>
<dataflow id="317" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="38">
</dataflow>
<dataflow id="318" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="38">
</dataflow>
<dataflow id="319" from="empty_4" to="specinterface_ln0" fromId="279" toId="38">
</dataflow>
<dataflow id="320" from="StgValue_281" to="specinterface_ln0" fromId="281" toId="38">
</dataflow>
<dataflow id="321" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="38">
</dataflow>
<dataflow id="322" from="empty_4" to="specinterface_ln0" fromId="279" toId="38">
</dataflow>
<dataflow id="323" from="empty_4" to="specinterface_ln0" fromId="279" toId="38">
</dataflow>
<dataflow id="324" from="empty_4" to="specinterface_ln0" fromId="279" toId="38">
</dataflow>
<dataflow id="325" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="38">
</dataflow>
<dataflow id="326" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="38">
</dataflow>
<dataflow id="327" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="38">
</dataflow>
<dataflow id="328" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="38">
</dataflow>
<dataflow id="329" from="empty_4" to="specinterface_ln0" fromId="279" toId="38">
</dataflow>
<dataflow id="330" from="empty_4" to="specinterface_ln0" fromId="279" toId="38">
</dataflow>
<dataflow id="331" from="StgValue_281" to="specinterface_ln0" fromId="281" toId="38">
</dataflow>
<dataflow id="332" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="38">
</dataflow>
<dataflow id="333" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="271" toId="39">
</dataflow>
<dataflow id="334" from="m1_0" to="specinterface_ln0" fromId="228" toId="39">
</dataflow>
<dataflow id="335" from="empty_3" to="specinterface_ln0" fromId="274" toId="39">
</dataflow>
<dataflow id="336" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="39">
</dataflow>
<dataflow id="337" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="39">
</dataflow>
<dataflow id="338" from="empty_4" to="specinterface_ln0" fromId="279" toId="39">
</dataflow>
<dataflow id="339" from="StgValue_281" to="specinterface_ln0" fromId="281" toId="39">
</dataflow>
<dataflow id="340" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="39">
</dataflow>
<dataflow id="341" from="empty_4" to="specinterface_ln0" fromId="279" toId="39">
</dataflow>
<dataflow id="342" from="empty_4" to="specinterface_ln0" fromId="279" toId="39">
</dataflow>
<dataflow id="343" from="empty_4" to="specinterface_ln0" fromId="279" toId="39">
</dataflow>
<dataflow id="344" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="39">
</dataflow>
<dataflow id="345" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="39">
</dataflow>
<dataflow id="346" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="39">
</dataflow>
<dataflow id="347" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="39">
</dataflow>
<dataflow id="348" from="empty_4" to="specinterface_ln0" fromId="279" toId="39">
</dataflow>
<dataflow id="349" from="empty_4" to="specinterface_ln0" fromId="279" toId="39">
</dataflow>
<dataflow id="350" from="StgValue_281" to="specinterface_ln0" fromId="281" toId="39">
</dataflow>
<dataflow id="351" from="StgValue_276" to="specinterface_ln0" fromId="276" toId="39">
</dataflow>
<dataflow id="353" from="StgValue_352" to="store_ln0" fromId="352" toId="40">
</dataflow>
<dataflow id="354" from="k" to="store_ln0" fromId="24" toId="40">
</dataflow>
<dataflow id="356" from="StgValue_355" to="store_ln0" fromId="355" toId="41">
</dataflow>
<dataflow id="357" from="sum" to="store_ln0" fromId="23" toId="41">
</dataflow>
<dataflow id="358" from="k" to="k_1" fromId="24" toId="43">
</dataflow>
<dataflow id="360" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp" fromId="359" toId="44">
</dataflow>
<dataflow id="361" from="k_1" to="tmp" fromId="43" toId="44">
</dataflow>
<dataflow id="363" from="StgValue_362" to="tmp" fromId="362" toId="44">
</dataflow>
<dataflow id="365" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="364" toId="45">
</dataflow>
<dataflow id="367" from="StgValue_366" to="empty" fromId="366" toId="45">
</dataflow>
<dataflow id="368" from="StgValue_366" to="empty" fromId="366" toId="45">
</dataflow>
<dataflow id="369" from="StgValue_366" to="empty" fromId="366" toId="45">
</dataflow>
<dataflow id="370" from="tmp" to="br_ln12" fromId="44" toId="46">
</dataflow>
<dataflow id="371" from="k_1" to="trunc_ln12" fromId="43" toId="47">
</dataflow>
<dataflow id="372" from="k_1" to="zext_ln12" fromId="43" toId="48">
</dataflow>
<dataflow id="374" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="shl_ln" fromId="373" toId="49">
</dataflow>
<dataflow id="375" from="trunc_ln12" to="shl_ln" fromId="47" toId="49">
</dataflow>
<dataflow id="377" from="StgValue_376" to="shl_ln" fromId="376" toId="49">
</dataflow>
<dataflow id="378" from="k_1" to="zext_ln14" fromId="43" toId="50">
</dataflow>
<dataflow id="379" from="k_1" to="zext_ln14_1" fromId="43" toId="51">
</dataflow>
<dataflow id="380" from="zext_ln12" to="add_ln14" fromId="48" toId="52">
</dataflow>
<dataflow id="381" from="tmp_16_read" to="add_ln14" fromId="34" toId="52">
</dataflow>
<dataflow id="382" from="zext_ln14_1" to="add_ln14_1" fromId="51" toId="53">
</dataflow>
<dataflow id="383" from="trunc_ln14_1_read" to="add_ln14_1" fromId="33" toId="53">
</dataflow>
<dataflow id="384" from="zext_ln14" to="add_ln14_2" fromId="50" toId="54">
</dataflow>
<dataflow id="385" from="trunc_ln_read" to="add_ln14_2" fromId="32" toId="54">
</dataflow>
<dataflow id="387" from="_ssdm_op_BitSelect.i1.i12.i32" to="tmp_1" fromId="386" toId="55">
</dataflow>
<dataflow id="388" from="add_ln14" to="tmp_1" fromId="52" toId="55">
</dataflow>
<dataflow id="390" from="StgValue_389" to="tmp_1" fromId="389" toId="55">
</dataflow>
<dataflow id="392" from="_ssdm_op_BitSelect.i1.i11.i32" to="tmp_3" fromId="391" toId="56">
</dataflow>
<dataflow id="393" from="add_ln14_2" to="tmp_3" fromId="54" toId="56">
</dataflow>
<dataflow id="395" from="StgValue_394" to="tmp_3" fromId="394" toId="56">
</dataflow>
<dataflow id="396" from="add_ln14_1" to="zext_ln14_2" fromId="53" toId="57">
</dataflow>
<dataflow id="397" from="m1_0" to="m1_0_addr" fromId="228" toId="58">
</dataflow>
<dataflow id="399" from="StgValue_398" to="m1_0_addr" fromId="398" toId="58">
</dataflow>
<dataflow id="400" from="zext_ln14_2" to="m1_0_addr" fromId="57" toId="58">
</dataflow>
<dataflow id="401" from="m1_0_addr" to="m1_0_load" fromId="58" toId="59">
</dataflow>
<dataflow id="402" from="m1_1" to="m1_1_addr" fromId="229" toId="60">
</dataflow>
<dataflow id="403" from="StgValue_398" to="m1_1_addr" fromId="398" toId="60">
</dataflow>
<dataflow id="404" from="zext_ln14_2" to="m1_1_addr" fromId="57" toId="60">
</dataflow>
<dataflow id="405" from="m1_1_addr" to="m1_1_load" fromId="60" toId="61">
</dataflow>
<dataflow id="407" from="_ssdm_op_PartSelect.i3.i7.i32.i32" to="tmp_s" fromId="406" toId="62">
</dataflow>
<dataflow id="408" from="k_1" to="tmp_s" fromId="43" toId="62">
</dataflow>
<dataflow id="409" from="StgValue_240" to="tmp_s" fromId="240" toId="62">
</dataflow>
<dataflow id="411" from="StgValue_410" to="tmp_s" fromId="410" toId="62">
</dataflow>
<dataflow id="413" from="_ssdm_op_BitConcatenate.i10.i3.i7" to="add_ln14_1_cast3" fromId="412" toId="63">
</dataflow>
<dataflow id="414" from="tmp_s" to="add_ln14_1_cast3" fromId="62" toId="63">
</dataflow>
<dataflow id="415" from="j_cast" to="add_ln14_1_cast3" fromId="35" toId="63">
</dataflow>
<dataflow id="416" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp_4" fromId="359" toId="64">
</dataflow>
<dataflow id="417" from="k_1" to="tmp_4" fromId="43" toId="64">
</dataflow>
<dataflow id="419" from="StgValue_418" to="tmp_4" fromId="418" toId="64">
</dataflow>
<dataflow id="420" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp_6" fromId="359" toId="65">
</dataflow>
<dataflow id="421" from="k_1" to="tmp_6" fromId="43" toId="65">
</dataflow>
<dataflow id="423" from="StgValue_422" to="tmp_6" fromId="422" toId="65">
</dataflow>
<dataflow id="424" from="add_ln14_1_cast3" to="zext_ln14_5" fromId="63" toId="66">
</dataflow>
<dataflow id="425" from="m2_0" to="m2_0_addr" fromId="231" toId="67">
</dataflow>
<dataflow id="426" from="StgValue_398" to="m2_0_addr" fromId="398" toId="67">
</dataflow>
<dataflow id="427" from="zext_ln14_5" to="m2_0_addr" fromId="66" toId="67">
</dataflow>
<dataflow id="428" from="m2_0_addr" to="m2_0_load" fromId="67" toId="68">
</dataflow>
<dataflow id="429" from="m2_1" to="m2_1_addr" fromId="232" toId="69">
</dataflow>
<dataflow id="430" from="StgValue_398" to="m2_1_addr" fromId="398" toId="69">
</dataflow>
<dataflow id="431" from="zext_ln14_5" to="m2_1_addr" fromId="66" toId="69">
</dataflow>
<dataflow id="432" from="m2_1_addr" to="m2_1_load" fromId="69" toId="70">
</dataflow>
<dataflow id="433" from="shl_ln" to="or_ln13" fromId="49" toId="71">
</dataflow>
<dataflow id="435" from="StgValue_434" to="or_ln13" fromId="434" toId="71">
</dataflow>
<dataflow id="436" from="trunc_ln12" to="or_ln14" fromId="47" toId="72">
</dataflow>
<dataflow id="438" from="StgValue_437" to="or_ln14" fromId="437" toId="72">
</dataflow>
<dataflow id="440" from="_ssdm_op_BitConcatenate.i10.i4.i6" to="add_ln14_2_cast5" fromId="439" toId="73">
</dataflow>
<dataflow id="441" from="tmp_18_read" to="add_ln14_2_cast5" fromId="30" toId="73">
</dataflow>
<dataflow id="442" from="or_ln14" to="add_ln14_2_cast5" fromId="72" toId="73">
</dataflow>
<dataflow id="443" from="add_ln14_2_cast5" to="zext_ln14_7" fromId="73" toId="74">
</dataflow>
<dataflow id="444" from="m1_0" to="m1_0_addr_1" fromId="228" toId="75">
</dataflow>
<dataflow id="445" from="StgValue_398" to="m1_0_addr_1" fromId="398" toId="75">
</dataflow>
<dataflow id="446" from="zext_ln14_7" to="m1_0_addr_1" fromId="74" toId="75">
</dataflow>
<dataflow id="447" from="m1_0_addr_1" to="m1_0_load_1" fromId="75" toId="76">
</dataflow>
<dataflow id="448" from="m1_1" to="m1_1_addr_1" fromId="229" toId="77">
</dataflow>
<dataflow id="449" from="StgValue_398" to="m1_1_addr_1" fromId="398" toId="77">
</dataflow>
<dataflow id="450" from="zext_ln14_7" to="m1_1_addr_1" fromId="74" toId="77">
</dataflow>
<dataflow id="451" from="m1_1_addr_1" to="m1_1_load_1" fromId="77" toId="78">
</dataflow>
<dataflow id="452" from="or_ln13" to="trunc_ln14_7" fromId="71" toId="79">
</dataflow>
<dataflow id="453" from="trunc_ln14_7" to="or_ln14_1" fromId="79" toId="80">
</dataflow>
<dataflow id="454" from="zext_ln14_9_read" to="or_ln14_1" fromId="26" toId="80">
</dataflow>
<dataflow id="456" from="_ssdm_op_PartSelect.i4.i12.i32.i32" to="tmp_7" fromId="455" toId="81">
</dataflow>
<dataflow id="457" from="or_ln13" to="tmp_7" fromId="71" toId="81">
</dataflow>
<dataflow id="458" from="StgValue_362" to="tmp_7" fromId="362" toId="81">
</dataflow>
<dataflow id="460" from="StgValue_459" to="tmp_7" fromId="459" toId="81">
</dataflow>
<dataflow id="461" from="_ssdm_op_BitConcatenate.i10.i4.i6" to="add_ln14_4" fromId="439" toId="82">
</dataflow>
<dataflow id="462" from="tmp_7" to="add_ln14_4" fromId="81" toId="82">
</dataflow>
<dataflow id="463" from="or_ln14_1" to="add_ln14_4" fromId="80" toId="82">
</dataflow>
<dataflow id="464" from="_ssdm_op_BitSelect.i1.i12.i32" to="tmp_9" fromId="386" toId="83">
</dataflow>
<dataflow id="465" from="or_ln13" to="tmp_9" fromId="71" toId="83">
</dataflow>
<dataflow id="466" from="StgValue_389" to="tmp_9" fromId="389" toId="83">
</dataflow>
<dataflow id="467" from="_ssdm_op_BitSelect.i1.i12.i32" to="tmp_11" fromId="386" toId="84">
</dataflow>
<dataflow id="468" from="or_ln13" to="tmp_11" fromId="71" toId="84">
</dataflow>
<dataflow id="469" from="StgValue_394" to="tmp_11" fromId="394" toId="84">
</dataflow>
<dataflow id="470" from="add_ln14_4" to="zext_ln14_11" fromId="82" toId="85">
</dataflow>
<dataflow id="471" from="m2_0" to="m2_0_addr_1" fromId="231" toId="86">
</dataflow>
<dataflow id="472" from="StgValue_398" to="m2_0_addr_1" fromId="398" toId="86">
</dataflow>
<dataflow id="473" from="zext_ln14_11" to="m2_0_addr_1" fromId="85" toId="86">
</dataflow>
<dataflow id="474" from="m2_0_addr_1" to="m2_0_load_1" fromId="86" toId="87">
</dataflow>
<dataflow id="475" from="m2_1" to="m2_1_addr_1" fromId="232" toId="88">
</dataflow>
<dataflow id="476" from="StgValue_398" to="m2_1_addr_1" fromId="398" toId="88">
</dataflow>
<dataflow id="477" from="zext_ln14_11" to="m2_1_addr_1" fromId="85" toId="88">
</dataflow>
<dataflow id="478" from="m2_1_addr_1" to="m2_1_load_1" fromId="88" toId="89">
</dataflow>
<dataflow id="479" from="k_1" to="add_ln12" fromId="43" toId="90">
</dataflow>
<dataflow id="481" from="StgValue_480" to="add_ln12" fromId="480" toId="90">
</dataflow>
<dataflow id="482" from="add_ln12" to="store_ln12" fromId="90" toId="91">
</dataflow>
<dataflow id="483" from="k" to="store_ln12" fromId="24" toId="91">
</dataflow>
<dataflow id="485" from="_ssdm_op_BitConcatenate.i7.i1.i6" to="and_ln" fromId="484" toId="92">
</dataflow>
<dataflow id="486" from="tmp_3" to="and_ln" fromId="56" toId="92">
</dataflow>
<dataflow id="487" from="StgValue_376" to="and_ln" fromId="376" toId="92">
</dataflow>
<dataflow id="488" from="m1_0_addr" to="m1_0_load" fromId="58" toId="93">
</dataflow>
<dataflow id="489" from="and_ln" to="zext_ln14_3" fromId="92" toId="94">
</dataflow>
<dataflow id="490" from="m1_0_load" to="lshr_ln14" fromId="93" toId="95">
</dataflow>
<dataflow id="491" from="zext_ln14_3" to="lshr_ln14" fromId="94" toId="95">
</dataflow>
<dataflow id="492" from="lshr_ln14" to="trunc_ln14" fromId="95" toId="96">
</dataflow>
<dataflow id="493" from="m1_1_addr" to="m1_1_load" fromId="60" toId="97">
</dataflow>
<dataflow id="494" from="m2_0_addr" to="m2_0_load" fromId="67" toId="98">
</dataflow>
<dataflow id="495" from="m2_1_addr" to="m2_1_load" fromId="69" toId="99">
</dataflow>
<dataflow id="496" from="m1_0_addr_1" to="m1_0_load_1" fromId="75" toId="100">
</dataflow>
<dataflow id="497" from="m1_1_addr_1" to="m1_1_load_1" fromId="77" toId="101">
</dataflow>
<dataflow id="498" from="m2_0_addr_1" to="m2_0_load_1" fromId="86" toId="102">
</dataflow>
<dataflow id="499" from="m2_1_addr_1" to="m2_1_load_1" fromId="88" toId="103">
</dataflow>
<dataflow id="500" from="trunc_ln14" to="bitcast_ln14" fromId="96" toId="104">
</dataflow>
<dataflow id="501" from="and_ln" to="zext_ln14_4" fromId="92" toId="105">
</dataflow>
<dataflow id="502" from="m1_1_load" to="lshr_ln14_1" fromId="97" toId="106">
</dataflow>
<dataflow id="503" from="zext_ln14_4" to="lshr_ln14_1" fromId="105" toId="106">
</dataflow>
<dataflow id="504" from="lshr_ln14_1" to="trunc_ln14_2" fromId="106" toId="107">
</dataflow>
<dataflow id="505" from="trunc_ln14_2" to="bitcast_ln14_1" fromId="107" toId="108">
</dataflow>
<dataflow id="507" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_2" fromId="506" toId="109">
</dataflow>
<dataflow id="508" from="bitcast_ln14" to="tmp_2" fromId="104" toId="109">
</dataflow>
<dataflow id="509" from="bitcast_ln14_1" to="tmp_2" fromId="108" toId="109">
</dataflow>
<dataflow id="510" from="tmp_1" to="tmp_2" fromId="55" toId="109">
</dataflow>
<dataflow id="511" from="_ssdm_op_BitConcatenate.i7.i1.i6" to="and_ln14_2" fromId="484" toId="110">
</dataflow>
<dataflow id="512" from="tmp_6" to="and_ln14_2" fromId="65" toId="110">
</dataflow>
<dataflow id="513" from="StgValue_376" to="and_ln14_2" fromId="376" toId="110">
</dataflow>
<dataflow id="514" from="and_ln14_2" to="zext_ln14_10" fromId="110" toId="111">
</dataflow>
<dataflow id="515" from="m2_0_load" to="lshr_ln14_2" fromId="98" toId="112">
</dataflow>
<dataflow id="516" from="zext_ln14_10" to="lshr_ln14_2" fromId="111" toId="112">
</dataflow>
<dataflow id="517" from="lshr_ln14_2" to="trunc_ln14_3" fromId="112" toId="113">
</dataflow>
<dataflow id="519" from="_ssdm_op_BitConcatenate.i2.i1.i1" to="and_ln14_1" fromId="518" toId="114">
</dataflow>
<dataflow id="521" from="StgValue_520" to="and_ln14_1" fromId="520" toId="114">
</dataflow>
<dataflow id="522" from="tmp_4" to="and_ln14_1" fromId="64" toId="114">
</dataflow>
<dataflow id="523" from="trunc_ln14_3" to="bitcast_ln14_2" fromId="113" toId="115">
</dataflow>
<dataflow id="524" from="and_ln14_2" to="zext_ln14_12" fromId="110" toId="116">
</dataflow>
<dataflow id="525" from="m2_1_load" to="lshr_ln14_3" fromId="99" toId="117">
</dataflow>
<dataflow id="526" from="zext_ln14_12" to="lshr_ln14_3" fromId="116" toId="117">
</dataflow>
<dataflow id="527" from="lshr_ln14_3" to="trunc_ln14_4" fromId="117" toId="118">
</dataflow>
<dataflow id="528" from="trunc_ln14_4" to="bitcast_ln14_3" fromId="118" toId="119">
</dataflow>
<dataflow id="530" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_5" fromId="529" toId="120">
</dataflow>
<dataflow id="531" from="bitcast_ln14_2" to="tmp_5" fromId="115" toId="120">
</dataflow>
<dataflow id="532" from="bitcast_ln14_3" to="tmp_5" fromId="119" toId="120">
</dataflow>
<dataflow id="533" from="and_ln14_1" to="tmp_5" fromId="114" toId="120">
</dataflow>
<dataflow id="534" from="tmp_2" to="mult" fromId="109" toId="121">
</dataflow>
<dataflow id="535" from="tmp_5" to="mult" fromId="120" toId="121">
</dataflow>
<dataflow id="536" from="zext_ln14_6_read" to="zext_ln14_13" fromId="29" toId="122">
</dataflow>
<dataflow id="537" from="m1_0_load_1" to="lshr_ln14_4" fromId="100" toId="123">
</dataflow>
<dataflow id="538" from="zext_ln14_13" to="lshr_ln14_4" fromId="122" toId="123">
</dataflow>
<dataflow id="539" from="lshr_ln14_4" to="trunc_ln14_5" fromId="123" toId="124">
</dataflow>
<dataflow id="540" from="tmp_2" to="mult" fromId="109" toId="125">
</dataflow>
<dataflow id="541" from="tmp_5" to="mult" fromId="120" toId="125">
</dataflow>
<dataflow id="542" from="trunc_ln14_5" to="bitcast_ln14_4" fromId="124" toId="126">
</dataflow>
<dataflow id="543" from="zext_ln14_6_read" to="zext_ln14_14" fromId="29" toId="127">
</dataflow>
<dataflow id="544" from="m1_1_load_1" to="lshr_ln14_5" fromId="101" toId="128">
</dataflow>
<dataflow id="545" from="zext_ln14_14" to="lshr_ln14_5" fromId="127" toId="128">
</dataflow>
<dataflow id="546" from="lshr_ln14_5" to="trunc_ln14_6" fromId="128" toId="129">
</dataflow>
<dataflow id="547" from="trunc_ln14_6" to="bitcast_ln14_5" fromId="129" toId="130">
</dataflow>
<dataflow id="548" from="_ssdm_op_Mux.ap_auto.2double.i2" to="tmp_8" fromId="529" toId="131">
</dataflow>
<dataflow id="549" from="bitcast_ln14_4" to="tmp_8" fromId="126" toId="131">
</dataflow>
<dataflow id="550" from="bitcast_ln14_5" to="tmp_8" fromId="130" toId="131">
</dataflow>
<dataflow id="551" from="and_ln14_3_read" to="tmp_8" fromId="28" toId="131">
</dataflow>
<dataflow id="552" from="tmp_2" to="mult" fromId="109" toId="132">
</dataflow>
<dataflow id="553" from="tmp_5" to="mult" fromId="120" toId="132">
</dataflow>
<dataflow id="554" from="_ssdm_op_BitConcatenate.i7.i1.i6" to="and_ln14_5" fromId="484" toId="133">
</dataflow>
<dataflow id="555" from="tmp_11" to="and_ln14_5" fromId="84" toId="133">
</dataflow>
<dataflow id="556" from="StgValue_376" to="and_ln14_5" fromId="376" toId="133">
</dataflow>
<dataflow id="557" from="and_ln14_5" to="zext_ln14_15" fromId="133" toId="134">
</dataflow>
<dataflow id="558" from="m2_0_load_1" to="lshr_ln14_6" fromId="102" toId="135">
</dataflow>
<dataflow id="559" from="zext_ln14_15" to="lshr_ln14_6" fromId="134" toId="135">
</dataflow>
<dataflow id="560" from="lshr_ln14_6" to="trunc_ln14_8" fromId="135" toId="136">
</dataflow>
<dataflow id="561" from="tmp_2" to="mult" fromId="109" toId="137">
</dataflow>
<dataflow id="562" from="tmp_5" to="mult" fromId="120" toId="137">
</dataflow>
<dataflow id="563" from="trunc_ln14_8" to="bitcast_ln14_6" fromId="136" toId="138">
</dataflow>
<dataflow id="564" from="and_ln14_5" to="zext_ln14_16" fromId="133" toId="139">
</dataflow>
<dataflow id="565" from="m2_1_load_1" to="lshr_ln14_7" fromId="103" toId="140">
</dataflow>
<dataflow id="566" from="zext_ln14_16" to="lshr_ln14_7" fromId="139" toId="140">
</dataflow>
<dataflow id="567" from="lshr_ln14_7" to="trunc_ln14_9" fromId="140" toId="141">
</dataflow>
<dataflow id="568" from="trunc_ln14_9" to="bitcast_ln14_7" fromId="141" toId="142">
</dataflow>
<dataflow id="569" from="_ssdm_op_Mux.ap_auto.2double.i1" to="tmp_10" fromId="506" toId="143">
</dataflow>
<dataflow id="570" from="bitcast_ln14_6" to="tmp_10" fromId="138" toId="143">
</dataflow>
<dataflow id="571" from="bitcast_ln14_7" to="tmp_10" fromId="142" toId="143">
</dataflow>
<dataflow id="572" from="tmp_9" to="tmp_10" fromId="83" toId="143">
</dataflow>
<dataflow id="573" from="tmp_2" to="mult" fromId="109" toId="144">
</dataflow>
<dataflow id="574" from="tmp_5" to="mult" fromId="120" toId="144">
</dataflow>
<dataflow id="576" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="575" toId="145">
</dataflow>
<dataflow id="577" from="mult" to="specfucore_ln6" fromId="144" toId="145">
</dataflow>
<dataflow id="579" from="StgValue_578" to="specfucore_ln6" fromId="578" toId="145">
</dataflow>
<dataflow id="581" from="StgValue_580" to="specfucore_ln6" fromId="580" toId="145">
</dataflow>
<dataflow id="583" from="StgValue_582" to="specfucore_ln6" fromId="582" toId="145">
</dataflow>
<dataflow id="584" from="tmp_8" to="mult_1" fromId="131" toId="146">
</dataflow>
<dataflow id="585" from="tmp_10" to="mult_1" fromId="143" toId="146">
</dataflow>
<dataflow id="586" from="sum" to="sum_load" fromId="23" toId="147">
</dataflow>
<dataflow id="587" from="sum_load" to="sum_1" fromId="147" toId="148">
</dataflow>
<dataflow id="588" from="mult" to="sum_1" fromId="144" toId="148">
</dataflow>
<dataflow id="589" from="tmp_8" to="mult_1" fromId="131" toId="149">
</dataflow>
<dataflow id="590" from="tmp_10" to="mult_1" fromId="143" toId="149">
</dataflow>
<dataflow id="591" from="sum_load" to="sum_1" fromId="147" toId="150">
</dataflow>
<dataflow id="592" from="mult" to="sum_1" fromId="144" toId="150">
</dataflow>
<dataflow id="593" from="tmp_8" to="mult_1" fromId="131" toId="151">
</dataflow>
<dataflow id="594" from="tmp_10" to="mult_1" fromId="143" toId="151">
</dataflow>
<dataflow id="595" from="sum_load" to="sum_1" fromId="147" toId="152">
</dataflow>
<dataflow id="596" from="mult" to="sum_1" fromId="144" toId="152">
</dataflow>
<dataflow id="597" from="tmp_8" to="mult_1" fromId="131" toId="153">
</dataflow>
<dataflow id="598" from="tmp_10" to="mult_1" fromId="143" toId="153">
</dataflow>
<dataflow id="599" from="sum_load" to="sum_1" fromId="147" toId="154">
</dataflow>
<dataflow id="600" from="mult" to="sum_1" fromId="144" toId="154">
</dataflow>
<dataflow id="601" from="tmp_8" to="mult_1" fromId="131" toId="155">
</dataflow>
<dataflow id="602" from="tmp_10" to="mult_1" fromId="143" toId="155">
</dataflow>
<dataflow id="603" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="575" toId="156">
</dataflow>
<dataflow id="604" from="mult_1" to="specfucore_ln6" fromId="155" toId="156">
</dataflow>
<dataflow id="605" from="StgValue_578" to="specfucore_ln6" fromId="578" toId="156">
</dataflow>
<dataflow id="606" from="StgValue_580" to="specfucore_ln6" fromId="580" toId="156">
</dataflow>
<dataflow id="607" from="StgValue_582" to="specfucore_ln6" fromId="582" toId="156">
</dataflow>
<dataflow id="608" from="sum_load" to="sum_1" fromId="147" toId="157">
</dataflow>
<dataflow id="609" from="mult" to="sum_1" fromId="144" toId="157">
</dataflow>
<dataflow id="610" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="575" toId="158">
</dataflow>
<dataflow id="611" from="sum_1" to="specfucore_ln11" fromId="157" toId="158">
</dataflow>
<dataflow id="613" from="StgValue_612" to="specfucore_ln11" fromId="612" toId="158">
</dataflow>
<dataflow id="614" from="StgValue_580" to="specfucore_ln11" fromId="580" toId="158">
</dataflow>
<dataflow id="615" from="StgValue_582" to="specfucore_ln11" fromId="582" toId="158">
</dataflow>
<dataflow id="616" from="sum_1" to="sum_2" fromId="157" toId="159">
</dataflow>
<dataflow id="617" from="mult_1" to="sum_2" fromId="155" toId="159">
</dataflow>
<dataflow id="618" from="sum_1" to="sum_2" fromId="157" toId="160">
</dataflow>
<dataflow id="619" from="mult_1" to="sum_2" fromId="155" toId="160">
</dataflow>
<dataflow id="620" from="sum_1" to="sum_2" fromId="157" toId="161">
</dataflow>
<dataflow id="621" from="mult_1" to="sum_2" fromId="155" toId="161">
</dataflow>
<dataflow id="622" from="sum_1" to="sum_2" fromId="157" toId="162">
</dataflow>
<dataflow id="623" from="mult_1" to="sum_2" fromId="155" toId="162">
</dataflow>
<dataflow id="625" from="_ssdm_op_SpecPipeline" to="specpipeline_ln4" fromId="624" toId="163">
</dataflow>
<dataflow id="626" from="StgValue_281" to="specpipeline_ln4" fromId="281" toId="163">
</dataflow>
<dataflow id="627" from="StgValue_240" to="specpipeline_ln4" fromId="240" toId="163">
</dataflow>
<dataflow id="628" from="StgValue_276" to="specpipeline_ln4" fromId="276" toId="163">
</dataflow>
<dataflow id="629" from="StgValue_276" to="specpipeline_ln4" fromId="276" toId="163">
</dataflow>
<dataflow id="630" from="empty_4" to="specpipeline_ln4" fromId="279" toId="163">
</dataflow>
<dataflow id="632" from="_ssdm_op_SpecLoopName" to="specloopname_ln4" fromId="631" toId="164">
</dataflow>
<dataflow id="634" from="empty_6" to="specloopname_ln4" fromId="633" toId="164">
</dataflow>
<dataflow id="636" from="_ssdm_op_SpecRegionBegin" to="rbegin7" fromId="635" toId="165">
</dataflow>
<dataflow id="638" from="empty_2" to="rbegin7" fromId="637" toId="165">
</dataflow>
<dataflow id="640" from="_ssdm_op_SpecRegionEnd" to="rend8" fromId="639" toId="166">
</dataflow>
<dataflow id="641" from="empty_2" to="rend8" fromId="637" toId="166">
</dataflow>
<dataflow id="642" from="rbegin7" to="rend8" fromId="165" toId="166">
</dataflow>
<dataflow id="643" from="_ssdm_op_SpecRegionBegin" to="rbegin5" fromId="635" toId="167">
</dataflow>
<dataflow id="645" from="empty_1" to="rbegin5" fromId="644" toId="167">
</dataflow>
<dataflow id="646" from="_ssdm_op_SpecRegionEnd" to="rend6" fromId="639" toId="168">
</dataflow>
<dataflow id="647" from="empty_1" to="rend6" fromId="644" toId="168">
</dataflow>
<dataflow id="648" from="rbegin5" to="rend6" fromId="167" toId="168">
</dataflow>
<dataflow id="649" from="_ssdm_op_SpecRegionBegin" to="rbegin1" fromId="635" toId="169">
</dataflow>
<dataflow id="651" from="empty_0" to="rbegin1" fromId="650" toId="169">
</dataflow>
<dataflow id="652" from="_ssdm_op_SpecRegionEnd" to="rend2" fromId="639" toId="170">
</dataflow>
<dataflow id="653" from="empty_0" to="rend2" fromId="650" toId="170">
</dataflow>
<dataflow id="654" from="rbegin1" to="rend2" fromId="169" toId="170">
</dataflow>
<dataflow id="655" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="635" toId="171">
</dataflow>
<dataflow id="657" from="empty" to="rbegin" fromId="656" toId="171">
</dataflow>
<dataflow id="658" from="sum_1" to="sum_2" fromId="157" toId="172">
</dataflow>
<dataflow id="659" from="mult_1" to="sum_2" fromId="155" toId="172">
</dataflow>
<dataflow id="660" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="575" toId="173">
</dataflow>
<dataflow id="661" from="sum_2" to="specfucore_ln11" fromId="172" toId="173">
</dataflow>
<dataflow id="662" from="StgValue_612" to="specfucore_ln11" fromId="612" toId="173">
</dataflow>
<dataflow id="663" from="StgValue_580" to="specfucore_ln11" fromId="580" toId="173">
</dataflow>
<dataflow id="664" from="StgValue_582" to="specfucore_ln11" fromId="582" toId="173">
</dataflow>
<dataflow id="665" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="639" toId="174">
</dataflow>
<dataflow id="666" from="empty" to="rend" fromId="656" toId="174">
</dataflow>
<dataflow id="667" from="rbegin" to="rend" fromId="171" toId="174">
</dataflow>
<dataflow id="668" from="sum_2" to="store_ln12" fromId="172" toId="175">
</dataflow>
<dataflow id="669" from="sum" to="store_ln12" fromId="23" toId="175">
</dataflow>
<dataflow id="670" from="sum" to="sum_load_1" fromId="23" toId="177">
</dataflow>
<dataflow id="672" from="_ssdm_op_Write.ap_auto.doubleP0A" to="write_ln0" fromId="671" toId="178">
</dataflow>
<dataflow id="673" from="sum_out" to="write_ln0" fromId="239" toId="178">
</dataflow>
<dataflow id="674" from="sum_load_1" to="write_ln0" fromId="177" toId="178">
</dataflow>
<dataflow id="675" from="tmp" to="StgValue_2" fromId="44" toId="2">
</dataflow>
<dataflow id="676" from="tmp" to="StgValue_3" fromId="44" toId="3">
</dataflow>
<dataflow id="677" from="tmp" to="StgValue_4" fromId="44" toId="4">
</dataflow>
<dataflow id="678" from="tmp" to="StgValue_5" fromId="44" toId="5">
</dataflow>
<dataflow id="679" from="tmp" to="StgValue_6" fromId="44" toId="6">
</dataflow>
<dataflow id="680" from="tmp" to="StgValue_7" fromId="44" toId="7">
</dataflow>
<dataflow id="681" from="tmp" to="StgValue_8" fromId="44" toId="8">
</dataflow>
<dataflow id="682" from="tmp" to="StgValue_9" fromId="44" toId="9">
</dataflow>
<dataflow id="683" from="tmp" to="StgValue_10" fromId="44" toId="10">
</dataflow>
<dataflow id="684" from="tmp" to="StgValue_11" fromId="44" toId="11">
</dataflow>
</dataflows>


</stg>
