David Bernstein , Doron Cohen , Yuval Lavon , Vladimir Rainish, Performance evaluation of instruction scheduling on the IBM RISC System/6000, ACM SIGMICRO Newsletter, v.23 n.1-2, p.226-235, Dec. 1992
Atsushi Inoue , Kenji Takeda, Performance evaluation for various configuration of superscalar processors, ACM SIGARCH Computer Architecture News, v.21 n.1, p.4-11, March 1993
David Bernstein , Michael Rodeh, Global instruction scheduling for superscalar machines, ACM SIGPLAN Notices, v.26 n.6, p.241-255, June 1991
Daniel W. Engels , Jon Feldman , David R. Karger , Matthias Ruhl, Parallel processor scheduling with delay constraints, Proceedings of the twelfth annual ACM-SIAM symposium on Discrete algorithms, p.577-585, January 07-09, 2001, Washington, D.C., USA
Hong-Chich Chou , Chung-Ping Chung, A bound analysis of scheduling instructions on pipelined processors with a maximal delay of one cycle, Parallel Computing, v.18 n.4, p.393-399, April, 1992
Kent Wilken , Jack Liu , Mark Heffernan, Optimal instruction scheduling using integer programming, ACM SIGPLAN Notices, v.35 n.5, p.121-133, May 2000
Peter van Beek , Kent D. Wilken, Fast Optimal Instruction Scheduling for Single-Issue Processors with Arbitrary Latencies, Proceedings of the 7th International Conference on Principles and Practice of Constraint Programming, p.625-639, November 26-December 01, 2001
Vivek Sarkar , Barbara Simons, Anticipatory instruction scheduling, Proceedings of the eighth annual ACM symposium on Parallel algorithms and architectures, p.119-130, June 24-26, 1996, Padua, Italy
Sanjay M. Krishnamurthy, A brief survey of papers on scheduling for pipelined processors, ACM SIGPLAN Notices, v.25 n.7, p.97-106, July 1990
Christoph Ke√üler , Andrzej Bednarski, A Dynamic Programming Approach to Optimal Integrated Code Generation, ACM SIGPLAN Notices, v.36 n.8, p.165-174, Aug. 2001
Krishna V. Palem , Barbara B. Simons, Scheduling time-critical instructions on RISC machines, ACM Transactions on Programming Languages and Systems (TOPLAS), v.15 n.4, p.632-658, Sept. 1993
Krishna Palem , Barbara Simons, Scheduling time-critical instructions on RISC machines, Proceedings of the 17th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.270-280, December 1989, San Francisco, California, USA
Alix Munier Kordon, Minimizing makespan for a bipartite graph on a single processor with an integer precedence delay, Operations Research Letters, v.32 n.6, p.557-564, November, 2004
Hui Wu , Joxan Jaffar , Roland H. C. Yap, Instruction Scheduling with Timing Constraints on a Single RISC Processor with 0/1 Latencies, Proceedings of the 6th International Conference on Principles and Practice of Constraint Programming, p.457-469, September 18-21, 2000
Allen Leung , Krishna V. Palem , Amir Pnueli, Scheduling time-constrained instructions on pipelined processors, ACM Transactions on Programming Languages and Systems (TOPLAS), v.23 n.1, p.73-103, Jan. 2001
H. S. Warren, Jr., Instruction scheduling for the IBM RISC System/6000 processor, IBM Journal of Research and Development, v.34 n.1, p.85-92, Jan. 1990
Sungjin Im , Benjamin Moseley, Scheduling in Bandwidth Constrained Tree Networks, Proceedings of the 27th ACM on Symposium on Parallelism in Algorithms and Architectures, June 13-15, 2015, Portland, Oregon, USA
Christoph W. Kessler1, Scheduling expression DAGs for minimal register need, Computer Languages, v.24 n.1, p.33-53, April, 1998
