Report time       : Sat Jan 24 11:47:29 MST 2015.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|
|   Verilog|        NA|             NA|             NA|             NA|             NA|             NA|             NA|
|   SystemC|      Pass|              0|              0|              0|              0|              0|              0|
+----------+----------+-----------------------------------------------+-----------------------------------------------+
