#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001888721b8d0 .scope module, "and_gate" "and_gate" 2 31;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "e1";
    .port_info 1 /INPUT 1 "e2";
    .port_info 2 /OUTPUT 1 "s";
o000001888722efb8 .functor BUFZ 1, C4<z>; HiZ drive
o000001888722efe8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000018887219220 .functor OR 1, o000001888722efb8, o000001888722efe8, C4<0>, C4<0>;
v00000188871dbc30_0 .net "e1", 0 0, o000001888722efb8;  0 drivers
v000001888721bbf0_0 .net "e2", 0 0, o000001888722efe8;  0 drivers
v000001888721a1c0_0 .net "s", 0 0, L_0000018887219220;  1 drivers
S_000001888721ba60 .scope module, "stimulus" "stimulus" 3 10;
 .timescale -9 -12;
v00000188872806e0_0 .var "features", 15 0;
v0000018887280780_0 .var "n_param", 7 0;
v00000188872816f0_0 .net "predict", 31 0, L_0000018887281fb0;  1 drivers
v0000018887281d30_0 .net "r", 0 0, L_0000018887281c90;  1 drivers
v0000018887282550_0 .var "r0", 0 0;
S_000001888722a7d0 .scope module, "uut" "reg_linear" 3 21, 2 40 0, S_000001888721ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "features";
    .port_info 1 /INPUT 8 "n_param";
    .port_info 2 /INPUT 1 "r0";
    .port_info 3 /OUTPUT 32 "predict";
    .port_info 4 /OUTPUT 1 "r";
v0000018887280000_0 .net "features", 15 0, v00000188872806e0_0;  1 drivers
v0000018887280640_0 .net "n_param", 7 0, v0000018887280780_0;  1 drivers
v0000018887280320_0 .net "predict", 31 0, L_0000018887281fb0;  alias, 1 drivers
v000001888727fce0_0 .net "r", 0 0, L_0000018887281c90;  alias, 1 drivers
v000001888727fec0_0 .net "r0", 0 0, v0000018887282550_0;  1 drivers
L_00000188872828a0 .functor BUFT 1, C4<00000000000000000010011100010000>, C4<0>, C4<0>, C4<0>;
v000001888727ff60_0 .net "theta0", 31 0, L_00000188872828a0;  1 drivers
L_0000018887282858 .functor BUFT 1, C4<0001001110001000>, C4<0>, C4<0>, C4<0>;
v00000188872800a0_0 .net "theta1", 15 0, L_0000018887282858;  1 drivers
v0000018887280500_0 .net "tmp1", 31 0, L_0000018887281470;  1 drivers
S_000001888722a960 .scope module, "adder1" "add32" 2 54, 2 9 0, S_000001888722a7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "e1";
    .port_info 1 /INPUT 32 "e2";
    .port_info 2 /INPUT 1 "r0";
    .port_info 3 /OUTPUT 32 "s";
    .port_info 4 /OUTPUT 1 "r1";
L_0000018887282930 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001888722aaf0_0 .net *"_ivl_10", 0 0, L_0000018887282930;  1 drivers
v000001888722ab90_0 .net *"_ivl_11", 32 0, L_0000018887280a70;  1 drivers
v00000188871dd600_0 .net *"_ivl_13", 32 0, L_00000188872818d0;  1 drivers
L_0000018887282978 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001888727f920_0 .net *"_ivl_16", 31 0, L_0000018887282978;  1 drivers
v0000018887280140_0 .net *"_ivl_17", 32 0, L_0000018887281510;  1 drivers
L_0000018887282a08 .functor BUFT 1, C4<000000000000000000010011100010000>, C4<0>, C4<0>, C4<0>;
v0000018887280280_0 .net *"_ivl_3", 32 0, L_0000018887282a08;  1 drivers
v000001888727f880_0 .net *"_ivl_7", 32 0, L_0000018887281dd0;  1 drivers
v000001888727f9c0_0 .net "e1", 31 0, L_00000188872828a0;  alias, 1 drivers
v00000188872805a0_0 .net "e2", 31 0, L_0000018887281470;  alias, 1 drivers
v000001888727fa60_0 .net "r0", 0 0, v0000018887282550_0;  alias, 1 drivers
v000001888727fb00_0 .net "r1", 0 0, L_0000018887281c90;  alias, 1 drivers
v000001888727fd80_0 .net "s", 31 0, L_0000018887281fb0;  alias, 1 drivers
L_0000018887281c90 .part L_0000018887281510, 32, 1;
L_0000018887281fb0 .part L_0000018887281510, 0, 32;
L_0000018887281dd0 .concat [ 32 1 0 0], L_0000018887281470, L_0000018887282930;
L_0000018887280a70 .arith/sum 33, L_0000018887282a08, L_0000018887281dd0;
L_00000188872818d0 .concat [ 1 32 0 0], v0000018887282550_0, L_0000018887282978;
L_0000018887281510 .arith/sum 33, L_0000018887280a70, L_00000188872818d0;
S_00000188871dd6a0 .scope module, "mul1" "multiplication16" 2 53, 2 21 0, S_000001888722a7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "e1";
    .port_info 1 /INPUT 16 "e2";
    .port_info 2 /OUTPUT 32 "s";
v00000188872803c0_0 .net *"_ivl_0", 31 0, L_0000018887281e70;  1 drivers
L_00000188872828e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001888727fba0_0 .net *"_ivl_3", 15 0, L_00000188872828e8;  1 drivers
L_00000188872829c0 .functor BUFT 1, C4<00000000000000000001001110001000>, C4<0>, C4<0>, C4<0>;
v000001888727fc40_0 .net *"_ivl_4", 31 0, L_00000188872829c0;  1 drivers
v000001888727fe20_0 .net "e1", 15 0, v00000188872806e0_0;  alias, 1 drivers
v0000018887280460_0 .net "e2", 15 0, L_0000018887282858;  alias, 1 drivers
v00000188872801e0_0 .net "s", 31 0, L_0000018887281470;  alias, 1 drivers
L_0000018887281e70 .concat [ 16 16 0 0], v00000188872806e0_0, L_00000188872828e8;
L_0000018887281470 .arith/mult 32, L_0000018887281e70, L_00000188872829c0;
    .scope S_000001888721ba60;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000188872806e0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018887280780_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_000001888721ba60;
T_1 ;
    %vpi_call 3 30 "$dumpfile", "regression.vcd" {0 0 0};
    %vpi_call 3 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001888721ba60 {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000188872806e0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018887280780_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018887282550_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 250, 0, 16;
    %store/vec4 v00000188872806e0_0, 0, 16;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000018887280780_0, 0, 8;
    %delay 20000, 0;
    %end;
    .thread T_1;
    .scope S_000001888721ba60;
T_2 ;
    %vpi_call 3 48 "$monitor", "t=%3d taille de la maison=%d, n_param=%d, estimation : %d euros  \012", $time, v00000188872806e0_0, v0000018887280780_0, v00000188872816f0_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\regression.v";
    ".\test_reglinear.v";
