1001010011101000 00000000 00000000 -------- 00000000 /* 00  BCLR: Clear the I flag to initialize it */
1001010011111000 00000000 00000000 -------- 00000000 /* 20  BCLR: Clear the T flag to initialize it */
0000110000000000 11110000 00001111 00010100 11111111 /* 40  ADD: Adding 0xF0 and 0x0F */
0001110000000000 00000001 11111111 00100011 00000000 /* 60  ADC: adding 0xFF and 0x01 */
0001010000000000 00111111 11111111 00000001 -------- /* 80  CP: comparing 0x3F to 0xFF in registers */
0001010000000000 00111111 00111111 00000010 -------- /* 100 CP: comparing 0x3F to 0x3F, zero flag set */
0011000000000000 00111111 11111111 00000001 -------- /* 120 CPI: comparing 0x3F to 0xFF as intermediate */
0011000000000000 00111111 00111111 00000010 -------- /* 140 CPI: comparing 0x3F to 0x3F as intermediate */
0000110000000000 00111111 11111111 00100001 00111110 /* 160 ADD: Adding 0x3F and 0xFF to set carry */
0000010000000000 00111111 00111110 00000000 -------- /* 180 CPC: compare with carry set, 0X3F and 0x3E */
0001100000000000 00111110 00111111 00110101 11111111 /* 200 SUB: subtract 0x3F from 0x3E, should set carry */
0000100000000000 11111111 00111111 00110100 10111111 /* 220 SBC: subtract with carry 0x3F from 0xFF */
0000100000000000 10111110 00111111 00010100 01111111 /* 240 SBC: subtract with carry 0x3F from 0xBE, C=0 */