Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun  4 20:37:30 2021
| Host         : CST509N60 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_pipeline_CPU_0_0'

1. Summary
----------

SUCCESS in the upgrade of CSSTE_pipeline_CPU_0_0 (xilinx.com:user:pipeline_CPU:1.0) from (Rev. 9) to (Rev. 8)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun  4 17:31:21 2021
| Host         : CST509N60 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_pipeline_CPU_0_0'

1. Summary
----------

SUCCESS in the upgrade of CSSTE_pipeline_CPU_0_0 (xilinx.com:user:pipeline_CPU:1.0) from (Rev. 4) to (Rev. 6)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun  4 16:46:47 2021
| Host         : CST509N60 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_VGA_0_0'

1. Summary
----------

SUCCESS in the upgrade of CSSTE_VGA_0_0 (xilinx.com:user:VGA:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun  4 16:45:36 2021
| Host         : CST509N60 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_VGA_0_0'

1. Summary
----------

SUCCESS in the upgrade of CSSTE_VGA_0_0 (xilinx.com:user:VGA:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun  4 16:25:54 2021
| Host         : CST509N60 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_pipeline_CPU_0_0'

1. Summary
----------

SUCCESS in the upgrade of CSSTE_pipeline_CPU_0_0 (xilinx.com:user:pipeline_CPU:1.0) from (Rev. 5) to (Rev. 4)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun  4 16:14:30 2021
| Host         : CST509N60 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_pipeline_CPU_0_0'

1. Summary
----------

SUCCESS in the conversion of CSSTE_pipeline_CPU_0_0 (xilinx.com:user:pipeline_CPU:1.0 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun  4 16:14:30 2021
| Host         : CST509N60 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_clk_div_0_0'

1. Summary
----------

SUCCESS in the upgrade of CSSTE_clk_div_0_0 (xilinx.com:user:clk_div:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun  4 16:14:30 2021
| Host         : CST509N60 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_VGA_0_0'

1. Summary
----------

SUCCESS in the upgrade of CSSTE_VGA_0_0 (xilinx.com:user:VGA:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun  4 15:43:44 2021
| Host         : CST509N60 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_pipeline_CPU_0_0'

1. Summary
----------

SUCCESS in the upgrade of CSSTE_pipeline_CPU_0_0 (xilinx.com:user:pipeline_CPU:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jun  4 15:43:44 2021
| Host         : CST509N60 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_VGA_0_0'

1. Summary
----------

SUCCESS in the upgrade of CSSTE_VGA_0_0 (xilinx.com:user:VGA:1.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jun  1 11:18:36 2021
| Host         : Panicarada running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k160tffg676-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'CSSTE_VGA_0_0'

1. Summary
----------

SUCCESS in the upgrade of CSSTE_VGA_0_0 (xilinx.com:user:VGA:1.0) from (Rev. 2) to (Rev. 1)

