Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 29 Nov 2018 18:18:31 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga005.jf.intel.com (orsmga005.jf.intel.com [10.7.209.41])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 28F545803ED;
	Thu, 29 Nov 2018 00:51:03 -0800 (PST)
Received: from fmsmga102.fm.intel.com ([10.1.193.69])
  by orsmga005-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 29 Nov 2018 00:50:52 -0800
X-SG-BADATTACHMENTNOREPLY: True
IronPort-PHdr: =?us-ascii?q?9a23=3AnsqSMhbs11r5ZjOXwOnYB3f/LSx+4OfEezUN459i?=
 =?us-ascii?q?sYplN5qZpci8Zx7h7PlgxGXEQZ/co6odzbaO4+a4ASQp2tWoiDg6aptCVhsI24?=
 =?us-ascii?q?09vjcLJ4q7M3D9N+PgdCcgHc5PBxdP9nC/NlVJSo6lPwWB6nK94iQPFRrhKAF7?=
 =?us-ascii?q?Ovr6GpLIj8Swyuu+54Dfbx9HiTahYr5+Ngm6oRnMvcQKnIVuLbo8xAHUqXVSYe?=
 =?us-ascii?q?RWwm1oJVOXnxni48q74YBu/SdNtf8/7sBMSar1cbg2QrxeFzQmLns65Nb3uhnZ?=
 =?us-ascii?q?TAuA/WUTX2MLmRdVGQfF7RX6XpDssivms+d2xSeXMdHqQb0yRD+v9LlgRgP2hy?=
 =?us-ascii?q?gbNj456GDXhdJ2jKJHuxKquhhzz5fJbI2JKPZye6XQds4YS2VcRMZcTzFPDJ2y?=
 =?us-ascii?q?b4UPDOQPM+hXoIb/qFQSohW+HhGsCeH0xz9UhHL5x7E23/gvHAzE2gErAtIAsG?=
 =?us-ascii?q?7TrNXwLKocTee1zKbWwjXZcvhYwir955LVfRA7pvGMRq97fM3LyUkoGAPKkE+Q?=
 =?us-ascii?q?qZX+MjOJ1+QBqXSU7+1lVe+2jWMstgJ/oiC3y8syloXEgpgZxk3K+Cln2oo5ON?=
 =?us-ascii?q?61RFJhbdOlEpZcrzyWOot0T884Xm1lujo2xqcbtZO5YCQG0pYqyh7ZZveaaYaH?=
 =?us-ascii?q?+AjjW/yUITpghHJqZra/hxGq/Ei+xe3zSNO03ExJriVbiNnMsG4C1xjJ5siAUP?=
 =?us-ascii?q?t98V+t2TeJ1w/N9uFJOV44mbbfJpI737I9mIQfvV7eEiL1hEn6lq6be0c89uit?=
 =?us-ascii?q?8evnY7HmppGGN49zjwHzKqAums25AeQlPQkCRmub9vqm1L3l40L5RKxGjvo4k6?=
 =?us-ascii?q?nfrp/aP98WprC2AwBLyIYv8RW/ACm80NQeg3YHKEhJeBWdj4jmI13OOuz3De+j?=
 =?us-ascii?q?g1Swlzdm3/TGPrziAprTNHTCn6rhcK15605dzgoz0N9e64hVCrEHPPL8REvxuM?=
 =?us-ascii?q?bEAR8+Ngy+2/znB8ll1oMCRWKPBbeUMKPIvl+J+uIgOe6MaJUVuDbgMfcl4fHu?=
 =?us-ascii?q?gGQ9mV8ce6mpwJQWZGq5HvRgP0WWf37sjs0dHmcNuwo0VPbqh0GaUT5Pe3ayWL?=
 =?us-ascii?q?ox5jM8CI24F4vDRYetgLqH3Ce8BZBWYmFGClaREXbnbYmEWvEMaD6MLc9liDAL?=
 =?us-ascii?q?Sb+hS4o53xG0qAD606ZnLvbT+iAAr53jz9h15+rQlR0o7zx7Fcad3nqJT2F1mG?=
 =?us-ascii?q?MIWjA30Lp+oUx71leMz6x4j+ZEGtxU4vNDSh06OoLEz+xmF9DyXRrMftSTR1ag?=
 =?us-ascii?q?WNmmBTAxQcg3w98BeEt9H9Sijhbe3yulGbMVlrqLBIAq/aLYxXT+O8F9y3Pe3q?=
 =?us-ascii?q?k7k1YmWtdPNXGhhqNn6gfcHZDJnFuDm6aqb6sc2jXN+3mFzWaJuEFYUwtwUaHe?=
 =?us-ascii?q?UHAbZ0vWq8n550zYQ7+vD7QnLhVOycqYJqRWbd3piE1MRO3/N9TGf2Kxh2CwCA?=
 =?us-ascii?q?6VybyWcorlZX8R3CXHB0gCiAAc43CGOBM6BiegpWLeETNvGUjuY0Pq7elxtne7?=
 =?us-ascii?q?QlUowAGNak1rz6C19QINhfyAV/MT2aoJuDsgqzVxG1a9w9LWCtqaqwp9ZqlcZs?=
 =?us-ascii?q?k94FNG1WLfuAxwJZigL6Fkhl4DfAV7pULu1xNrCopelcgmtm8lzA13KaiAylNO?=
 =?us-ascii?q?ayuY3YzsOr3QMmT95hSvZLDZ217A0Nea4LwA6OklpFr5ugGpFU0i82t83tlR0n?=
 =?us-ascii?q?uc4IjKDQUIXZLwVEY36wZ1p7XAbiYh4IPU0GVmMbOovT/ax9IpGOwlxw6gftdC?=
 =?us-ascii?q?Kq+LCBX+EswaB8e0LuwqlEOkbhYFPOBU6a41MNmqd/qA2K63IulgmCiqgnhA4I?=
 =?us-ascii?q?B4ykiM7TZzSvbU35YZxPGVxhGHVzbgg1i7qMD4hIdEaSsUHmWh0yjkBZddabFo?=
 =?us-ascii?q?coYPFGihPde3xtJ4h5P2X35Y9VijB04J2cOzeBqSaUD90hNU1UgNvXOnni64xS?=
 =?us-ascii?q?Rukz41tqqfwDDOw+P6eRsHO25HXmljgU33IYipidAXR0yobwkvlBu46kf23alb?=
 =?us-ascii?q?pKJjL2bNRUdEZTT5L2ZnUqGorLqNf9ZP6I80sSVQSOm8Y0qVSqT+oxsZ1CPvBX?=
 =?us-ascii?q?Beyyo4dzGpu5X5mQJ1iGSGIXZ3rXrZf9xwxBjF6NzdQ/5RwiQJRC1ihTbLAVi8?=
 =?us-ascii?q?OsGj/c+ImJfbruC+S2WhW4VTcCbxyoOMrim75WxsARCkm/Czm9vnERU10CPh1t?=
 =?us-ascii?q?lqUznIowj4YoXxy6u6NudndFFyBFDg88p6Bp1+kowoiZETw3cah4+Z/XoakWjp?=
 =?us-ascii?q?N9Vb1rnzbH4MRT4N3t7U7xLp2ExlLnKV2Y35Um+RzddmZ9m/emkWwD4y79hWCK?=
 =?us-ascii?q?eI67xJhS51olu7rQ3Le/R8kCkSyeAy6HEEmeEGoxQizj+SAr0JGUlYPCrslwmH?=
 =?us-ascii?q?7tykraVXYnqvfqa01EZkgd+hC7SCqBlGWHnlYpciATNw7sJnPVLQ133z75voed?=
 =?us-ascii?q?jKYtIVqx2UiAzAj+lOJZI1l/oKgzdnOG3nsX0kze47kQJh3ZWgsIebLGVt+bqz?=
 =?us-ascii?q?AgREOT3te8MT5jbtgL5FkcmM2ICvGohhFi8PXJv1Vv+oFDMStfL6NweBCjE8q3?=
 =?us-ascii?q?GbGabBEg+b8ktps3XPE5WzPXGNOHYZ1cliRAWaJEFHggAbRjA6kYAiFgyw2Mzt?=
 =?us-ascii?q?akR55i0S5l7lrBtD0PloOgL7Umfeogeodzg1RIKeLBpQ8gFN+UPVPdaC4eJ0Gi?=
 =?us-ascii?q?FS5oehoxCVKmyHewRICnkEW0yDB1D+J7mu+MPP8+6CCuqlKPvOZ7qOpPdaV/eJ?=
 =?us-ascii?q?w5Kvz4Rn8yyNNsWJInltEfk71lBfUnB+HsTTgy8PRDAPlyLRc86bow+x+i1poc?=
 =?us-ascii?q?C+8/TrWwPv6ZGMC7tINtVv9A65gb2eN+6Lnyt5LTdY1pURxX7H0rQf3VgSiz1w?=
 =?us-ascii?q?eDmpC7gPqSnNTKfIkK9NExEbcz9zNNdP768kxAZNJNXUisnr2b94lPI1D1ZFWE?=
 =?us-ascii?q?flmsGoY8wKPm68OEnGBEaNKLSJOznLz9vrbqO7TL1alP9UuAGouTaHD0/jOSyO?=
 =?us-ascii?q?lyXoVxCqK+1DkDuXMwBeuI6jdBZgEmzjTNPgah2mP957lzw2wbsohnzUMW4QKy?=
 =?us-ascii?q?Rzc0RIrreI9yNXnu1/G3Bd7npiNeSFmzyW7+/dKpYXt/tkGiV1l+JA73Q8xLtY?=
 =?us-ascii?q?9yVERP1zmCvPod9iuVCmku+TyjV5VBpCsCpEhIWOvRYqBaKM2pBeWHqM2B8G7W?=
 =?us-ascii?q?OdEVxeq9J7C9HHv61byt7IkKX8OXFJ9NeCuYNIG8/SOeqOLH0kMBbkXjXTCV1W?=
 =?us-ascii?q?YySsMDTlgENQirmr63SZtJ8h4sz2n5UDUKZzSF1zHfQfXBc2VOceKYt6C2t32Y?=
 =?us-ascii?q?WQi9QFsD/n9EHc?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0AcAAA/p/9bh0O0hNFPFh0BAQUBBwUBg?=
 =?us-ascii?q?VEIAQsBgVqBEn8ng3mIGIwIgg0Uly4UgV8SAQEYEwGEQIMxIjQJDQEDAQEBAQE?=
 =?us-ascii?q?BAgETAQEBCA0JCCkjDII2JAGCYQEBAQECAQECIB0BATYBAQUJAQEKEgMDAgIFC?=
 =?us-ascii?q?gwLAgIDBgMCAQIBNQIOBgEMAQUCAQEBglFLgXoIBaUkcIEvgnYBAQWCQ4RlCIE?=
 =?us-ascii?q?LiwsXgUA/gRGDEoQ+ByUXgwSCV4kZEoFuhFGPYlUJgiGPKYlohzKId4wjgwkCA?=
 =?us-ascii?q?gICBAUCFIFGgg0zGggbFYMnghuDbYpVPgExgQUBAY0yAQE?=
X-IPAS-Result: =?us-ascii?q?A0AcAAA/p/9bh0O0hNFPFh0BAQUBBwUBgVEIAQsBgVqBEn8?=
 =?us-ascii?q?ng3mIGIwIgg0Uly4UgV8SAQEYEwGEQIMxIjQJDQEDAQEBAQEBAgETAQEBCA0JC?=
 =?us-ascii?q?CkjDII2JAGCYQEBAQECAQECIB0BATYBAQUJAQEKEgMDAgIFCgwLAgIDBgMCAQI?=
 =?us-ascii?q?BNQIOBgEMAQUCAQEBglFLgXoIBaUkcIEvgnYBAQWCQ4RlCIELiwsXgUA/gRGDE?=
 =?us-ascii?q?oQ+ByUXgwSCV4kZEoFuhFGPYlUJgiGPKYlohzKId4wjgwkCAgICBAUCFIFGgg0?=
 =?us-ascii?q?zGggbFYMnghuDbYpVPgExgQUBAY0yAQE?=
X-IronPort-AV: E=Sophos;i="5.56,294,1539673200"; 
   d="scan'208";a="54813314"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from vger.kernel.org ([209.132.180.67])
  by mtab.intel.com with ESMTP; 29 Nov 2018 00:50:47 -0800
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727004AbeK2TzB (ORCPT <rfc822;like.xu@linux.intel.com>
        + 23 others); Thu, 29 Nov 2018 14:55:01 -0500
Received: from lelv0143.ext.ti.com ([198.47.23.248]:42118 "EHLO
        lelv0143.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726565AbeK2TzA (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 29 Nov 2018 14:55:00 -0500
Received: from lelv0265.itg.ti.com ([10.180.67.224])
        by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id wAT8nQYm046530;
        Thu, 29 Nov 2018 02:49:26 -0600
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com;
        s=ti-com-17Q1; t=1543481366;
        bh=Sps4nRosFULkrwOSC3/fsaDFC6X3yeM/fC6B7GW2bjY=;
        h=Subject:To:References:CC:From:Date:In-Reply-To;
        b=sdtKqew5+mKqkJLYaRxtYd7GfgUsyjLHoBzDlIRYnDlpfOChW7VdoKQ8y3erNRtkX
         2aJsEkdQf1as2NPYGdYPGt55Yx4slFWyMydNkS2gSn1bIzFCLdxBNFBD5ryWAgVpoo
         TQm+mHcHbPkXagOd+l2k2KPgMU9r8rKUFInVJqeE=
Received: from DFLE109.ent.ti.com (dfle109.ent.ti.com [10.64.6.30])
        by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id wAT8nQv1080071
        (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL);
        Thu, 29 Nov 2018 02:49:26 -0600
Received: from DFLE112.ent.ti.com (10.64.6.33) by DFLE109.ent.ti.com
 (10.64.6.30) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1591.10; Thu, 29
 Nov 2018 02:49:25 -0600
Received: from dlep33.itg.ti.com (157.170.170.75) by DFLE112.ent.ti.com
 (10.64.6.33) with Microsoft SMTP Server (version=TLS1_0,
 cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1591.10 via Frontend Transport;
 Thu, 29 Nov 2018 02:49:25 -0600
Received: from [192.168.2.6] (ileax41-snat.itg.ti.com [10.172.224.153])
        by dlep33.itg.ti.com (8.14.3/8.13.8) with ESMTP id wAT8nLKl018999;
        Thu, 29 Nov 2018 02:49:22 -0600
Subject: Re: [PATCH 01/17] dt-bindings: remoteproc: Add TI PRUSS bindings
To: David Lechner <david@lechnology.com>, <tony@atomide.com>
References: <1542886753-17625-1-git-send-email-rogerq@ti.com>
 <1542886753-17625-2-git-send-email-rogerq@ti.com>
 <a4fe952b-9065-d91b-4c07-984ec3f5b276@lechnology.com>
 <5BFD5F83.3070807@ti.com>
 <ee02b7d3-e7fd-2f4a-4213-d556d364194b@lechnology.com>
CC: <robh+dt@kernel.org>, <bcousson@baylibre.com>,
        <ssantosh@kernel.org>, <ohad@wizery.com>,
        <bjorn.andersson@linaro.org>, <s-anna@ti.com>, <nsekhar@ti.com>,
        <t-kristo@ti.com>, <nsaulnier@ti.com>, <jreeder@ti.com>,
        <m-karicheri2@ti.com>, <woods.technical@gmail.com>,
        <linux-omap@vger.kernel.org>, <linux-remoteproc@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>
From: Roger Quadros <rogerq@ti.com>
Message-ID: <5BFFA811.3080907@ti.com>
Date: Thu, 29 Nov 2018 10:49:21 +0200
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:38.0) Gecko/20100101
 Thunderbird/38.6.0
MIME-Version: 1.0
In-Reply-To: <ee02b7d3-e7fd-2f4a-4213-d556d364194b@lechnology.com>
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

David,

On 28/11/18 17:42, David Lechner wrote:
> On 11/27/18 9:15 AM, Roger Quadros wrote:
>>
>> On 26/11/18 23:14, David Lechner wrote:
>>> On 11/22/18 5:38 AM, Roger Quadros wrote:
>>>> From: Suman Anna <s-anna@ti.com>
>>>>
>>>> This patch adds the bindings for the Programmable Real-Time Unit
>>>> and Industrial Communication Subsystem (PRU-ICSS) present on various
>>>> TI SoCs. The IP is present on multiple TI SoC architecture families
>>>> including the OMAP architecture SoCs such as AM33xx, AM437x and
>>>> AM57xx; and on a Keystone 2 architecture based 66AK2G SoC. It is
>>>> also present on the Davinci based OMAPL138 SoCs and K3 architecture
>>>> based AM65x SoCs as well (not covered for now). Details have been
>>>> added to include bindings for various core sub-modules like the PRU
>>>> Cores, the PRUSS Interrupt Controller, and other sub-modules used
>>>> for Industrial Communication purposes, covering the MDIO, MII_RT
>>>> and the IEP sub-modules. The binding mostly uses standard DT
>>>> properties.
>>>>
>>>> Signed-off-by: Suman Anna <s-anna@ti.com>
>>>> Signed-off-by: Roger Quadros <rogerq@ti.com>
>>>> ---
>>>>    .../devicetree/bindings/soc/ti/ti,pruss.txt        | 360 +++++++++++++++++++++
>>>>    1 file changed, 360 insertions(+)
>>>>    create mode 100644 Documentation/devicetree/bindings/soc/ti/ti,pruss.txt
>>>>
>>>> diff --git a/Documentation/devicetree/bindings/soc/ti/ti,pruss.txt b/Documentation/devicetree/bindings/soc/ti/ti,pruss.txt
>>>> new file mode 100644
>>>> index 0000000..24fedad
>>>> --- /dev/null
>>>> +++ b/Documentation/devicetree/bindings/soc/ti/ti,pruss.txt
>>>
>>> ...
>>>
>>>> +
>>>> +PRU-ICSS SoC Bus Parent Node
>>>> +=============================
>>>> +This node represents the integration of the PRU-ICSS IP into a SoC, and is
>>>> +required for all SoCs. The PRU-ICSS parent nodes need to be defined as child
>>>> +nodes of this node.
>>>> +
>>>> +Required Properties:
>>>> +--------------------
>>>> +- compatible     : should be one of,
>>>> +                       "ti,am3356-pruss-soc-bus" for AM335x family of SoCs
>>>> +                       "ti,am4376-pruss-soc-bus" for AM437x family of SoCs
>>>> +                       "ti,am5728-pruss-soc-bus" for AM57xx family of SoCs
>>>> +                       "ti,k2g-pruss-soc-bus" for 66AK2G family of SoCs
>>>> +- reg            : address and size of the PRUSS CFG sub-module registers
>>>> +                   dictating the interconnect configuration
>>>
>>> I haven't looked into Tony's suggestion of using ti-sysc yet, so this may be a
>>> moot point, but how will this work with AM18xx that does not have a PRUSS CFG
>>> register? It seems to me that reg here should be the address and size of the
>>> entire PRUSS IP block and the CFG register should be a syscon node or something
>>> like that.
>>
>> The reg property description is incorrect in the patch. It should have been
>>
>> reg        : address of SYSCFG register.
>>
>> The SYSCFG register is used to enable and reset the module.
>>
>> But based on Tony's suggestion this wrapper driver will change to ti,sysc for
>> OMAP like SoCs.
>>
>> For AM18xx it could be a simple wrapper driver that just populates the children?
> 
> I suppose that could work. I will look into it (perhaps after seeing what you
> come up with in v2).
> 
>>
>>>
>>>> +- #address-cells : should be 1
>>>> +- #size-cells    : should be 1
>>>> +- ranges         : standard ranges definition
>>>> +
>>>
>>> ...
>>>
>>>> +
>>>> +PRUSS INTC Child Node
>>>> +======================
>>>> +Each PRUSS has a single interrupt controller instance that is common to both
>>>> +the PRU cores. Each interrupt controller can detect 64 input events which are
>>>> +then mapped to 10 possible output interrupts through two levels of mapping. The
>>>> +input events can be triggered by either the PRUs and/or various other PRUSS
>>>> +internal and external peripherals. The first 2 output interrupts are fed
>>>> +exclusively to the internal PRU cores, with the remaining 8 connected to
>>>> +external interrupt controllers including the MPU.
>>>
>>> FYI, on AM18xx, there is a PRUSSEVTSEL bit in CFGCHIP3[3] (already a syscon node
>>> in the device tree) that allows selecting one of two groups of 32 input events
>>> out of this group of 64. This is perhaps getting out of the scope of this patch
>>> series, but I just want to make sure we end up with something that can be easily
>>> extended for this case. For example, I was thinking that this binding could be
>>> modified so that #interrupt-cells could be 1 or 2. If it is 2, then the first
>>> cell specifies the PRUSSEVTSEL value and the second value is the event number.
>>>
>>
>> this is da850.dtsi correct?
> 
> Yes.
> 
>>
>> As PRUSSEVTSEL is not SYSEVENT specific but applies to all the SYSEVENTs at a time.
>> I don't think interrupt-cells is the right place to specify this.
>>
>> Can it be set in DT in the board file? But this can't change once booted so maybe restrictive.
> 
> I guess the way I see this is that it is like specifying the bank and index for
> a GPIO. If you only specify the system event number, then it is not clear which
> event you mean - it could be one of two events. You have to also specify the
> PRUSSEVTSEL value (one could call this the bank or group, I suppose) to fully
> describe the system event.

But this PRUSSEVTSEL is not present on most SoCs. I think it is only on the AM18xx and OMAP-L13x SoCs.

How about modelling this as a linear map of 64 events and decode this internally in INTC driver.
i.e. 0 to 31 set PRUSSEVTSEL to 0 and 32 to 63 set PRUSSEVTSEL to 1.

If any interrupt map provides sysevents from both groups simultaneously then we complain and error out.

This should keep the dt-binding and resource table format identical across all SoCs.

> 
>>
>> If runtime change is required it can only be done before a PRU boots.
>>
>> How about providing this info in the resource table and/or application DT node?
> 
> This seems like this would make it easy to end up with a broken interrupts
> if you accidentally try to use interrupts from both groups. Instead this
> could be implemented in the irqchip driver such that the first interrupt
> (system event) requested gets to select the group. If any interrupts from
> the other group are requested later, they can just return an error. Any
> interrupts in the same group as the first can be requested successfully.

cheers,
-roger

-- 
Texas Instruments Finland Oy, Porkkalankatu 22, 00180 Helsinki.
Y-tunnus/Business ID: 0615521-4. Kotipaikka/Domicile: Helsinki
