Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/hp/Documents/eda/FPMDP/fulladder.vhd" in Library work.
Architecture behavioral of Entity fulladder2 is up to date.
Compiling vhdl file "C:/Users/hp/Documents/eda/FPMDP/pro.vhd" in Library work.
Architecture behavioral of Entity product is up to date.
Compiling vhdl file "C:/Users/hp/Documents/eda/FPMDP/mull.vhd" in Library work.
Architecture behavioral of Entity multiplier is up to date.
Compiling vhdl file "C:/Users/hp/Documents/eda/FPMDP/mulp.vhd" in Library work.
Architecture behavioral of Entity multiplicand is up to date.
Compiling vhdl file "C:/Users/hp/Documents/eda/FPMDP/cnt.vhd" in Library work.
Architecture behavioral of Entity counter is up to date.
Compiling vhdl file "C:/Users/hp/Documents/eda/FPMDP/addermul.vhd" in Library work.
Architecture behavioral of Entity add8 is up to date.
Compiling vhdl file "C:/Users/hp/Documents/eda/FPMDP/controllerbeh.vhd" in Library work.
Architecture behavioral of Entity controllerbeh is up to date.
Compiling vhdl file "C:/Users/hp/Documents/eda/FPMDP/datapath.vhd" in Library work.
Architecture structural of Entity datapath is up to date.
Compiling vhdl file "C:/Users/hp/Documents/eda/FPMDP/ebsaddmul.vhd" in Library work.
Architecture behavioral of Entity ebsaddmul is up to date.
Compiling vhdl file "C:/Users/hp/Documents/eda/FPMDP/adder.vhd" in Library work.
Architecture behavioral of Entity adder is up to date.
Compiling vhdl file "C:/Users/hp/Documents/eda/FPMDP/Norm.vhd" in Library work.
Architecture behavioral of Entity norm is up to date.
Compiling vhdl file "C:/Users/hp/Documents/eda/FPMDP/TOPCONTROLLER.vhd" in Library work.
Architecture behavioral of Entity topcontrol is up to date.
Compiling vhdl file "C:/Users/hp/Documents/eda/FPMDP/TOPDATAPATH.vhd" in Library work.
Architecture behavioral of Entity topdatapath is up to date.
Compiling vhdl file "C:/Users/hp/Documents/eda/FPMDP/TOP.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TOP> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <TOPCONTROL> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <TOPDATAPATH> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ebsaddmul> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <adder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Norm> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <controllerbeh> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <datapath> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <product> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <multiplier> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <multiplicand> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <counter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <add8> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fulladder2> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TOP> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/hp/Documents/eda/FPMDP/TOP.vhd" line 78: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ex_sig>
Entity <TOP> analyzed. Unit <TOP> generated.

Analyzing Entity <TOPCONTROL> in library <work> (Architecture <behavioral>).
Entity <TOPCONTROL> analyzed. Unit <TOPCONTROL> generated.

Analyzing Entity <TOPDATAPATH> in library <work> (Architecture <behavioral>).
Entity <TOPDATAPATH> analyzed. Unit <TOPDATAPATH> generated.

Analyzing Entity <ebsaddmul> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/hp/Documents/eda/FPMDP/ebsaddmul.vhd" line 44: Unconnected output port 'count' of component 'datapath'.
Entity <ebsaddmul> analyzed. Unit <ebsaddmul> generated.

Analyzing Entity <controllerbeh> in library <work> (Architecture <behavioral>).
Entity <controllerbeh> analyzed. Unit <controllerbeh> generated.

Analyzing Entity <datapath> in library <work> (Architecture <structural>).
Entity <datapath> analyzed. Unit <datapath> generated.

Analyzing Entity <product> in library <work> (Architecture <behavioral>).
Entity <product> analyzed. Unit <product> generated.

Analyzing Entity <multiplier> in library <work> (Architecture <behavioral>).
Entity <multiplier> analyzed. Unit <multiplier> generated.

Analyzing Entity <multiplicand> in library <work> (Architecture <behavioral>).
Entity <multiplicand> analyzed. Unit <multiplicand> generated.

Analyzing Entity <counter> in library <work> (Architecture <behavioral>).
Entity <counter> analyzed. Unit <counter> generated.

Analyzing Entity <add8> in library <work> (Architecture <behavioral>).
Entity <add8> analyzed. Unit <add8> generated.

Analyzing Entity <fulladder2> in library <work> (Architecture <behavioral>).
Entity <fulladder2> analyzed. Unit <fulladder2> generated.

Analyzing Entity <adder> in library <work> (Architecture <behavioral>).
Entity <adder> analyzed. Unit <adder> generated.

Analyzing Entity <Norm> in library <work> (Architecture <behavioral>).
Entity <Norm> analyzed. Unit <Norm> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <TOPCONTROL>.
    Related source file is "C:/Users/hp/Documents/eda/FPMDP/TOPCONTROLLER.vhd".
    Using one-hot encoding for signal <pos>.
WARNING:Xst:737 - Found 1-bit latch for signal <doneall>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 6-bit latch for signal <nos>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <multiply>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit xor2 for signal <sign>.
    Found 6-bit register for signal <pos>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <TOPCONTROL> synthesized.


Synthesizing Unit <Norm>.
    Related source file is "C:/Users/hp/Documents/eda/FPMDP/Norm.vhd".
WARNING:Xst:647 - Input <man<105>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <man<52:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <exp_sig1<11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <over>.
    Found 52-bit register for signal <manout>.
    Found 12-bit register for signal <exp_sig>.
    Found 12-bit adder for signal <exp_sig$add0001> created at line 50.
    Summary:
	inferred  65 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Norm> synthesized.


Synthesizing Unit <controllerbeh>.
    Related source file is "C:/Users/hp/Documents/eda/FPMDP/controllerbeh.vhd".
    Found finite state machine <FSM_0> for signal <ps1>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clkc                      (rising_edge)        |
    | Power Up State     | init                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <controllerbeh> synthesized.


Synthesizing Unit <product>.
    Related source file is "C:/Users/hp/Documents/eda/FPMDP/pro.vhd".
    Found 54-bit register for signal <sp>.
    Summary:
	inferred  54 D-type flip-flop(s).
Unit <product> synthesized.


Synthesizing Unit <multiplier>.
    Related source file is "C:/Users/hp/Documents/eda/FPMDP/mull.vhd".
    Found 53-bit register for signal <mul>.
    Summary:
	inferred  53 D-type flip-flop(s).
Unit <multiplier> synthesized.


Synthesizing Unit <multiplicand>.
    Related source file is "C:/Users/hp/Documents/eda/FPMDP/mulp.vhd".
    Found 53-bit register for signal <smmout>.
    Summary:
	inferred  53 D-type flip-flop(s).
Unit <multiplicand> synthesized.


Synthesizing Unit <counter>.
    Related source file is "C:/Users/hp/Documents/eda/FPMDP/cnt.vhd".
    Found 6-bit up counter for signal <s>.
    Summary:
	inferred   1 Counter(s).
Unit <counter> synthesized.


Synthesizing Unit <fulladder2>.
    Related source file is "C:/Users/hp/Documents/eda/FPMDP/fulladder.vhd".
    Found 1-bit xor3 for signal <sum>.
    Summary:
	inferred   1 Xor(s).
Unit <fulladder2> synthesized.


Synthesizing Unit <adder>.
    Related source file is "C:/Users/hp/Documents/eda/FPMDP/adder.vhd".
WARNING:Xst:1780 - Signal <s<10>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <adder> synthesized.


Synthesizing Unit <add8>.
    Related source file is "C:/Users/hp/Documents/eda/FPMDP/addermul.vhd".
Unit <add8> synthesized.


Synthesizing Unit <datapath>.
    Related source file is "C:/Users/hp/Documents/eda/FPMDP/datapath.vhd".
Unit <datapath> synthesized.


Synthesizing Unit <ebsaddmul>.
    Related source file is "C:/Users/hp/Documents/eda/FPMDP/ebsaddmul.vhd".
Unit <ebsaddmul> synthesized.


Synthesizing Unit <TOPDATAPATH>.
    Related source file is "C:/Users/hp/Documents/eda/FPMDP/TOPDATAPATH.vhd".
WARNING:Xst:647 - Input <num1<63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <num2<63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <z> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <x> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eout1<11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <TOPDATAPATH> synthesized.


Synthesizing Unit <TOP>.
    Related source file is "C:/Users/hp/Documents/eda/FPMDP/TOP.vhd".
WARNING:Xst:646 - Signal <ox_sig> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <TOP> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 12-bit adder                                          : 1
# Counters                                             : 1
 6-bit up counter                                      : 1
# Registers                                            : 7
 1-bit register                                        : 1
 12-bit register                                       : 1
 52-bit register                                       : 1
 53-bit register                                       : 2
 54-bit register                                       : 1
 6-bit register                                        : 1
# Latches                                              : 3
 1-bit latch                                           : 2
 6-bit latch                                           : 1
# Xors                                                 : 76
 1-bit xor2                                            : 1
 1-bit xor3                                            : 75

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <stage2/stage1/p1/ps1/FSM> on signal <ps1[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 init  | 000001
 load  | 000010
 ideal | 000100
 pload | 001000
 shift | 010000
 dn    | 100000
-------------------
WARNING:Xst:2677 - Node <exp_sig_11> of sequential type is unconnected in block <stage3>.
WARNING:Xst:2677 - Node <exp_sig_11> of sequential type is unconnected in block <Norm>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 12-bit adder                                          : 1
# Counters                                             : 1
 6-bit up counter                                      : 1
# Registers                                            : 230
 Flip-Flops                                            : 230
# Latches                                              : 3
 1-bit latch                                           : 2
 6-bit latch                                           : 1
# Xors                                                 : 76
 1-bit xor2                                            : 1
 1-bit xor3                                            : 75

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TOP> ...

Optimizing unit <Norm> ...

Optimizing unit <product> ...

Optimizing unit <multiplier> ...

Optimizing unit <multiplicand> ...

Optimizing unit <TOPCONTROL> ...

Optimizing unit <adder> ...

Optimizing unit <add8> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 4.
FlipFlop stage2/stage3/exp_sig_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop stage2/stage3/exp_sig_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop stage2/stage3/exp_sig_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop stage2/stage3/exp_sig_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop stage2/stage3/exp_sig_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop stage2/stage3/exp_sig_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop stage2/stage3/exp_sig_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop stage2/stage3/exp_sig_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop stage2/stage3/exp_sig_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop stage2/stage3/exp_sig_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop stage2/stage3/exp_sig_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 253
 Flip-Flops                                            : 253

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TOP.ngr
Top Level Output File Name         : TOP
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 367

Cell Usage :
# BELS                             : 483
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 49
#      LUT2_D                      : 1
#      LUT3                        : 192
#      LUT3_D                      : 22
#      LUT3_L                      : 13
#      LUT4                        : 113
#      LUT4_D                      : 45
#      LUT4_L                      : 6
#      MUXCY                       : 11
#      MUXF5                       : 16
#      VCC                         : 1
#      XORCY                       : 12
# FlipFlops/Latches                : 261
#      FD                          : 82
#      FDR                         : 1
#      FDRE                        : 166
#      FDRS                        : 1
#      FDS                         : 3
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 366
#      IBUF                        : 129
#      OBUF                        : 237
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      267  out of   4656     5%  
 Number of Slice Flip Flops:            237  out of   9312     2%  
 Number of 4 input LUTs:                442  out of   9312     4%  
 Number of IOs:                         367
 Number of bonded IOBs:                 367  out of    232   158% (*) 
    IOB Flip Flops:                      24
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------+-------------------------+-------+
Clock Signal                                      | Clock buffer(FF name)   | Load  |
--------------------------------------------------+-------------------------+-------+
clk                                               | BUFGP                   | 253   |
stage1/doneall_not0001(stage1/doneall_not00011:O) | NONE(*)(stage1/nos_5)   | 7     |
stage1/multiply_not0001(stage1/multiply_not0001:O)| NONE(*)(stage1/multiply)| 1     |
--------------------------------------------------+-------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.537ns (Maximum Frequency: 117.142MHz)
   Minimum input arrival time before clock: 15.135ns
   Maximum output required time after clock: 4.380ns
   Maximum combinational path delay: 5.776ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.537ns (frequency: 117.142MHz)
  Total number of paths / destination ports: 13644 / 507
-------------------------------------------------------------------------
Delay:               8.537ns (Levels of Logic = 7)
  Source:            stage2/stage1/p2/p1/sp_3 (FF)
  Destination:       stage2/stage1/p2/p1/sp_52 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: stage2/stage1/p2/p1/sp_3 to stage2/stage1/p2/p1/sp_52
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.514   0.646  stage2/stage1/p2/p1/sp_3 (stage2/stage1/p2/p1/sp_3)
     LUT4:I3->O            3   0.612   0.481  stage2/stage1/p2/p5/f4/carry1_SW0 (N185)
     LUT3:I2->O            2   0.612   0.532  stage2/stage1/p2/p5/f5/carry1_SW0 (N224)
     LUT3_D:I0->LO         1   0.612   0.130  stage2/stage1/p2/p5/f7/carry1 (N575)
     LUT3:I2->O            6   0.612   0.599  stage2/stage1/p2/p5/f11/carry1 (stage2/stage1/p2/p5/s<10>)
     LUT3_D:I2->LO         1   0.612   0.130  stage2/stage1/p2/p5/f19/carry1 (N580)
     LUT3:I2->O           19   0.612   0.952  stage2/stage1/p2/p5/f35/carry1 (stage2/stage1/p2/p5/s<34>)
     LUT3:I2->O            1   0.612   0.000  stage2/stage1/p2/p1/sp_mux0000<37> (stage2/stage1/p2/p1/sp_mux0000<37>)
     FDRE:D                    0.268          stage2/stage1/p2/p1/sp_37
    ----------------------------------------
    Total                      8.537ns (5.066ns logic, 3.471ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1974 / 127
-------------------------------------------------------------------------
Offset:              15.135ns (Levels of Logic = 14)
  Source:            a<53> (PAD)
  Destination:       stage2/stage3/over (FF)
  Destination Clock: clk rising

  Data Path: a<53> to stage2/stage3/over
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.532  a_53_IBUF (a_53_IBUF)
     LUT4:I0->O            2   0.612   0.449  stage2/stage2/f2/carry1 (stage2/stage2/s<1>)
     LUT3:I1->O            2   0.612   0.449  stage2/stage2/f3/carry1 (stage2/stage2/s<2>)
     LUT3:I1->O            2   0.612   0.449  stage2/stage2/f4/carry1 (stage2/stage2/s<3>)
     LUT3:I1->O            2   0.612   0.449  stage2/stage2/f5/carry1 (stage2/stage2/s<4>)
     LUT3:I1->O            2   0.612   0.449  stage2/stage2/f6/carry1 (stage2/stage2/s<5>)
     LUT3:I1->O            2   0.612   0.449  stage2/stage2/f7/carry1 (stage2/stage2/s<6>)
     LUT3:I1->O            2   0.612   0.449  stage2/stage2/f8/carry1 (stage2/stage2/s<7>)
     LUT3:I1->O            2   0.612   0.449  stage2/stage2/f9/carry1 (stage2/stage2/s<8>)
     LUT3:I1->O            2   0.612   0.410  stage2/stage2/f10/carry1 (stage2/stage2/s<9>)
     LUT3:I2->O            1   0.612   0.000  stage2/stage25/f11/Mxor_sum_xo<0>1 (stage2/eout<10>)
     MUXCY:S->O            0   0.404   0.000  stage2/stage3/Madd_exp_sig_add0001_cy<10> (stage2/stage3/Madd_exp_sig_add0001_cy<10>)
     XORCY:CI->O           1   0.699   0.509  stage2/stage3/Madd_exp_sig_add0001_xor<11> (stage2/stage3/exp_sig_add0001<11>)
     LUT3:I0->O            1   0.612   0.357  stage2/stage3/over_not000157 (stage2/stage3/over_not0001)
     FDR:R                     0.795          stage2/stage3/over
    ----------------------------------------
    Total                     15.135ns (9.736ns logic, 5.399ns route)
                                       (64.3% logic, 35.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stage1/doneall_not0001'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.518ns (Levels of Logic = 2)
  Source:            start (PAD)
  Destination:       stage1/nos_0 (LATCH)
  Destination Clock: stage1/doneall_not0001 falling

  Data Path: start to stage1/nos_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.532  start_IBUF (start_IBUF)
     LUT3:I0->O            1   0.612   0.000  stage1/nos_mux0001<0>1 (stage1/nos_mux0001<0>)
     LD:D                      0.268          stage1/nos_0
    ----------------------------------------
    Total                      2.518ns (1.986ns logic, 0.532ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stage1/multiply_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.435ns (Levels of Logic = 2)
  Source:            start (PAD)
  Destination:       stage1/multiply (LATCH)
  Destination Clock: stage1/multiply_not0001 falling

  Data Path: start to stage1/multiply
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.449  start_IBUF (start_IBUF)
     LUT2:I1->O            2   0.612   0.000  stage1/multiply_mux00011 (stage1/multiply_mux0001)
     LD:D                      0.268          stage1/multiply
    ----------------------------------------
    Total                      2.435ns (1.986ns logic, 0.449ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 234 / 234
-------------------------------------------------------------------------
Offset:              4.380ns (Levels of Logic = 1)
  Source:            stage2/stage1/p2/p1/sp_51 (FF)
  Destination:       test1<104> (PAD)
  Source Clock:      clk rising

  Data Path: stage2/stage1/p2/p1/sp_51 to test1<104>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.514   0.697  stage2/stage1/p2/p1/sp_51 (stage2/stage1/p2/p1/sp_51)
     OBUF:I->O                 3.169          test1_104_OBUF (test1<104>)
    ----------------------------------------
    Total                      4.380ns (3.683ns logic, 0.697ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'stage1/doneall_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 1)
  Source:            stage1/doneall (LATCH)
  Destination:       doneit (PAD)
  Source Clock:      stage1/doneall_not0001 falling

  Data Path: stage1/doneall to doneit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.588   0.357  stage1/doneall (stage1/doneall)
     OBUF:I->O                 3.169          doneit_OBUF (doneit)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               5.776ns (Levels of Logic = 3)
  Source:            b<63> (PAD)
  Destination:       ex<63> (PAD)

  Data Path: b<63> to ex<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.509  b_63_IBUF (b_63_IBUF)
     LUT2:I0->O            2   0.612   0.380  stage1/Mxor_sign_Result1 (sign_sig)
     OBUF:I->O                 3.169          ex_63_OBUF (ex<63>)
    ----------------------------------------
    Total                      5.776ns (4.887ns logic, 0.889ns route)
                                       (84.6% logic, 15.4% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.89 secs
 
--> 

Total memory usage is 251100 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    4 (   0 filtered)

