
*** Running vivado
    with args -log fft_reset1.vds -m64 -mode batch -messageDb vivado.pb -notrace -source fft_reset1.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source fft_reset1.tcl -notrace
Command: synth_design -top fft_reset1 -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 488.195 ; gain = 315.914
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fft_reset1' [D:/FPGA/V_project/IP/fft_reset1/src/fft_reset1.v:26]
INFO: [Synth 8-638] synthesizing module 'reset1' [D:/FPGA/V_project/IP/fft_reset1/src/reset1.v:26]
	Parameter Delay bound to: 30'b000001011111010111100001000000 
	Parameter relay_num bound to: 6'b010010 
INFO: [Synth 8-256] done synthesizing module 'reset1' (1#1) [D:/FPGA/V_project/IP/fft_reset1/src/reset1.v:26]
INFO: [Synth 8-638] synthesizing module 'reset2' [D:/FPGA/V_project/IP/fft_reset1/src/reset2.v:26]
	Parameter Delay bound to: 30'b000001011111010111100001000000 
	Parameter relay_num bound to: 6'b011000 
INFO: [Synth 8-256] done synthesizing module 'reset2' (2#1) [D:/FPGA/V_project/IP/fft_reset1/src/reset2.v:26]
INFO: [Synth 8-256] done synthesizing module 'fft_reset1' (3#1) [D:/FPGA/V_project/IP/fft_reset1/src/fft_reset1.v:26]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 488.195 ; gain = 315.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 488.195 ; gain = 315.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 488.195 ; gain = 315.914
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fft_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "relay" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fft_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "relay" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fft_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 491.707 ; gain = 319.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 2     
	               15 Bit    Registers := 3     
	                6 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 3     
	  25 Input     15 Bit        Muxes := 1     
	  31 Input     15 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	  25 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	  31 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	  25 Input      3 Bit        Muxes := 1     
	  31 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	  25 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 2     
	  31 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fft_reset1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module reset1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	  25 Input     15 Bit        Muxes := 1     
	  25 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  25 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  25 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module reset2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	  31 Input     15 Bit        Muxes := 1     
	  31 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  31 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  31 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 585.891 ; gain = 413.609
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "relay" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "relay" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 606.637 ; gain = 434.355
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 606.637 ; gain = 434.355

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|reset1      | rom        | 32x15         | LUT            | 
|reset2      | rom__1     | 32x15         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\f1/relay_reg[6] ' (FDRE) to '\f1/relay_reg[7] '
INFO: [Synth 8-3886] merging instance '\f1/relay_reg[7] ' (FDRE) to '\f1/relay_reg[8] '
INFO: [Synth 8-3886] merging instance '\f1/relay_reg[8] ' (FDRE) to '\f1/relay_reg[12] '
INFO: [Synth 8-3886] merging instance '\f1/relay_reg[12] ' (FDRE) to '\f1/relay_reg[13] '
INFO: [Synth 8-3886] merging instance '\f1/relay_reg[13] ' (FDRE) to '\f1/relay_reg[14] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f1/relay_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\choise_reg[2] )
WARNING: [Synth 8-3332] Sequential element (\f1/relay_reg[14] ) is unused and will be removed from module fft_reset1.
WARNING: [Synth 8-3332] Sequential element (\f1/relay_reg[13] ) is unused and will be removed from module fft_reset1.
WARNING: [Synth 8-3332] Sequential element (\f1/relay_reg[12] ) is unused and will be removed from module fft_reset1.
WARNING: [Synth 8-3332] Sequential element (\f1/relay_reg[8] ) is unused and will be removed from module fft_reset1.
WARNING: [Synth 8-3332] Sequential element (\f1/relay_reg[7] ) is unused and will be removed from module fft_reset1.
WARNING: [Synth 8-3332] Sequential element (\f1/relay_reg[6] ) is unused and will be removed from module fft_reset1.
WARNING: [Synth 8-3332] Sequential element (\choise_reg[2] ) is unused and will be removed from module fft_reset1.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 608.594 ; gain = 436.313
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 608.594 ; gain = 436.313

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 608.594 ; gain = 436.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 608.594 ; gain = 436.313
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 608.594 ; gain = 436.313

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 608.594 ; gain = 436.313
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 608.594 ; gain = 436.313
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 608.594 ; gain = 436.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 608.594 ; gain = 436.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 608.594 ; gain = 436.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 608.594 ; gain = 436.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 608.594 ; gain = 436.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |    61|
|4     |LUT2   |    14|
|5     |LUT3   |    91|
|6     |LUT4   |    39|
|7     |LUT5   |    20|
|8     |LUT6   |    56|
|9     |FDRE   |   150|
|10    |IBUF   |    35|
|11    |OBUF   |    26|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   509|
|2     |  f1     |reset1 |   181|
|3     |  f2     |reset2 |   208|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 608.594 ; gain = 436.313
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 608.594 ; gain = 120.398
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 608.594 ; gain = 436.313
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 746.109 ; gain = 539.941
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 746.109 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 21 09:06:47 2018...
