

================================================================
== Vivado HLS Report for 'U_drain_IO_L1_out_boundary_4_4_s'
================================================================
* Date:           Thu May 27 10:45:09 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 1.217 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       36|       36| 0.120 us | 0.120 us |   36|   36|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         2|          1|          1|    16|    yes   |
        |- Loop 2  |       16|       16|         2|          1|          1|    16|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       54|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      355|    -|
|Register             |        -|      -|     1088|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|     1088|      409|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |c2_V_fu_269_p2                    |     +    |      0|  0|   6|           5|           1|
    |c3_fu_361_p2                      |     +    |      0|  0|   6|           5|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_137                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_268                  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln587_fu_263_p2              |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln637_fu_355_p2              |   icmp   |      0|  0|  11|           5|           6|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  54|          32|          25|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  33|          6|    1|          6|
    |ap_done                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                 |  15|          3|    1|          3|
    |ap_phi_mux_c3_0_i_phi_fu_169_p4         |   9|          2|    5|         10|
    |ap_phi_mux_p_02_0_i_phi_fu_157_p4       |   9|          2|    5|         10|
    |ap_phi_reg_pp1_iter1_fifo_data_reg_177  |  85|         17|   32|        544|
    |ap_sig_allocacmp_local_U_0_0_064_load   |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_117_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_118_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_119_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_120_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_121_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_122_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_123_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_124_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_125_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_126_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_127_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_128_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_129_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_130_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_131_load           |   9|          2|   32|         64|
    |c3_0_i_reg_165                          |   9|          2|    5|         10|
    |fifo_U_drain_local_in_V_blk_n           |   9|          2|    1|          2|
    |fifo_U_drain_out_V_blk_n                |   9|          2|    1|          2|
    |p_02_0_i_reg_153                        |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 355|         75|  570|       1626|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   5|   0|    5|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter1_fifo_data_reg_177  |  32|   0|   32|          0|
    |c2_V_reg_547                            |   5|   0|    5|          0|
    |c3_0_i_reg_165                          |   5|   0|    5|          0|
    |c3_reg_556                              |   5|   0|    5|          0|
    |icmp_ln587_reg_543                      |   1|   0|    1|          0|
    |icmp_ln637_reg_552                      |   1|   0|    1|          0|
    |local_U_0_0_064_load_reg_463            |  32|   0|   32|          0|
    |p_02_0_i_reg_153                        |   5|   0|    5|          0|
    |tmp_117_fu_80                           |  32|   0|   32|          0|
    |tmp_117_load_reg_468                    |  32|   0|   32|          0|
    |tmp_118_fu_84                           |  32|   0|   32|          0|
    |tmp_118_load_reg_473                    |  32|   0|   32|          0|
    |tmp_119_fu_88                           |  32|   0|   32|          0|
    |tmp_119_load_reg_478                    |  32|   0|   32|          0|
    |tmp_120_fu_92                           |  32|   0|   32|          0|
    |tmp_120_load_reg_483                    |  32|   0|   32|          0|
    |tmp_121_fu_96                           |  32|   0|   32|          0|
    |tmp_121_load_reg_488                    |  32|   0|   32|          0|
    |tmp_122_fu_100                          |  32|   0|   32|          0|
    |tmp_122_load_reg_493                    |  32|   0|   32|          0|
    |tmp_123_fu_104                          |  32|   0|   32|          0|
    |tmp_123_load_reg_498                    |  32|   0|   32|          0|
    |tmp_124_fu_108                          |  32|   0|   32|          0|
    |tmp_124_load_reg_503                    |  32|   0|   32|          0|
    |tmp_125_fu_112                          |  32|   0|   32|          0|
    |tmp_125_load_reg_508                    |  32|   0|   32|          0|
    |tmp_126_fu_116                          |  32|   0|   32|          0|
    |tmp_126_load_reg_513                    |  32|   0|   32|          0|
    |tmp_127_fu_120                          |  32|   0|   32|          0|
    |tmp_127_load_reg_518                    |  32|   0|   32|          0|
    |tmp_128_fu_124                          |  32|   0|   32|          0|
    |tmp_128_load_reg_523                    |  32|   0|   32|          0|
    |tmp_129_fu_128                          |  32|   0|   32|          0|
    |tmp_129_load_reg_528                    |  32|   0|   32|          0|
    |tmp_130_fu_132                          |  32|   0|   32|          0|
    |tmp_130_load_reg_533                    |  32|   0|   32|          0|
    |tmp_131_fu_136                          |  32|   0|   32|          0|
    |tmp_131_load_reg_538                    |  32|   0|   32|          0|
    |tmp_fu_76                               |  32|   0|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |1088|   0| 1088|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+----------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<4, 4> | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<4, 4> | return value |
|ap_start                         |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<4, 4> | return value |
|ap_done                          | out |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<4, 4> | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<4, 4> | return value |
|ap_idle                          | out |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<4, 4> | return value |
|ap_ready                         | out |    1| ap_ctrl_hs | U_drain_IO_L1_out_boundary<4, 4> | return value |
|fifo_U_drain_out_V_din           | out |   32|   ap_fifo  |        fifo_U_drain_out_V        |    pointer   |
|fifo_U_drain_out_V_full_n        |  in |    1|   ap_fifo  |        fifo_U_drain_out_V        |    pointer   |
|fifo_U_drain_out_V_write         | out |    1|   ap_fifo  |        fifo_U_drain_out_V        |    pointer   |
|fifo_U_drain_local_in_V_dout     |  in |   32|   ap_fifo  |      fifo_U_drain_local_in_V     |    pointer   |
|fifo_U_drain_local_in_V_empty_n  |  in |    1|   ap_fifo  |      fifo_U_drain_local_in_V     |    pointer   |
|fifo_U_drain_local_in_V_read     | out |    1|   ap_fifo  |      fifo_U_drain_local_in_V     |    pointer   |
+---------------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = alloca float"   --->   Operation 8 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_117 = alloca float"   --->   Operation 9 'alloca' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_118 = alloca float"   --->   Operation 10 'alloca' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_119 = alloca float"   --->   Operation 11 'alloca' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_120 = alloca float"   --->   Operation 12 'alloca' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_121 = alloca float"   --->   Operation 13 'alloca' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_122 = alloca float"   --->   Operation 14 'alloca' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_123 = alloca float"   --->   Operation 15 'alloca' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_124 = alloca float"   --->   Operation 16 'alloca' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_125 = alloca float"   --->   Operation 17 'alloca' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_126 = alloca float"   --->   Operation 18 'alloca' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_127 = alloca float"   --->   Operation 19 'alloca' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_128 = alloca float"   --->   Operation 20 'alloca' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_129 = alloca float"   --->   Operation 21 'alloca' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_130 = alloca float"   --->   Operation 22 'alloca' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_131 = alloca float"   --->   Operation 23 'alloca' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_drain_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_drain_local_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.60ns)   --->   "br label %1" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.63>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_02_0_i = phi i5 [ 4, %0 ], [ %c2_V, %hls_label_527_end ]"   --->   Operation 27 'phi' 'p_02_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%local_U_0_0_064_load = load float* %tmp" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 28 'load' 'local_U_0_0_064_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_117_load = load float* %tmp_117" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 29 'load' 'tmp_117_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_118_load = load float* %tmp_118" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 30 'load' 'tmp_118_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_119_load = load float* %tmp_119" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 31 'load' 'tmp_119_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_120_load = load float* %tmp_120" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 32 'load' 'tmp_120_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_121_load = load float* %tmp_121" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 33 'load' 'tmp_121_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_122_load = load float* %tmp_122" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 34 'load' 'tmp_122_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_123_load = load float* %tmp_123" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 35 'load' 'tmp_123_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_124_load = load float* %tmp_124" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 36 'load' 'tmp_124_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_125_load = load float* %tmp_125" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 37 'load' 'tmp_125_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_126_load = load float* %tmp_126" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 38 'load' 'tmp_126_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_127_load = load float* %tmp_127" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 39 'load' 'tmp_127_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_128_load = load float* %tmp_128" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 40 'load' 'tmp_128_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_129_load = load float* %tmp_129" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 41 'load' 'tmp_129_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_130_load = load float* %tmp_130" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 42 'load' 'tmp_130_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_131_load = load float* %tmp_131" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 43 'load' 'tmp_131_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.63ns)   --->   "%icmp_ln587 = icmp eq i5 %p_02_0_i, -12" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 44 'icmp' 'icmp_ln587' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln587, label %"U_drain_IO_L1_out_intra_trans<4, 4>.exit.preheader", label %hls_label_527_begin" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.61ns)   --->   "switch i5 %p_02_0_i, label %branch35 [
    i5 4, label %hls_label_527_begin.hls_label_527_end_crit_edge
    i5 5, label %branch21
    i5 6, label %branch22
    i5 7, label %branch23
    i5 8, label %branch24
    i5 9, label %branch25
    i5 10, label %branch26
    i5 11, label %branch27
    i5 12, label %branch28
    i5 13, label %branch29
    i5 14, label %branch30
    i5 15, label %branch31
    i5 -16, label %branch32
    i5 -15, label %branch33
    i5 -14, label %branch34
  ]" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 47 'switch' <Predicate = (!icmp_ln587)> <Delay = 0.61>
ST_2 : Operation 48 [1/1] (0.34ns)   --->   "%c2_V = add i5 %p_02_0_i, 1" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 48 'add' 'c2_V' <Predicate = (!icmp_ln587)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str82)" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 49 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:588->src/kernel_kernel.cpp:682]   --->   Operation 50 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.21ns)   --->   "%tmp_134 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_U_drain_local_in_V)" [src/kernel_kernel.cpp:591->src/kernel_kernel.cpp:682]   --->   Operation 51 'read' 'tmp_134' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "store float %tmp_134, float* %tmp_130" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 52 'store' <Predicate = (p_02_0_i == 18)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %hls_label_527_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 53 'br' <Predicate = (p_02_0_i == 18)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "store float %tmp_134, float* %tmp_129" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 54 'store' <Predicate = (p_02_0_i == 17)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br label %hls_label_527_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 55 'br' <Predicate = (p_02_0_i == 17)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "store float %tmp_134, float* %tmp_128" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 56 'store' <Predicate = (p_02_0_i == 16)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br label %hls_label_527_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 57 'br' <Predicate = (p_02_0_i == 16)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "store float %tmp_134, float* %tmp_127" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 58 'store' <Predicate = (p_02_0_i == 15)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %hls_label_527_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 59 'br' <Predicate = (p_02_0_i == 15)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "store float %tmp_134, float* %tmp_126" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 60 'store' <Predicate = (p_02_0_i == 14)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br label %hls_label_527_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 61 'br' <Predicate = (p_02_0_i == 14)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "store float %tmp_134, float* %tmp_125" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 62 'store' <Predicate = (p_02_0_i == 13)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br label %hls_label_527_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 63 'br' <Predicate = (p_02_0_i == 13)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "store float %tmp_134, float* %tmp_124" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 64 'store' <Predicate = (p_02_0_i == 12)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br label %hls_label_527_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 65 'br' <Predicate = (p_02_0_i == 12)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "store float %tmp_134, float* %tmp_123" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 66 'store' <Predicate = (p_02_0_i == 11)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br label %hls_label_527_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 67 'br' <Predicate = (p_02_0_i == 11)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "store float %tmp_134, float* %tmp_122" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 68 'store' <Predicate = (p_02_0_i == 10)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br label %hls_label_527_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 69 'br' <Predicate = (p_02_0_i == 10)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "store float %tmp_134, float* %tmp_121" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 70 'store' <Predicate = (p_02_0_i == 9)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br label %hls_label_527_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 71 'br' <Predicate = (p_02_0_i == 9)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "store float %tmp_134, float* %tmp_120" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 72 'store' <Predicate = (p_02_0_i == 8)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br label %hls_label_527_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 73 'br' <Predicate = (p_02_0_i == 8)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "store float %tmp_134, float* %tmp_119" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 74 'store' <Predicate = (p_02_0_i == 7)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "br label %hls_label_527_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 75 'br' <Predicate = (p_02_0_i == 7)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "store float %tmp_134, float* %tmp_118" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 76 'store' <Predicate = (p_02_0_i == 6)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "br label %hls_label_527_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 77 'br' <Predicate = (p_02_0_i == 6)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "store float %tmp_134, float* %tmp_117" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 78 'store' <Predicate = (p_02_0_i == 5)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "br label %hls_label_527_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 79 'br' <Predicate = (p_02_0_i == 5)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "store float %tmp_134, float* %tmp" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 80 'store' <Predicate = (p_02_0_i == 4)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "br label %hls_label_527_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 81 'br' <Predicate = (p_02_0_i == 4)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "store float %tmp_134, float* %tmp_131" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 82 'store' <Predicate = (p_02_0_i != 4 & p_02_0_i != 5 & p_02_0_i != 6 & p_02_0_i != 7 & p_02_0_i != 8 & p_02_0_i != 9 & p_02_0_i != 10 & p_02_0_i != 11 & p_02_0_i != 12 & p_02_0_i != 13 & p_02_0_i != 14 & p_02_0_i != 15 & p_02_0_i != 16 & p_02_0_i != 17 & p_02_0_i != 18)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "br label %hls_label_527_end" [src/kernel_kernel.cpp:592->src/kernel_kernel.cpp:682]   --->   Operation 83 'br' <Predicate = (p_02_0_i != 4 & p_02_0_i != 5 & p_02_0_i != 6 & p_02_0_i != 7 & p_02_0_i != 8 & p_02_0_i != 9 & p_02_0_i != 10 & p_02_0_i != 11 & p_02_0_i != 12 & p_02_0_i != 13 & p_02_0_i != 14 & p_02_0_i != 15 & p_02_0_i != 16 & p_02_0_i != 17 & p_02_0_i != 18)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%empty_1016 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str82, i32 %tmp_s)" [src/kernel_kernel.cpp:593->src/kernel_kernel.cpp:682]   --->   Operation 84 'specregionend' 'empty_1016' <Predicate = (!icmp_ln587)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "br label %1" [src/kernel_kernel.cpp:587->src/kernel_kernel.cpp:682]   --->   Operation 85 'br' <Predicate = (!icmp_ln587)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.60>
ST_4 : Operation 86 [1/1] (0.60ns)   --->   "br label %"U_drain_IO_L1_out_intra_trans<4, 4>.exit"" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.60>

State 5 <SV = 3> <Delay = 0.90>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%c3_0_i = phi i5 [ %c3, %hls_label_528_end ], [ 0, %"U_drain_IO_L1_out_intra_trans<4, 4>.exit.preheader" ]"   --->   Operation 87 'phi' 'c3_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.63ns)   --->   "%icmp_ln637 = icmp eq i5 %c3_0_i, -16" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 88 'icmp' 'icmp_ln637' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%empty_1017 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 89 'speclooptripcount' 'empty_1017' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.34ns)   --->   "%c3 = add i5 %c3_0_i, 1" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 90 'add' 'c3' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln637, label %"U_drain_IO_L1_out_inter_trans_boundary<4, 4>.exit", label %hls_label_528_begin" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.90ns)   --->   "switch i5 %c3_0_i, label %branch15 [
    i5 0, label %hls_label_528_end
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
  ]" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 92 'switch' <Predicate = (!icmp_ln637)> <Delay = 0.90>
ST_5 : Operation 93 [1/1] (0.90ns)   --->   "br label %hls_label_528_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 93 'br' <Predicate = (!icmp_ln637 & c3_0_i == 14)> <Delay = 0.90>
ST_5 : Operation 94 [1/1] (0.90ns)   --->   "br label %hls_label_528_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 94 'br' <Predicate = (!icmp_ln637 & c3_0_i == 13)> <Delay = 0.90>
ST_5 : Operation 95 [1/1] (0.90ns)   --->   "br label %hls_label_528_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 95 'br' <Predicate = (!icmp_ln637 & c3_0_i == 12)> <Delay = 0.90>
ST_5 : Operation 96 [1/1] (0.90ns)   --->   "br label %hls_label_528_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 96 'br' <Predicate = (!icmp_ln637 & c3_0_i == 11)> <Delay = 0.90>
ST_5 : Operation 97 [1/1] (0.90ns)   --->   "br label %hls_label_528_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 97 'br' <Predicate = (!icmp_ln637 & c3_0_i == 10)> <Delay = 0.90>
ST_5 : Operation 98 [1/1] (0.90ns)   --->   "br label %hls_label_528_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 98 'br' <Predicate = (!icmp_ln637 & c3_0_i == 9)> <Delay = 0.90>
ST_5 : Operation 99 [1/1] (0.90ns)   --->   "br label %hls_label_528_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 99 'br' <Predicate = (!icmp_ln637 & c3_0_i == 8)> <Delay = 0.90>
ST_5 : Operation 100 [1/1] (0.90ns)   --->   "br label %hls_label_528_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 100 'br' <Predicate = (!icmp_ln637 & c3_0_i == 7)> <Delay = 0.90>
ST_5 : Operation 101 [1/1] (0.90ns)   --->   "br label %hls_label_528_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 101 'br' <Predicate = (!icmp_ln637 & c3_0_i == 6)> <Delay = 0.90>
ST_5 : Operation 102 [1/1] (0.90ns)   --->   "br label %hls_label_528_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 102 'br' <Predicate = (!icmp_ln637 & c3_0_i == 5)> <Delay = 0.90>
ST_5 : Operation 103 [1/1] (0.90ns)   --->   "br label %hls_label_528_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 103 'br' <Predicate = (!icmp_ln637 & c3_0_i == 4)> <Delay = 0.90>
ST_5 : Operation 104 [1/1] (0.90ns)   --->   "br label %hls_label_528_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 104 'br' <Predicate = (!icmp_ln637 & c3_0_i == 3)> <Delay = 0.90>
ST_5 : Operation 105 [1/1] (0.90ns)   --->   "br label %hls_label_528_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 105 'br' <Predicate = (!icmp_ln637 & c3_0_i == 2)> <Delay = 0.90>
ST_5 : Operation 106 [1/1] (0.90ns)   --->   "br label %hls_label_528_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 106 'br' <Predicate = (!icmp_ln637 & c3_0_i == 1)> <Delay = 0.90>
ST_5 : Operation 107 [1/1] (0.90ns)   --->   "br label %hls_label_528_end" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 107 'br' <Predicate = (!icmp_ln637 & c3_0_i != 0 & c3_0_i != 1 & c3_0_i != 2 & c3_0_i != 3 & c3_0_i != 4 & c3_0_i != 5 & c3_0_i != 6 & c3_0_i != 7 & c3_0_i != 8 & c3_0_i != 9 & c3_0_i != 10 & c3_0_i != 11 & c3_0_i != 12 & c3_0_i != 13 & c3_0_i != 14)> <Delay = 0.90>

State 6 <SV = 4> <Delay = 1.21>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str81)" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 108 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:638->src/kernel_kernel.cpp:686]   --->   Operation 109 'specpipeline' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%fifo_data = phi float [ %tmp_117_load, %branch1 ], [ %tmp_118_load, %branch2 ], [ %tmp_119_load, %branch3 ], [ %tmp_120_load, %branch4 ], [ %tmp_121_load, %branch5 ], [ %tmp_122_load, %branch6 ], [ %tmp_123_load, %branch7 ], [ %tmp_124_load, %branch8 ], [ %tmp_125_load, %branch9 ], [ %tmp_126_load, %branch10 ], [ %tmp_127_load, %branch11 ], [ %tmp_128_load, %branch12 ], [ %tmp_129_load, %branch13 ], [ %tmp_130_load, %branch14 ], [ %tmp_131_load, %branch15 ], [ %local_U_0_0_064_load, %hls_label_528_begin ]" [src/kernel_kernel.cpp:640->src/kernel_kernel.cpp:686]   --->   Operation 110 'phi' 'fifo_data' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_U_drain_out_V, float %fifo_data)" [src/kernel_kernel.cpp:641->src/kernel_kernel.cpp:686]   --->   Operation 111 'write' <Predicate = (!icmp_ln637)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%empty_1018 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str81, i32 %tmp_6)" [src/kernel_kernel.cpp:642->src/kernel_kernel.cpp:686]   --->   Operation 112 'specregionend' 'empty_1018' <Predicate = (!icmp_ln637)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "br label %"U_drain_IO_L1_out_intra_trans<4, 4>.exit"" [src/kernel_kernel.cpp:637->src/kernel_kernel.cpp:686]   --->   Operation 113 'br' <Predicate = (!icmp_ln637)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:690]   --->   Operation 114 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_U_drain_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_U_drain_local_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                  (alloca           ) [ 00110000]
tmp_117              (alloca           ) [ 00110000]
tmp_118              (alloca           ) [ 00110000]
tmp_119              (alloca           ) [ 00110000]
tmp_120              (alloca           ) [ 00110000]
tmp_121              (alloca           ) [ 00110000]
tmp_122              (alloca           ) [ 00110000]
tmp_123              (alloca           ) [ 00110000]
tmp_124              (alloca           ) [ 00110000]
tmp_125              (alloca           ) [ 00110000]
tmp_126              (alloca           ) [ 00110000]
tmp_127              (alloca           ) [ 00110000]
tmp_128              (alloca           ) [ 00110000]
tmp_129              (alloca           ) [ 00110000]
tmp_130              (alloca           ) [ 00110000]
tmp_131              (alloca           ) [ 00110000]
specinterface_ln0    (specinterface    ) [ 00000000]
specinterface_ln0    (specinterface    ) [ 00000000]
br_ln587             (br               ) [ 01110000]
p_02_0_i             (phi              ) [ 00110000]
local_U_0_0_064_load (load             ) [ 00001110]
tmp_117_load         (load             ) [ 00001110]
tmp_118_load         (load             ) [ 00001110]
tmp_119_load         (load             ) [ 00001110]
tmp_120_load         (load             ) [ 00001110]
tmp_121_load         (load             ) [ 00001110]
tmp_122_load         (load             ) [ 00001110]
tmp_123_load         (load             ) [ 00001110]
tmp_124_load         (load             ) [ 00001110]
tmp_125_load         (load             ) [ 00001110]
tmp_126_load         (load             ) [ 00001110]
tmp_127_load         (load             ) [ 00001110]
tmp_128_load         (load             ) [ 00001110]
tmp_129_load         (load             ) [ 00001110]
tmp_130_load         (load             ) [ 00001110]
tmp_131_load         (load             ) [ 00001110]
icmp_ln587           (icmp             ) [ 00110000]
empty                (speclooptripcount) [ 00000000]
br_ln587             (br               ) [ 00000000]
switch_ln592         (switch           ) [ 00000000]
c2_V                 (add              ) [ 01110000]
tmp_s                (specregionbegin  ) [ 00000000]
specpipeline_ln588   (specpipeline     ) [ 00000000]
tmp_134              (read             ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
store_ln592          (store            ) [ 00000000]
br_ln592             (br               ) [ 00000000]
empty_1016           (specregionend    ) [ 00000000]
br_ln587             (br               ) [ 01110000]
br_ln637             (br               ) [ 00001110]
c3_0_i               (phi              ) [ 00000110]
icmp_ln637           (icmp             ) [ 00000110]
empty_1017           (speclooptripcount) [ 00000000]
c3                   (add              ) [ 00001110]
br_ln637             (br               ) [ 00000000]
switch_ln640         (switch           ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
br_ln640             (br               ) [ 00000110]
tmp_6                (specregionbegin  ) [ 00000000]
specpipeline_ln638   (specpipeline     ) [ 00000000]
fifo_data            (phi              ) [ 00000110]
write_ln641          (write            ) [ 00000000]
empty_1018           (specregionend    ) [ 00000000]
br_ln637             (br               ) [ 00001110]
ret_ln690            (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_U_drain_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_U_drain_out_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_U_drain_local_in_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_U_drain_local_in_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str82"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str81"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_117_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_117/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_118_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_118/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_119_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_119/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_120_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_120/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_121_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_121/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_122_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_122/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_123_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_123/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_124_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_124/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_125_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_125/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_126_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_126/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_127_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_127/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_128_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_128/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_129_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_129/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_130_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_130/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_131_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_131/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_134_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_134/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln641_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln641/6 "/>
</bind>
</comp>

<comp id="153" class="1005" name="p_02_0_i_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="1"/>
<pin id="155" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_02_0_i (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="p_02_0_i_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="5" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_02_0_i/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="c3_0_i_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="1"/>
<pin id="167" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c3_0_i (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="c3_0_i_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="0"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="1" slack="1"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_0_i/5 "/>
</bind>
</comp>

<comp id="177" class="1005" name="fifo_data_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="179" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="fifo_data (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="fifo_data_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="3"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="32" slack="3"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="4" bw="32" slack="3"/>
<pin id="186" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="6" bw="32" slack="3"/>
<pin id="188" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="8" bw="32" slack="3"/>
<pin id="190" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="10" bw="32" slack="3"/>
<pin id="192" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="12" bw="32" slack="3"/>
<pin id="194" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="14" bw="32" slack="3"/>
<pin id="196" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="16" bw="32" slack="3"/>
<pin id="198" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="18" bw="32" slack="3"/>
<pin id="200" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="20" bw="32" slack="3"/>
<pin id="202" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="22" bw="32" slack="3"/>
<pin id="204" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="24" bw="32" slack="3"/>
<pin id="206" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="26" bw="32" slack="3"/>
<pin id="208" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="28" bw="32" slack="3"/>
<pin id="210" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="30" bw="32" slack="3"/>
<pin id="212" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="32" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fifo_data/6 "/>
</bind>
</comp>

<comp id="215" class="1004" name="local_U_0_0_064_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_U_0_0_064_load/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_117_load_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_117_load/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_118_load_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_118_load/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_119_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_119_load/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_120_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_120_load/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_121_load_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_121_load/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_122_load_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_122_load/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_123_load_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_123_load/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_124_load_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_124_load/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_125_load_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_125_load/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_126_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_126_load/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_127_load_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_127_load/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_128_load_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_128_load/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_129_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_129_load/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_130_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_130_load/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_131_load_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_131_load/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln587_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="0" index="1" bw="5" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln587/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="c2_V_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c2_V/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln592_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="2"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln592_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="2"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln592_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="2"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln592_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="2"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln592_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="2"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln592_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="2"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln592_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="2"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln592_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="2"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln592_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="2"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln592_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="2"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln592_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="2"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln592_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="2"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln592_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="2"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln592_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="2"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln592_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="2"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln592_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="2"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln592/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="icmp_ln637_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="0"/>
<pin id="357" dir="0" index="1" bw="5" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln637/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="c3_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c3/5 "/>
</bind>
</comp>

<comp id="367" class="1005" name="tmp_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="373" class="1005" name="tmp_117_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_117 "/>
</bind>
</comp>

<comp id="379" class="1005" name="tmp_118_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_118 "/>
</bind>
</comp>

<comp id="385" class="1005" name="tmp_119_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119 "/>
</bind>
</comp>

<comp id="391" class="1005" name="tmp_120_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_120 "/>
</bind>
</comp>

<comp id="397" class="1005" name="tmp_121_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_121 "/>
</bind>
</comp>

<comp id="403" class="1005" name="tmp_122_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_122 "/>
</bind>
</comp>

<comp id="409" class="1005" name="tmp_123_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_123 "/>
</bind>
</comp>

<comp id="415" class="1005" name="tmp_124_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_124 "/>
</bind>
</comp>

<comp id="421" class="1005" name="tmp_125_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="1"/>
<pin id="423" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_125 "/>
</bind>
</comp>

<comp id="427" class="1005" name="tmp_126_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_126 "/>
</bind>
</comp>

<comp id="433" class="1005" name="tmp_127_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_127 "/>
</bind>
</comp>

<comp id="439" class="1005" name="tmp_128_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_128 "/>
</bind>
</comp>

<comp id="445" class="1005" name="tmp_129_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_129 "/>
</bind>
</comp>

<comp id="451" class="1005" name="tmp_130_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_130 "/>
</bind>
</comp>

<comp id="457" class="1005" name="tmp_131_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_131 "/>
</bind>
</comp>

<comp id="463" class="1005" name="local_U_0_0_064_load_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="3"/>
<pin id="465" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="local_U_0_0_064_load "/>
</bind>
</comp>

<comp id="468" class="1005" name="tmp_117_load_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="3"/>
<pin id="470" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_117_load "/>
</bind>
</comp>

<comp id="473" class="1005" name="tmp_118_load_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="3"/>
<pin id="475" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_118_load "/>
</bind>
</comp>

<comp id="478" class="1005" name="tmp_119_load_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="3"/>
<pin id="480" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_119_load "/>
</bind>
</comp>

<comp id="483" class="1005" name="tmp_120_load_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="3"/>
<pin id="485" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_120_load "/>
</bind>
</comp>

<comp id="488" class="1005" name="tmp_121_load_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="3"/>
<pin id="490" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_121_load "/>
</bind>
</comp>

<comp id="493" class="1005" name="tmp_122_load_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="3"/>
<pin id="495" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_122_load "/>
</bind>
</comp>

<comp id="498" class="1005" name="tmp_123_load_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="3"/>
<pin id="500" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_123_load "/>
</bind>
</comp>

<comp id="503" class="1005" name="tmp_124_load_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="3"/>
<pin id="505" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_124_load "/>
</bind>
</comp>

<comp id="508" class="1005" name="tmp_125_load_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="3"/>
<pin id="510" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_125_load "/>
</bind>
</comp>

<comp id="513" class="1005" name="tmp_126_load_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="3"/>
<pin id="515" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_126_load "/>
</bind>
</comp>

<comp id="518" class="1005" name="tmp_127_load_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="3"/>
<pin id="520" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_127_load "/>
</bind>
</comp>

<comp id="523" class="1005" name="tmp_128_load_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="3"/>
<pin id="525" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_128_load "/>
</bind>
</comp>

<comp id="528" class="1005" name="tmp_129_load_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="3"/>
<pin id="530" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_129_load "/>
</bind>
</comp>

<comp id="533" class="1005" name="tmp_130_load_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="3"/>
<pin id="535" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_130_load "/>
</bind>
</comp>

<comp id="538" class="1005" name="tmp_131_load_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="3"/>
<pin id="540" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_131_load "/>
</bind>
</comp>

<comp id="543" class="1005" name="icmp_ln587_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln587 "/>
</bind>
</comp>

<comp id="547" class="1005" name="c2_V_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="5" slack="0"/>
<pin id="549" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c2_V "/>
</bind>
</comp>

<comp id="552" class="1005" name="icmp_ln637_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln637 "/>
</bind>
</comp>

<comp id="556" class="1005" name="c3_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="5" slack="0"/>
<pin id="558" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="62" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="74" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="157" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="168"><net_src comp="66" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="176"><net_src comp="169" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="214"><net_src comp="180" pin="32"/><net_sink comp="146" pin=2"/></net>

<net id="267"><net_src comp="157" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="20" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="157" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="54" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="140" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="140" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="140" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="140" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="140" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="140" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="140" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="140" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="140" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="140" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="140" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="140" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="140" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="140" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="140" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="140" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="169" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="48" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="169" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="54" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="76" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="376"><net_src comp="80" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="382"><net_src comp="84" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="388"><net_src comp="88" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="394"><net_src comp="92" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="400"><net_src comp="96" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="406"><net_src comp="100" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="412"><net_src comp="104" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="418"><net_src comp="108" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="424"><net_src comp="112" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="430"><net_src comp="116" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="436"><net_src comp="120" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="442"><net_src comp="124" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="448"><net_src comp="128" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="454"><net_src comp="132" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="460"><net_src comp="136" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="466"><net_src comp="215" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="180" pin=30"/></net>

<net id="471"><net_src comp="218" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="476"><net_src comp="221" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="481"><net_src comp="224" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="180" pin=4"/></net>

<net id="486"><net_src comp="227" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="180" pin=6"/></net>

<net id="491"><net_src comp="230" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="180" pin=8"/></net>

<net id="496"><net_src comp="233" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="180" pin=10"/></net>

<net id="501"><net_src comp="236" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="180" pin=12"/></net>

<net id="506"><net_src comp="239" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="180" pin=14"/></net>

<net id="511"><net_src comp="242" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="180" pin=16"/></net>

<net id="516"><net_src comp="245" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="180" pin=18"/></net>

<net id="521"><net_src comp="248" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="180" pin=20"/></net>

<net id="526"><net_src comp="251" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="180" pin=22"/></net>

<net id="531"><net_src comp="254" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="180" pin=24"/></net>

<net id="536"><net_src comp="257" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="180" pin=26"/></net>

<net id="541"><net_src comp="260" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="180" pin=28"/></net>

<net id="546"><net_src comp="263" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="269" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="555"><net_src comp="355" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="361" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="169" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_U_drain_out_V | {6 }
 - Input state : 
	Port: U_drain_IO_L1_out_boundary<4, 4> : fifo_U_drain_local_in_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln587 : 1
		br_ln587 : 2
		switch_ln592 : 1
		c2_V : 1
	State 3
		empty_1016 : 1
	State 4
	State 5
		icmp_ln637 : 1
		c3 : 1
		br_ln637 : 2
		switch_ln640 : 1
	State 6
		write_ln641 : 1
		empty_1018 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln587_fu_263    |    0    |    11   |
|          |     icmp_ln637_fu_355    |    0    |    11   |
|----------|--------------------------|---------|---------|
|    add   |        c2_V_fu_269       |    0    |    6    |
|          |         c3_fu_361        |    0    |    6    |
|----------|--------------------------|---------|---------|
|   read   |    tmp_134_read_fu_140   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln641_write_fu_146 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    34   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        c2_V_reg_547        |    5   |
|       c3_0_i_reg_165       |    5   |
|         c3_reg_556         |    5   |
|      fifo_data_reg_177     |   32   |
|     icmp_ln587_reg_543     |    1   |
|     icmp_ln637_reg_552     |    1   |
|local_U_0_0_064_load_reg_463|   32   |
|      p_02_0_i_reg_153      |    5   |
|    tmp_117_load_reg_468    |   32   |
|       tmp_117_reg_373      |   32   |
|    tmp_118_load_reg_473    |   32   |
|       tmp_118_reg_379      |   32   |
|    tmp_119_load_reg_478    |   32   |
|       tmp_119_reg_385      |   32   |
|    tmp_120_load_reg_483    |   32   |
|       tmp_120_reg_391      |   32   |
|    tmp_121_load_reg_488    |   32   |
|       tmp_121_reg_397      |   32   |
|    tmp_122_load_reg_493    |   32   |
|       tmp_122_reg_403      |   32   |
|    tmp_123_load_reg_498    |   32   |
|       tmp_123_reg_409      |   32   |
|    tmp_124_load_reg_503    |   32   |
|       tmp_124_reg_415      |   32   |
|    tmp_125_load_reg_508    |   32   |
|       tmp_125_reg_421      |   32   |
|    tmp_126_load_reg_513    |   32   |
|       tmp_126_reg_427      |   32   |
|    tmp_127_load_reg_518    |   32   |
|       tmp_127_reg_433      |   32   |
|    tmp_128_load_reg_523    |   32   |
|       tmp_128_reg_439      |   32   |
|    tmp_129_load_reg_528    |   32   |
|       tmp_129_reg_445      |   32   |
|    tmp_130_load_reg_533    |   32   |
|       tmp_130_reg_451      |   32   |
|    tmp_131_load_reg_538    |   32   |
|       tmp_131_reg_457      |   32   |
|         tmp_reg_367        |   32   |
+----------------------------+--------+
|            Total           |  1078  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| p_02_0_i_reg_153 |  p0  |   2  |   5  |   10   ||    9    |
|  c3_0_i_reg_165  |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  1.206  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   34   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |  1078  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1078  |   52   |
+-----------+--------+--------+--------+
