5 18 1fd81 4 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (cond2.vcd) 2 -o (cond2.cdd) 2 -v (cond2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 cond2.v 1 23 1 
2 1 8 8 8 130013 1 1 1008 0 0 1 1 d
2 2 8 8 8 f000f 2 1 100c 0 0 1 1 c
2 3 8 8 8 b000f 2 1a 100c 1 2 1 18 0 1 1 1 0 0
2 4 8 8 8 b000b 1 1 1008 0 0 1 1 b
2 5 8 8 8 b0013 2 19 100c 3 4 1 18 0 1 1 1 0 0
2 6 8 8 8 70007 0 1 1410 0 0 1 1 a
2 7 8 8 8 70013 3 35 e 5 6
1 a 1 3 60005 1 0 0 0 1 17 1 1 0 1 0 0
1 b 2 4 70004 1 0 0 0 1 17 0 1 0 0 0 0
1 c 3 5 70004 1 0 0 0 1 17 0 1 0 1 0 0
1 d 4 6 70004 1 0 0 0 1 17 0 1 0 0 0 0
4 7 f 7 7 7
3 1 main.u$0 "main.u$0" 0 cond2.v 10 21 1 
