{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652901805937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652901805937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 18 13:23:25 2022 " "Processing started: Wed May 18 13:23:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652901805937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901805937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SIMD_Proc -c SIMD_Proc " "Command: quartus_map --read_settings_files=on --write_settings_files=off SIMD_Proc -c SIMD_Proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901805938 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652901806582 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652901806582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/alu_vec_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/alu_vec_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_vec_test " "Found entity 1: alu_vec_test" {  } { { "tests/alu_vec_test.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/tests/alu_vec_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/memories/ramv.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/memories/ramv.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamV " "Found entity 1: RamV" {  } { { "hdl/memories/RamV.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RamV.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/memories/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/memories/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "hdl/memories/RAM.v" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/stop_counter_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/stop_counter_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StopCounter_testbench " "Found entity 1: StopCounter_testbench" {  } { { "tests/stop_counter_test.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/tests/stop_counter_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/pipeline_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/pipeline_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_Pipeline " "Found entity 1: testbench_Pipeline" {  } { { "tests/pipeline_test.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/tests/pipeline_test.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/imem_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/imem_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemInst_testbench " "Found entity 1: MemInst_testbench" {  } { { "tests/imem_test.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/tests/imem_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/hazard_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/hazard_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Hazard_Unit " "Found entity 1: tb_Hazard_Unit" {  } { { "tests/hazard_test.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/tests/hazard_test.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/fetch_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/fetch_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_testbench " "Found entity 1: Fetch_testbench" {  } { { "tests/fetch_test.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/tests/fetch_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/extend_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/extend_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extend_TB " "Found entity 1: Extend_TB" {  } { { "tests/extend_test.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/tests/extend_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/alu_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/alu_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "tests/alu_test.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/tests/alu_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/regmwv.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/regmwv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegMWV " "Found entity 1: RegMWV" {  } { { "hdl/microarch/RegMWV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/RegMWV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/regmw.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/regmw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegMW " "Found entity 1: RegMW" {  } { { "hdl/microarch/RegMW.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/RegMW.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/regfdv.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/regfdv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFDV " "Found entity 1: RegFDV" {  } { { "hdl/microarch/RegFDV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/RegFDV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/regfd.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/regfd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFD " "Found entity 1: RegFD" {  } { { "hdl/microarch/RegFD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/RegFD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/regemv.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/regemv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegEMV " "Found entity 1: RegEMV" {  } { { "hdl/microarch/RegEMV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/RegEMV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/regem.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/regem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegEM " "Found entity 1: RegEM" {  } { { "hdl/microarch/RegEM.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/RegEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/regdev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/regdev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegDEV " "Found entity 1: RegDEV" {  } { { "hdl/microarch/RegDEV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/RegDEV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/regde.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/regde.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegDE " "Found entity 1: RegDE" {  } { { "hdl/microarch/RegDE.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/RegDE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/pcreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/pcreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCreg " "Found entity 1: PCreg" {  } { { "hdl/microarch/PCreg.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/PCreg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/instselector.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/instselector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstSelector " "Found entity 1: InstSelector" {  } { { "hdl/microarch/InstSelector.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/InstSelector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/hazard_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/hazard_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Unit " "Found entity 1: Hazard_Unit" {  } { { "hdl/microarch/Hazard_Unit.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/Hazard_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "hdl/microarch/Fetch.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/Fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/executev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/executev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExecuteV " "Found entity 1: ExecuteV" {  } { { "hdl/microarch/ExecuteV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/ExecuteV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "hdl/microarch/Execute.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/Execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ra1d RA1D DecodeV.sv(14) " "Verilog HDL Declaration information at DecodeV.sv(14): object \"ra1d\" differs only in case from object \"RA1D\" in the same scope" {  } { { "hdl/microarch/DecodeV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/DecodeV.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652901818983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ra2d RA2D DecodeV.sv(14) " "Verilog HDL Declaration information at DecodeV.sv(14): object \"ra2d\" differs only in case from object \"RA2D\" in the same scope" {  } { { "hdl/microarch/DecodeV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/DecodeV.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652901818983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/decodev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/decodev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeV " "Found entity 1: DecodeV" {  } { { "hdl/microarch/DecodeV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/DecodeV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ra1d RA1D Decode.sv(12) " "Verilog HDL Declaration information at Decode.sv(12): object \"ra1d\" differs only in case from object \"RA1D\" in the same scope" {  } { { "hdl/microarch/Decode.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/Decode.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652901818984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ra2d RA2D Decode.sv(12) " "Verilog HDL Declaration information at Decode.sv(12): object \"ra2d\" differs only in case from object \"RA2D\" in the same scope" {  } { { "hdl/microarch/Decode.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/Decode.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652901818984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "hdl/microarch/Decode.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/Decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818984 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_UnitV.sv(78) " "Verilog HDL warning at Control_UnitV.sv(78): extended using \"x\" or \"z\"" {  } { { "hdl/microarch/Control_UnitV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/Control_UnitV.sv" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652901818986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/control_unitv.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/control_unitv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_UnitV " "Found entity 1: Control_UnitV" {  } { { "hdl/microarch/Control_UnitV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/Control_UnitV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818986 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.sv(78) " "Verilog HDL warning at Control_Unit.sv(78): extended using \"x\" or \"z\"" {  } { { "hdl/microarch/Control_Unit.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/Control_Unit.sv" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652901818987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/microarch/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "hdl/microarch/Control_Unit.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/condition_unitv.sv 2 2 " "Found 2 design units, including 2 entities, in source file hdl/microarch/condition_unitv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Condition_UnitV " "Found entity 1: Condition_UnitV" {  } { { "hdl/microarch/Condition_UnitV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/Condition_UnitV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818989 ""} { "Info" "ISGN_ENTITY_NAME" "2 condcheckV " "Found entity 2: condcheckV" {  } { { "hdl/microarch/Condition_UnitV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/Condition_UnitV.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/microarch/condition_unit.sv 2 2 " "Found 2 design units, including 2 entities, in source file hdl/microarch/condition_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Condition_Unit " "Found entity 1: Condition_Unit" {  } { { "hdl/microarch/Condition_Unit.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/Condition_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818991 ""} { "Info" "ISGN_ENTITY_NAME" "2 condcheck " "Found entity 2: condcheck" {  } { { "hdl/microarch/Condition_Unit.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/microarch/Condition_Unit.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/memories/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/memories/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "hdl/memories/Memory.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/memories/meminst.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/memories/meminst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemInst " "Found entity 1: MemInst" {  } { { "hdl/memories/MemInst.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/memories/MemInst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/vecgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/vecgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VecGen " "Found entity 1: VecGen" {  } { { "hdl/generic_blocks/VecGen.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/VecGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/sumador_completo_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/sumador_completo_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador_Completo_tb " "Found entity 1: Sumador_Completo_tb" {  } { { "hdl/generic_blocks/Sumador_Completo_tb.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/Sumador_Completo_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901818998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901818998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/sumador_completo.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/sumador_completo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador_Completo " "Found entity 1: Sumador_Completo" {  } { { "hdl/generic_blocks/Sumador_Completo.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/Sumador_Completo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901819000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901819000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/sumador_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/sumador_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador_1bit " "Found entity 1: Sumador_1bit" {  } { { "hdl/generic_blocks/Sumador_1bit.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/Sumador_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901819002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901819002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/stopcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/stopcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StopCounter " "Found entity 1: StopCounter" {  } { { "hdl/generic_blocks/StopCounter.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/StopCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901819004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901819004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3 " "Found entity 1: Mux3" {  } { { "hdl/generic_blocks/Mux3.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/Mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901819005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901819005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "hdl/generic_blocks/Mux2.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/Mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901819007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901819007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/mux_4to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/mux_4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "hdl/generic_blocks/mux_4to1.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/mux_4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901819009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901819009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/mux_2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/mux_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "hdl/generic_blocks/mux_2to1.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/mux_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901819010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901819010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "hdl/generic_blocks/flopenr.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901819012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901819012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/flipflop_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/flipflop_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop_SR " "Found entity 1: FlipFlop_SR" {  } { { "hdl/generic_blocks/FlipFlop_SR.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/FlipFlop_SR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901819014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901819014 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ExtendV.sv(21) " "Verilog HDL warning at ExtendV.sv(21): extended using \"x\" or \"z\"" {  } { { "hdl/generic_blocks/ExtendV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ExtendV.sv" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652901819015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/extendv.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/extendv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExtendV " "Found entity 1: ExtendV" {  } { { "hdl/generic_blocks/ExtendV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ExtendV.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901819016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901819016 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Extend.sv(21) " "Verilog HDL warning at Extend.sv(21): extended using \"x\" or \"z\"" {  } { { "hdl/generic_blocks/Extend.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/Extend.sv" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652901819017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "hdl/generic_blocks/Extend.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/Extend.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901819017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901819017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/bancoregistrosv.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/bancoregistrosv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistrosV " "Found entity 1: BancoRegistrosV" {  } { { "hdl/generic_blocks/BancoRegistrosV.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/BancoRegistrosV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901819019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901819019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/bancoregistros.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/bancoregistros.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistros " "Found entity 1: BancoRegistros" {  } { { "hdl/generic_blocks/BancoRegistros.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/BancoRegistros.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901819022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901819022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/alu_vec.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/alu_vec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Vec " "Found entity 1: ALU_Vec" {  } { { "hdl/generic_blocks/ALU_Vec.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU_Vec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901819024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901819024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/alu_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/alu_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_NBITS " "Found entity 1: ALU_NBITS" {  } { { "hdl/generic_blocks/ALU_NBITS.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU_NBITS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901819026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901819026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/generic_blocks/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/generic_blocks/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "hdl/generic_blocks/ALU.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901819027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901819027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline_simd.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline_simd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline_SIMD " "Found entity 1: Pipeline_SIMD" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901819030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901819030 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Stuck Pipeline_SIMD.sv(34) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(34): created implicit net for \"Stuck\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819030 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "StopCont Pipeline_SIMD.sv(34) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(34): created implicit net for \"StopCont\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819030 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcW Pipeline_SIMD.sv(82) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(82): created implicit net for \"PCSrcW\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819030 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BranchTakenE Pipeline_SIMD.sv(82) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(82): created implicit net for \"BranchTakenE\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819030 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "StallF Pipeline_SIMD.sv(82) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(82): created implicit net for \"StallF\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819030 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "StallD Pipeline_SIMD.sv(82) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(82): created implicit net for \"StallD\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819030 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FlushD Pipeline_SIMD.sv(82) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(82): created implicit net for \"FlushD\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819030 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteW Pipeline_SIMD.sv(86) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(86): created implicit net for \"RegWriteW\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FlushE Pipeline_SIMD.sv(86) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(86): created implicit net for \"FlushE\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcD Pipeline_SIMD.sv(90) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(90): created implicit net for \"PCSrcD\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcE Pipeline_SIMD.sv(90) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(90): created implicit net for \"PCSrcE\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteE Pipeline_SIMD.sv(90) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(90): created implicit net for \"RegWriteE\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoRegE Pipeline_SIMD.sv(90) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(90): created implicit net for \"MemtoRegE\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWriteE Pipeline_SIMD.sv(90) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(90): created implicit net for \"MemWriteE\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BranchE Pipeline_SIMD.sv(90) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(90): created implicit net for \"BranchE\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUSrcE Pipeline_SIMD.sv(90) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(90): created implicit net for \"ALUSrcE\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteWV Pipeline_SIMD.sv(95) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(95): created implicit net for \"RegWriteWV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FlushEV Pipeline_SIMD.sv(95) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(95): created implicit net for \"FlushEV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcDV Pipeline_SIMD.sv(99) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(99): created implicit net for \"PCSrcDV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcEV Pipeline_SIMD.sv(99) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(99): created implicit net for \"PCSrcEV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteEV Pipeline_SIMD.sv(99) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(99): created implicit net for \"RegWriteEV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoRegEV Pipeline_SIMD.sv(99) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(99): created implicit net for \"MemtoRegEV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWriteEV Pipeline_SIMD.sv(99) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(99): created implicit net for \"MemWriteEV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BranchEV Pipeline_SIMD.sv(99) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(99): created implicit net for \"BranchEV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819031 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUSrcEV Pipeline_SIMD.sv(99) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(99): created implicit net for \"ALUSrcEV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcM Pipeline_SIMD.sv(109) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(109): created implicit net for \"PCSrcM\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteM Pipeline_SIMD.sv(109) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(109): created implicit net for \"RegWriteM\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWriteM Pipeline_SIMD.sv(109) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(109): created implicit net for \"MemWriteM\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoRegM Pipeline_SIMD.sv(109) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(109): created implicit net for \"MemtoRegM\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcMV Pipeline_SIMD.sv(118) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(118): created implicit net for \"PCSrcMV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteMV Pipeline_SIMD.sv(118) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(118): created implicit net for \"RegWriteMV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWriteMV Pipeline_SIMD.sv(118) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(118): created implicit net for \"MemWriteMV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoRegMV Pipeline_SIMD.sv(118) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(118): created implicit net for \"MemtoRegMV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BranchTakenEV Pipeline_SIMD.sv(118) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(118): created implicit net for \"BranchTakenEV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_vga Pipeline_SIMD.sv(123) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(123): created implicit net for \"clock_vga\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGAArd Pipeline_SIMD.sv(127) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(127): created implicit net for \"VGAArd\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGAArdV Pipeline_SIMD.sv(131) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(131): created implicit net for \"VGAArdV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoRegW Pipeline_SIMD.sv(132) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(132): created implicit net for \"MemtoRegW\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcWV Pipeline_SIMD.sv(135) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(135): created implicit net for \"PCSrcWV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoRegWV Pipeline_SIMD.sv(135) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(135): created implicit net for \"MemtoRegWV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "StallFV Pipeline_SIMD.sv(168) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(168): created implicit net for \"StallFV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "StallDV Pipeline_SIMD.sv(168) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(168): created implicit net for \"StallDV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819032 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FlushDV Pipeline_SIMD.sv(168) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(168): created implicit net for \"FlushDV\"" {  } { { "hdl/Pipeline_SIMD.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/Pipeline_SIMD.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819033 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_Vec " "Elaborating entity \"ALU_Vec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652901819173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_NBITS ALU_NBITS:alu1 " "Elaborating entity \"ALU_NBITS\" for hierarchy \"ALU_NBITS:alu1\"" {  } { { "hdl/generic_blocks/ALU_Vec.sv" "alu1" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU_Vec.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 ALU_NBITS:alu1\|mux_4to1:muxd " "Elaborating entity \"mux_4to1\" for hierarchy \"ALU_NBITS:alu1\|mux_4to1:muxd\"" {  } { { "hdl/generic_blocks/ALU_NBITS.sv" "muxd" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU_NBITS.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 ALU_NBITS:alu1\|mux_4to1:muxd\|mux_2to1:mux1 " "Elaborating entity \"mux_2to1\" for hierarchy \"ALU_NBITS:alu1\|mux_4to1:muxd\|mux_2to1:mux1\"" {  } { { "hdl/generic_blocks/mux_4to1.sv" "mux1" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/mux_4to1.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819185 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU_NBITS:alu1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU_NBITS:alu1\|Div0\"" {  } { { "hdl/generic_blocks/ALU_NBITS.sv" "Div0" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU_NBITS.sv" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652901819900 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU_NBITS:alu2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU_NBITS:alu2\|Div0\"" {  } { { "hdl/generic_blocks/ALU_NBITS.sv" "Div0" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU_NBITS.sv" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652901819900 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU_NBITS:alu3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU_NBITS:alu3\|Div0\"" {  } { { "hdl/generic_blocks/ALU_NBITS.sv" "Div0" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU_NBITS.sv" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652901819900 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU_NBITS:alu4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU_NBITS:alu4\|Div0\"" {  } { { "hdl/generic_blocks/ALU_NBITS.sv" "Div0" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU_NBITS.sv" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652901819900 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU_NBITS:alu5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU_NBITS:alu5\|Div0\"" {  } { { "hdl/generic_blocks/ALU_NBITS.sv" "Div0" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU_NBITS.sv" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652901819900 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU_NBITS:alu6\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU_NBITS:alu6\|Div0\"" {  } { { "hdl/generic_blocks/ALU_NBITS.sv" "Div0" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU_NBITS.sv" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652901819900 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU_NBITS:alu7\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU_NBITS:alu7\|Div0\"" {  } { { "hdl/generic_blocks/ALU_NBITS.sv" "Div0" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU_NBITS.sv" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652901819900 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU_NBITS:alu8\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU_NBITS:alu8\|Div0\"" {  } { { "hdl/generic_blocks/ALU_NBITS.sv" "Div0" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU_NBITS.sv" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1652901819900 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1652901819900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_NBITS:alu1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU_NBITS:alu1\|lpm_divide:Div0\"" {  } { { "hdl/generic_blocks/ALU_NBITS.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU_NBITS.sv" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901819947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_NBITS:alu1\|lpm_divide:Div0 " "Instantiated megafunction \"ALU_NBITS:alu1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652901819947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652901819947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652901819947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652901819947 ""}  } { { "hdl/generic_blocks/ALU_NBITS.sv" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/hdl/generic_blocks/ALU_NBITS.sv" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652901819947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/lpm_divide_3dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901819993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901819993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901820005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901820005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652901820085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901820085 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652901827129 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/output_files/SIMD_Proc.map.smsg " "Generated suppressed messages file C:/Users/Usuario/Documents/tec/CE4302-vector-processor/SystemVerilog/output_files/SIMD_Proc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901832314 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652901833214 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652901833214 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10586 " "Implemented 10586 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "514 " "Implemented 514 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652901833988 ""} { "Info" "ICUT_CUT_TM_OPINS" "256 " "Implemented 256 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652901833988 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9800 " "Implemented 9800 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652901833988 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1652901833988 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652901833988 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652901834044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 18 13:23:54 2022 " "Processing ended: Wed May 18 13:23:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652901834044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652901834044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652901834044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652901834044 ""}
