<dec f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h' l='433' type='std::vector&lt;unsigned int&gt;'/>
<offset>41152</offset>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h' l='432'>// For moveLowLatencies. After all Scheduling variants are tested.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1806' u='m' c='_ZN4llvm15SIScheduleDAGMI16moveLowLatenciesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1807' u='m' c='_ZN4llvm15SIScheduleDAGMI16moveLowLatenciesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1831' u='m' c='_ZN4llvm15SIScheduleDAGMI16moveLowLatenciesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1832' u='m' c='_ZN4llvm15SIScheduleDAGMI16moveLowLatenciesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1832' u='m' c='_ZN4llvm15SIScheduleDAGMI16moveLowLatenciesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1834' u='m' c='_ZN4llvm15SIScheduleDAGMI16moveLowLatenciesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1858' u='m' c='_ZN4llvm15SIScheduleDAGMI16moveLowLatenciesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1859' u='m' c='_ZN4llvm15SIScheduleDAGMI16moveLowLatenciesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1859' u='m' c='_ZN4llvm15SIScheduleDAGMI16moveLowLatenciesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1861' u='m' c='_ZN4llvm15SIScheduleDAGMI16moveLowLatenciesEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1989' u='w' c='_ZN4llvm15SIScheduleDAGMI8scheduleEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1993' u='m' c='_ZN4llvm15SIScheduleDAGMI8scheduleEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='2003' u='m' c='_ZN4llvm15SIScheduleDAGMI8scheduleEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='2004' u='m' c='_ZN4llvm15SIScheduleDAGMI8scheduleEv'/>
