#
# BCM56780 20x400g port configuration.
#
# configuration yaml file
#   device:
#       <unit>:
#           <table>:
#               ?
#                   <key_fld_1>: <value>
#                   <key_fld_2>: <value>
#                   ...
#                   <key_fld_n>: <value>
#               :
#                   <data_fld_1>: <value>
#                   <data_fld_2>: <value>
#                   ...
#                   <data_fld_n>: <value>
#
---
bcm_device:
    0:
        global:
            pktio_mode: 1
            bcm_tunnel_term_compatible_mode: 1
            vlan_flooding_l2mc_num_reserved: 0
            l3_alpm_template: 1
            l3_alpm2_bnk_threshold: 100
            l2_hitbit_enable: 0
            uft_mode: 1
            l3_enable: 1
            ipv6_lpm_128b_enable: 1
            l3_alpm_hit_skip: 1
            shared_block_mask_section: uc_bc
            skip_protocol_default_entries: 1
            sai_tunnel_support: 1
            multi_network_groups: 1
            sai_fast_convergence_support: 1
            sai_nbr_bcast_ifp_optimized: 1
            ipmc_age_mode: 1
            flexctr_action_reserved_ipmc_hitbit: 1
            use_all_splithorizon_groups: 1
            riot_enable: 1
            riot_overlay_l3_intf_mem_size: 8192
            riot_overlay_l3_egress_mem_size: 32768
            l3_ecmp_levels: 2
            riot_overlay_ecmp_resilient_hash_size: 16384
            sai_mmu_mod_queue_number: 3
            sai_pfc_defaults_disable: 1
            mmu_init_config: "\"TD4-Ali\""
            sai_optimized_mmu: 1
            sai_feat_tail_timestamp: 1
            sai_port_phy_time_sync_en: 1
            sai_port_queue_ecn_counter: 1
            sai_field_group_auto_prioritize: 1
            flowtracker_enable : 1
            flowtracker_hardware_learn_enable : 2
            flowtracker_flexctr_alloc_enable : 1
            flowtracker_drop_monitor_enable : 1
            sai_mod_mirror_port_pass1_pp_pipe0: 10
            sai_mod_mirror_port_pass1_pp_pipe1: 40
            sai_verify_incoming_chksum: 0
...
---
bcm_device:
    0:
        global:
            buf_rqepool_pool_limit: 1852350
            buf_rqepool_pool_resume: 1847898
            buf_rqepool_color_discard_enable: 1
            buf_rqepool_yellow_limit: 1389024
            buf_rqepool_yellow_resume: 1384572
            buf_rqepool_red_limit: 1157520
            buf_rqepool_red_resume: 1153068

            buf_rqequeue0_discard_enable: 1
            buf_rqequeue0_dynamic_discard_enable : 1
            buf_rqequeue0_guarantee: 2226
            buf_rqequeue0_pool_scale: 4
            buf_rqequeue0_pool_resume: 35616
            buf_rqequeue0_color_discard_enable: 1
            buf_rqequeue0_color_dynamic_discard_enable: 1
            buf_rqequeue0_yellow_percentage: 6
            buf_rqequeue0_red_percentage: 5
            buf_rqequeue0_yellow_resume: 4452
            buf_rqequeue0_red_resume: 4452

            buf_rqequeue1_discard_enable: 1
            buf_rqequeue1_dynamic_discard_enable : 1
            buf_rqequeue1_guarantee: 2226
            buf_rqequeue1_pool_scale: 4
            buf_rqequeue1_pool_resume: 35616
            buf_rqequeue1_color_discard_enable: 1
            buf_rqequeue1_color_dynamic_discard_enable: 1
            buf_rqequeue1_yellow_percentage: 6
            buf_rqequeue1_red_percentage: 5
            buf_rqequeue1_yellow_resume: 4452
            buf_rqequeue1_red_resume: 4452

            buf_rqequeue2_discard_enable: 1
            buf_rqequeue2_dynamic_discard_enable : 1
            buf_rqequeue2_guarantee: 2226
            buf_rqequeue2_pool_scale: 4
            buf_rqequeue2_pool_resume: 35616
            buf_rqequeue2_color_discard_enable: 1
            buf_rqequeue2_color_dynamic_discard_enable: 1
            buf_rqequeue2_yellow_percentage: 6
            buf_rqequeue2_red_percentage: 5
            buf_rqequeue2_yellow_resume: 4452
            buf_rqequeue2_red_resume: 4452

            buf_rqequeue3_discard_enable: 1
            buf_rqequeue3_dynamic_discard_enable : 1
            buf_rqequeue3_guarantee: 2226
            buf_rqequeue3_pool_scale: 4
            buf_rqequeue3_pool_resume: 35616
            buf_rqequeue3_color_discard_enable: 1
            buf_rqequeue3_color_dynamic_discard_enable: 1
            buf_rqequeue3_yellow_percentage: 6
            buf_rqequeue3_red_percentage: 5
            buf_rqequeue3_yellow_resume: 4452
            buf_rqequeue3_red_resume: 4452

            buf_rqequeue4_discard_enable: 1
            buf_rqequeue4_dynamic_discard_enable : 1
            buf_rqequeue4_guarantee: 2226
            buf_rqequeue4_pool_scale: 4
            buf_rqequeue4_pool_resume: 35616
            buf_rqequeue4_color_discard_enable: 1
            buf_rqequeue4_color_dynamic_discard_enable: 1
            buf_rqequeue4_yellow_percentage: 6
            buf_rqequeue4_red_percentage: 5
            buf_rqequeue4_yellow_resume: 4452
            buf_rqequeue4_red_resume: 4452

            buf_rqequeue5_discard_enable: 1
            buf_rqequeue5_dynamic_discard_enable : 1
            buf_rqequeue5_guarantee: 2226
            buf_rqequeue5_pool_scale: 4
            buf_rqequeue5_pool_resume: 35616
            buf_rqequeue5_color_discard_enable: 1
            buf_rqequeue5_color_dynamic_discard_enable: 1
            buf_rqequeue5_yellow_percentage: 6
            buf_rqequeue5_red_percentage: 5
            buf_rqequeue5_yellow_resume: 4452
            buf_rqequeue5_red_resume: 4452

            buf_rqequeue6_discard_enable: 1
            buf_rqequeue6_dynamic_discard_enable : 1
            buf_rqequeue6_guarantee: 2226
            buf_rqequeue6_pool_scale: 4
            buf_rqequeue6_pool_resume: 35616
            buf_rqequeue6_color_discard_enable: 1
            buf_rqequeue6_color_dynamic_discard_enable: 1
            buf_rqequeue6_yellow_percentage: 6
            buf_rqequeue6_red_percentage: 5
            buf_rqequeue6_yellow_resume: 4452
            buf_rqequeue6_red_resume: 4452

            buf_rqequeue7_discard_enable: 1
            buf_rqequeue7_dynamic_discard_enable : 1
            buf_rqequeue7_guarantee: 2226
            buf_rqequeue7_pool_scale: 4
            buf_rqequeue7_pool_resume: 35616
            buf_rqequeue7_color_discard_enable: 1
            buf_rqequeue7_color_dynamic_discard_enable: 1
            buf_rqequeue7_yellow_percentage: 6
            buf_rqequeue7_red_percentage: 5
            buf_rqequeue7_yellow_resume: 4452
            buf_rqequeue7_red_resume: 4452

            buf_rqequeue8_discard_enable: 1
            buf_rqequeue8_dynamic_discard_enable : 1
            buf_rqequeue8_guarantee: 2226
            buf_rqequeue8_pool_scale: 4
            buf_rqequeue8_pool_resume: 35616
            buf_rqequeue8_color_discard_enable: 1
            buf_rqequeue8_color_dynamic_discard_enable: 1
            buf_rqequeue8_yellow_percentage: 6
            buf_rqequeue8_red_percentage: 5
            buf_rqequeue8_yellow_resume: 4452
            buf_rqequeue8_red_resume: 4452
...
---
device:
    0:
        PC_PM_CORE:
            ?
                PC_PM_ID: 4
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_LANE_MAP: 0x74125630
                TX_LANE_MAP: 0x31470265
                RX_POLARITY_FLIP: 0x8b
                TX_POLARITY_FLIP: 0xb8
            ?
                PC_PM_ID: 6
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_LANE_MAP: 0x12743065
                TX_LANE_MAP: 0x57306412
                RX_POLARITY_FLIP: 0xd1
                TX_POLARITY_FLIP: 0xe2
            ?
                PC_PM_ID: 8
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_LANE_MAP: 0x03562147
                TX_LANE_MAP: 0x57306412
                RX_POLARITY_FLIP: 0x2e
                TX_POLARITY_FLIP: 0xe2
            ?
                PC_PM_ID: 10
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_LANE_MAP: 0x65034721
                TX_LANE_MAP: 0x21470365
                RX_POLARITY_FLIP: 0xaa
                TX_POLARITY_FLIP: 0x55
            ?
                PC_PM_ID: 11
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_LANE_MAP: 0x03652147
                TX_LANE_MAP: 0x47216503
                RX_POLARITY_FLIP: 0x55
                TX_POLARITY_FLIP: 0xaa
            ?
                PC_PM_ID: 13
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_LANE_MAP: 0x56034721
                TX_LANE_MAP: 0x30571264
                RX_POLARITY_FLIP: 0x74
                TX_POLARITY_FLIP: 0x47
            ?
                PC_PM_ID: 15
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_LANE_MAP: 0x74126530
                TX_LANE_MAP: 0x30571264
                RX_POLARITY_FLIP: 0x8b
                TX_POLARITY_FLIP: 0x47
            ?
                PC_PM_ID: 17
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_LANE_MAP: 0x12743056
                TX_LANE_MAP: 0x47316502
                RX_POLARITY_FLIP: 0xd1
                TX_POLARITY_FLIP: 0x1d
            ?
                PC_PM_ID: 21
                CORE_INDEX: 0
            :
                RX_LANE_MAP_AUTO: 0
                TX_LANE_MAP_AUTO: 0
                RX_POLARITY_FLIP_AUTO: 0
                TX_POLARITY_FLIP_AUTO: 0
                RX_LANE_MAP: 0x3012
                TX_LANE_MAP: 0x2031
                RX_POLARITY_FLIP: 0x0d
                TX_POLARITY_FLIP: 0x02
...
---
device:
    0:
        DEVICE_CONFIG:
            # CORE CLOCK FREQUENCY
            CORE_CLK_FREQ: CLK_1350MHZ
            # PP CLOCK FREQUENCY
            PP_CLK_FREQ: CLK_1350MHZ
            VARIANT: DNA_2_9_5_0
...
---

device:
    0:
        PC_PORT_PHYS_MAP:
            ?
                # CPU port
                PORT_ID: 0
            :
                PC_PHYS_PORT_ID: 0
            ?
                PORT_ID: 1
            :
                PC_PHYS_PORT_ID: 1
            ?
                PORT_ID: 2
            :
                PC_PHYS_PORT_ID: 5
            ?
                PORT_ID: 3
            :
                PC_PHYS_PORT_ID: 9
            ?
                PORT_ID: 4
            :
                PC_PHYS_PORT_ID: 13
            ?
                PORT_ID: 5
            :
                PC_PHYS_PORT_ID: 17
            ?
                PORT_ID: 6
            :
                PC_PHYS_PORT_ID: 21
            ?
                PORT_ID: 7
            :
                PC_PHYS_PORT_ID: 25
            ?
                PORT_ID: 8
            :
                PC_PHYS_PORT_ID: 29
            ?
                PORT_ID: 9
            :
                PC_PHYS_PORT_ID: 33
            ?
                PORT_ID: 10
            :
                PC_PHYS_PORT_ID: 37
            ?
                # pipe 1
                PORT_ID: 20
            :
                PC_PHYS_PORT_ID: 41
            ?
                PORT_ID: 21
            :
                PC_PHYS_PORT_ID: 45
            ?
                PORT_ID: 22
            :
                PC_PHYS_PORT_ID: 49
            ?
                PORT_ID: 23
            :
                PC_PHYS_PORT_ID: 53
            ?
                PORT_ID: 24
            :
                PC_PHYS_PORT_ID: 57
            ?
                PORT_ID: 25
            :
                PC_PHYS_PORT_ID: 61
            ?
                PORT_ID: 26
            :
                PC_PHYS_PORT_ID: 65
            ?
                PORT_ID: 27
            :
                PC_PHYS_PORT_ID: 69
            ?
                PORT_ID: 28
            :
                PC_PHYS_PORT_ID: 73
            ?
                PORT_ID: 29
            :
                PC_PHYS_PORT_ID: 77
            ?
                # pipe 2
                PORT_ID: 40
            :
                PC_PHYS_PORT_ID: 81
            ?
                PORT_ID: 41
            :
                PC_PHYS_PORT_ID: 85
            ?
                PORT_ID: 42
            :
                PC_PHYS_PORT_ID: 89
            ?
                PORT_ID: 43
            :
                PC_PHYS_PORT_ID: 93
            ?
                PORT_ID: 44
            :
                PC_PHYS_PORT_ID: 97
            ?
                PORT_ID: 45
            :
                PC_PHYS_PORT_ID: 101
            ?
                PORT_ID: 46
            :
                PC_PHYS_PORT_ID: 105
            ?
                PORT_ID: 47
            :
                PC_PHYS_PORT_ID: 109
            ?
                PORT_ID: 48
            :
                PC_PHYS_PORT_ID: 113
            ?
                PORT_ID: 49
            :
                PC_PHYS_PORT_ID: 117
            ?
                # pipe 3
                PORT_ID: 60
            :
                PC_PHYS_PORT_ID: 121
            ?
                PORT_ID: 61
            :
                PC_PHYS_PORT_ID: 125
            ?
                PORT_ID: 62
            :
                PC_PHYS_PORT_ID: 129
            ?
                PORT_ID: 63
            :
                PC_PHYS_PORT_ID: 133
            ?
                PORT_ID: 64
            :
                PC_PHYS_PORT_ID: 137
            ?
                PORT_ID: 65
            :
                PC_PHYS_PORT_ID: 141
            ?
                PORT_ID: 66
            :
                PC_PHYS_PORT_ID: 145
            ?
                PORT_ID: 67
            :
                PC_PHYS_PORT_ID: 149
            ?
                PORT_ID: 68
            :
                PC_PHYS_PORT_ID: 153
            ?
                PORT_ID: 69
            :
                PC_PHYS_PORT_ID: 157
            ?
               # management port
                PORT_ID: 38
            :
                PC_PHYS_PORT_ID: 161
            ?
                PORT_ID: 78
            :
                PC_PHYS_PORT_ID: 162
            ?
               # loopback port
                PORT_ID: 39
            :
                PC_PHYS_PORT_ID: 163
            ?
                PORT_ID: 79
            :
                PC_PHYS_PORT_ID: 164
...
---
device:
    0:
        PC_PORT:
            ?
                PORT_ID: 0
            :
                &port_mode_10g
                ENABLE: 1
                SPEED: 10000
                NUM_LANES: 1
            ?
                PORT_ID: [[1, 10],
                          [20, 29],
                          [40, 49],
                          [60, 69]]
            :
                &port_mode_200g
                ENABLE: 0
                SPEED: 200000
                NUM_LANES: 4
                FEC_MODE: PC_FEC_RS544_2XN
                MAX_FRAME_SIZE: 9416
            ?
                PORT_ID: [39,     # loopback port 0 (Pipe 1)
                          79]     # loopback port 1 (Pipe 3)
            :
                &port_mode_10g
                ENABLE: 1
                SPEED: 10000
                NUM_LANES: 1
            ?
                PORT_ID: [38,     # Management port 0 (Pipe 1)
                          78]     # Management port 1 (Pipe 3)
            :
                &port_mode_10g_xfi
                ENABLE: 1
                SPEED: 10000
                NUM_LANES: 1
                MAX_FRAME_SIZE: 9416
...
#
# BCM56780 20x400g port configuration.
#
# configuration yaml file
#   device:
#       <unit>:
#           <table>:
#               ?
#                   <key_fld_1>: <value>
#                   <key_fld_2>: <value>
#                   ...
#                   <key_fld_n>: <value>
#               :
#                   <data_fld_1>: <value>
#                   <data_fld_2>: <value>
#                   ...
#                   <data_fld_n>: <value>
#
---
device:
    0:
        PC_PORT_PHYS_MAP:
            ?
                # CPU port
                PORT_ID: 0
            :
                PC_PHYS_PORT_ID: 0
            ?
                # Management port
                PORT_ID: 38
            :
                PC_PHYS_PORT_ID: 161
            ?
                PORT_ID: 78
            :
                PC_PHYS_PORT_ID: 162
            ?
                # Loopback port
                PORT_ID: 39
            :
                PC_PHYS_PORT_ID: 163
            ?
                PORT_ID: 79
            :
                PC_PHYS_PORT_ID: 164
...
---
device:
    0:
        PC_PORT:
            ?
                PORT_ID: 0
            :
                &port_mode_10g
                ENABLE: 1
                SPEED: 10000
                NUM_LANES: 1
            ?
                PORT_ID: [39,     # Loopback port 0 (Pipe 1)
                          79]     # Loopback port 1 (Pipe 3)
            :
                &port_mode_10g
                ENABLE: 1
                SPEED: 10000
                NUM_LANES: 1
            ?
                PORT_ID: [38,     # Management port 0 (Pipe 1)
                          78]     # Management port 1 (Pipe 3)
            :
                &port_mode_10g_xfi
                ENABLE: 1
                SPEED: 10000
                NUM_LANES: 1
                MAX_FRAME_SIZE: 9416
...
---
device:
    0:
        PORT:
            ?
                PORT_ID: 19
            :
                ING_SYSTEM_PORT_TABLE_ID: 19
            ?
                PORT_ID: 59
            :
                ING_SYSTEM_PORT_TABLE_ID: 59
...
---
device:
    0:
        PORT_PROPERTY:
            ?
                PORT_ID: 19
            :
                PORT_TYPE: 1
                PORT_PARSER: 5
                EGR_PORT_PROPERTY: 2
            ?
                PORT_ID: 59
            :
                PORT_TYPE: 1
                PORT_PARSER: 5
                EGR_PORT_PROPERTY: 2
...
---
bcm_device:
    0:
        port:
            "*":
                encap_mode: IEEE
...
---
device:
    0:
        SER_CONFIG:
            SER_LOG_DEPTH: 10
            SER_ENABLE: 1
            MESSAGE_Q_DEPTH: 8
...
---
device:
    0:
        FP_CONFIG:
            FP_ING_OPERMODE: GLOBAL_PIPE_AWARE
...
---
device:
        0:
                TM_SCHEDULER_CONFIG:
                        NUM_MC_Q: NUM_MC_Q_4
...
---
component:
    trm_resources:
        max_entries: 32768
...
---
bcm_device:
    0:
        global:
            global_flexctr_ing_action_num_reserved: 32
            global_flexctr_ing_group_num_reserved: 4
            global_flexctr_ing_pool_num_reserved: 20
            global_flexctr_ing_quant_num_reserved: 4
            global_flexctr_ing_op_profile_num_reserved: 10
...
---
device:
    0:
        # Per pipe flex counter configuration
        CTR_EFLEX_CONFIG:
            CTR_ING_EFLEX_OPERMODE_PIPEUNIQUE: 1
            CTR_EGR_EFLEX_OPERMODE_PIPEUNIQUE: 0

        # Per pipe flex state configuration
        #FLEX_STATE_CONFIG:
        #    FLEX_STATE_ING_OPERMODE_PIPEUNIQUE: 0
        #    FLEX_STATE_EGR_OPERMODE_PIPEUNIQUE: 1

        # Lossy vs Lossless mode
        TM_THD_CONFIG:
            THRESHOLD_MODE: LOSSY
            SKIP_BUFFER_RESERVATION: 1

        TM_THD_MC_Q:
            ?
                PORT_ID: 0
                TM_MC_Q_ID: [[8, 47]]
            :
                MIN_GUARANTEE_CELLS: 0
        ###
        ### Start ingress configuration
        ###
        # MMU configurations
        TM_ING_UC_ING_PRI_MAP:
            ?
                TM_ING_UC_ING_PRI_MAP_ID: 0
                ING_PRI: [[8, 15]]
            :
                TM_PRI_GRP_ID: 0
            ?
                TM_ING_UC_ING_PRI_MAP_ID: 1
                ING_PRI: [[0, 7]]
            :
                TM_PRI_GRP_ID: 7

        TM_ING_NONUC_ING_PRI_MAP:
            ?
                TM_ING_NONUC_ING_PRI_MAP_ID: 0
                ING_PRI: [[8, 15]]
            :
                TM_PRI_GRP_ID: 0
            ?
                TM_ING_NONUC_ING_PRI_MAP_ID: 1
                ING_PRI: [[0, 7]]
            :
                TM_PRI_GRP_ID: 7

        # Associate the ingress priority groups with the shared and
        # headroom pools using the following:
        TM_PRI_GRP_POOL_MAP:
            ?
                TM_PRI_GRP_POOL_MAP_ID: 0
                TM_PRI_GRP_ID: [[0, 6]]
            :
                TM_ING_SERVICE_POOL_ID: 0
                TM_HEADROOM_POOL_ID: 0
            ?
                TM_PRI_GRP_POOL_MAP_ID: 0
                TM_PRI_GRP_ID: [7]
            :
                TM_ING_SERVICE_POOL_ID: 1
                TM_HEADROOM_POOL_ID: 1

        # Associate all ingress ports with the input priority -> PG mapping
        # and PG -> pool mapping profiles defined above
        TM_ING_PORT:
            ?
                PORT_ID: [0]
            :
                ING_PRI_MAP_ID: 1
                PRI_GRP_MAP_ID: 0
                PAUSE: 0
#            ?
#                PORT_ID: [[1, 10], [20, 29], [40, 49], [60, 69]]
#            :
#                ING_PRI_MAP_ID: 0
#                PRI_GRP_MAP_ID: 0
#                PAUSE: 0

        # Disable lossless and indicate that PG-level min accounting is enabled for all ports
        TM_ING_PORT_PRI_GRP:
            ?
                PORT_ID: [0, [1, 10], [20, 29], [40, 49], [60, 69]]
                TM_PRI_GRP_ID: [[0, 7]]
            :
                PFC: 0
                LOSSLESS: 0
                ING_MIN_MODE: USE_PRI_GRP_MIN

        # Configure the PGs for each port.  All ports should have no min guarantee,
        # no headroom, and a static shared size equal to the size of the ingress
        # shared pool that their PGs are using
        TM_ING_THD_PORT_PRI_GRP:
            ?
                PORT_ID: [[1, 10], [20, 29], [40, 49], [60, 69]]
                TM_PRI_GRP_ID: [7]
            :
                MIN_GUARANTEE_CELLS: 0
                HEADROOM_LIMIT_CELLS: 0
                DYNAMIC_SHARED_LIMITS: 0
#                SHARED_LIMIT_DYNAMIC: 0
                SHARED_LIMIT_CELLS_STATIC: 266100
            ?
                PORT_ID: [0]
                TM_PRI_GRP_ID: [[0, 7]]
            :
                MIN_GUARANTEE_CELLS: 0
                HEADROOM_LIMIT_CELLS: 0
                DYNAMIC_SHARED_LIMITS: 0
#                SHARED_LIMIT_DYNAMIC: 0
                SHARED_LIMIT_CELLS_STATIC: 266100

        # Set the per-port shared pool limits to the pool sizes (port-level discards are not used)
        TM_ING_THD_PORT_SERVICE_POOL:
#            ?
#                PORT_ID: [[1, 10], [20, 29], [40, 49], [60, 69]]
#                TM_ING_SERVICE_POOL_ID: [0]
#            :
#                MIN_GUARANTEE_CELLS: 0
#                SHARED_LIMIT_CELLS: 266100
#                RESUME_LIMIT_CELLS: 266100
            ?
                PORT_ID: [0]
                TM_ING_SERVICE_POOL_ID: [1]
            :
                MIN_GUARANTEE_CELLS: 0
                SHARED_LIMIT_CELLS: 266100
                RESUME_LIMIT_CELLS: 266100
            ?
                PORT_ID: [0, [1, 10], [20, 29], [40, 49], [60, 69]]
                TM_ING_SERVICE_POOL_ID: [2, 3]
            :
                MIN_GUARANTEE_CELLS: 0
                SHARED_LIMIT_CELLS: 0
                RESUME_LIMIT_CELLS: 0

        # Set the headroom pools to 0 cells for each of the ITMs (ITM = BUFFER_POOL)
        TM_ING_THD_HEADROOM_POOL:
            ?
                BUFFER_POOL: [0]
                TM_HEADROOM_POOL_ID: [[0, 1]]
            :
                LIMIT_CELLS: 0

        ###
        ### End ingress configuration
        ###

        ###
        ### Start egress configuration
        ###
        # Map unicast queues 0..6 for all ports to egress pool 0
        # Map unicast queue 7 for all ports to egress pool 1
        TM_PORT_UC_Q_TO_SERVICE_POOL:
#            ?
#                PORT_ID: [[1, 10], [20, 29], [40, 49], [60, 69]]
#                TM_UC_Q_ID: [[0, 6]]
#            :
#                USE_QGROUP_MIN: 0
#                TM_EGR_SERVICE_POOL_ID: 0
            ?
                PORT_ID: [[1, 10], [20, 29], [40, 49], [60, 69]]
                TM_UC_Q_ID: [7]
            :
                USE_QGROUP_MIN: 0
                TM_EGR_SERVICE_POOL_ID: 1

        # Map multicast queues 0..3 for all ports to egress pool 0
        # Map all CPU queues to egress pool 1
        TM_PORT_MC_Q_TO_SERVICE_POOL:
#            ?
#                PORT_ID: [[1, 10], [20, 29], [40, 49], [60, 69]]
#                TM_MC_Q_ID: [[0, 3]]
#            :
#                USE_QGROUP_MIN: 0
#                TM_EGR_SERVICE_POOL_ID: 0
            ?
                PORT_ID: [0]
                TM_MC_Q_ID: [[0, 7]]
            :
                USE_QGROUP_MIN: 0
                TM_EGR_SERVICE_POOL_ID: 1

        # Set min guarantee to zero and set a dynamic shared maximum for all egress {ports, UC queues}
        TM_THD_UC_Q:
            ?
                PORT_ID: [[1, 10], [20, 29], [40, 49], [60, 69]]
                TM_UC_Q_ID: [[0,6]]
            :
#                MIN_GUARANTEE_CELLS: 0
                #SHARED_LIMITS: 1
#                DYNAMIC_SHARED_LIMITS: 1
                SHARED_LIMIT_DYNAMIC: ALPHA_1_2
#                COLOR_SPECIFIC_LIMITS: 1
#                COLOR_SPECIFIC_DYNAMIC_LIMITS: 1
#                YELLOW_LIMIT_DYNAMIC: PERCENTAGE_750
#                RED_LIMIT_DYNAMIC: PERCENTAGE_675
                RESUME_OFFSET_CELLS: 16
            ?
                PORT_ID: [[1, 10], [20, 29], [40, 49], [60, 69]]
                TM_UC_Q_ID: [7]
            :
                MIN_GUARANTEE_CELLS: 0
                #SHARED_LIMITS: 1
                DYNAMIC_SHARED_LIMITS: 1
                SHARED_LIMIT_DYNAMIC: ALPHA_1_2
                COLOR_SPECIFIC_LIMITS: 1
                COLOR_SPECIFIC_DYNAMIC_LIMITS: 1
                YELLOW_LIMIT_DYNAMIC: PERCENTAGE_750
                RED_LIMIT_DYNAMIC: PERCENTAGE_675
                RESUME_OFFSET_CELLS: 16

        # Set min guarantee to zero and set a dynamic shared maximum for all egress {ports, MC queues}
        TM_THD_MC_Q:
            ?
                PORT_ID: [[1, 10], [20, 29], [40, 49], [60, 69]]
                TM_MC_Q_ID: [[0, 3]]
            :
#                MIN_GUARANTEE_CELLS: 0
                #SHARED_LIMITS: 1
#                DYNAMIC_SHARED_LIMITS: 1
                SHARED_LIMIT_DYNAMIC: ALPHA_1_2
#                COLOR_SPECIFIC_LIMITS: 1
#                COLOR_SPECIFIC_DYNAMIC_LIMITS: 1
#                YELLOW_LIMIT_DYNAMIC: PERCENTAGE_750
#                RED_LIMIT_DYNAMIC: PERCENTAGE_675
                RESUME_OFFSET_CELLS: 16
            ?
                PORT_ID: [0]
                TM_MC_Q_ID: [[0, 5]]
            :
                MIN_GUARANTEE_CELLS: 6
                #SHARED_LIMITS: 1
                SHARED_LIMIT_DYNAMIC: ALPHA_1_4
                DYNAMIC_SHARED_LIMITS: 1
                COLOR_SPECIFIC_LIMITS: 1
                COLOR_SPECIFIC_DYNAMIC_LIMITS: 1
                YELLOW_LIMIT_DYNAMIC: PERCENTAGE_750
                RED_LIMIT_DYNAMIC: PERCENTAGE_675
                RESUME_OFFSET_CELLS: 16
            ?
                PORT_ID: [0]
                TM_MC_Q_ID: [[6, 7]]
            :
                MIN_GUARANTEE_CELLS: 30
                SHARED_LIMIT_DYNAMIC: ALPHA_2
                DYNAMIC_SHARED_LIMITS: 1
                COLOR_SPECIFIC_LIMITS: 1
                COLOR_SPECIFIC_DYNAMIC_LIMITS: 1
                YELLOW_LIMIT_DYNAMIC: PERCENTAGE_750
                RED_LIMIT_DYNAMIC: PERCENTAGE_675
                RESUME_OFFSET_CELLS: 16

       # Set static shared maximums for all unicast traffic per egress port
        TM_EGR_THD_UC_PORT_SERVICE_POOL:
            ?
                PORT_ID: [[1, 10], [20, 29], [40, 49], [60, 69]]
                TM_EGR_SERVICE_POOL_ID: 0
            :
                COLOR_SPECIFIC_LIMITS: 1
#                RED_SHARED_LIMIT_CELLS: 164392
#                YELLOW_SHARED_LIMIT_CELLS: 197272
#                SHARED_LIMIT_CELLS: 263038
#                RED_SHARED_RESUME_LIMIT_CELLS: 164376
#                YELLOW_SHARED_RESUME_LIMIT_CELLS: 197256
#                SHARED_RESUME_LIMIT_CELLS: 263024
            ?
                PORT_ID: [[1, 10], [20, 29], [40, 49], [60, 69]]
                TM_EGR_SERVICE_POOL_ID: 1
            :
                COLOR_SPECIFIC_LIMITS: 1
                RED_SHARED_LIMIT_CELLS: 296
                YELLOW_SHARED_LIMIT_CELLS: 360
                SHARED_LIMIT_CELLS: 484
                RED_SHARED_RESUME_LIMIT_CELLS: 280
                YELLOW_SHARED_RESUME_LIMIT_CELLS: 344
                SHARED_RESUME_LIMIT_CELLS: 464
            ?
                PORT_ID: [[1, 10], [20, 29], [40, 49], [60, 69]]
                TM_EGR_SERVICE_POOL_ID: [2, 3]
            :
                COLOR_SPECIFIC_LIMITS: 0
                RED_SHARED_LIMIT_CELLS: 0
                YELLOW_SHARED_LIMIT_CELLS: 0
                SHARED_LIMIT_CELLS: 0
                RED_SHARED_RESUME_LIMIT_CELLS: 0
                YELLOW_SHARED_RESUME_LIMIT_CELLS: 0
                SHARED_RESUME_LIMIT_CELLS: 0

        # Set static shared maximums for all multicast traffic per egress port
        TM_EGR_THD_MC_PORT_SERVICE_POOL:
            ?
                PORT_ID: [[1, 10], [20, 29], [40, 49], [60, 69]]
                TM_EGR_SERVICE_POOL_ID: 0
            :
                COLOR_SPECIFIC_LIMITS: 1
#                RED_SHARED_LIMIT_CELLS: 12496
#                YELLOW_SHARED_LIMIT_CELLS: 14992
#                SHARED_LIMIT_CELLS: 19996
#                RED_SHARED_RESUME_LIMIT_CELLS: 12480
#                YELLOW_SHARED_RESUME_LIMIT_CELLS: 14976
#                SHARED_RESUME_LIMIT_CELLS: 19976
            ?
                PORT_ID: [0]
                TM_EGR_SERVICE_POOL_ID: 0
            :
                COLOR_SPECIFIC_LIMITS: 1
                RED_SHARED_LIMIT_CELLS: 12496
                YELLOW_SHARED_LIMIT_CELLS: 14992
                SHARED_LIMIT_CELLS: 19996
                RED_SHARED_RESUME_LIMIT_CELLS: 12480
                YELLOW_SHARED_RESUME_LIMIT_CELLS: 14976
                SHARED_RESUME_LIMIT_CELLS: 19976
            ?
                PORT_ID: [0, [1, 10], [20, 29], [40, 49], [60, 69]]
                TM_EGR_SERVICE_POOL_ID: 1
            :
                COLOR_SPECIFIC_LIMITS: 1
                RED_SHARED_LIMIT_CELLS: 296
                YELLOW_SHARED_LIMIT_CELLS: 360
                SHARED_LIMIT_CELLS: 484
                RED_SHARED_RESUME_LIMIT_CELLS: 280
                YELLOW_SHARED_RESUME_LIMIT_CELLS: 344
                SHARED_RESUME_LIMIT_CELLS: 464
            ?
                PORT_ID: [0, [1, 10], [20, 29], [40, 49], [60, 69]]
                TM_EGR_SERVICE_POOL_ID: [2, 3]
            :
                COLOR_SPECIFIC_LIMITS: 0
                RED_SHARED_LIMIT_CELLS: 0
                YELLOW_SHARED_LIMIT_CELLS: 0
                SHARED_LIMIT_CELLS: 0
                RED_SHARED_RESUME_LIMIT_CELLS: 0
                YELLOW_SHARED_RESUME_LIMIT_CELLS: 0
                SHARED_RESUME_LIMIT_CELLS: 0

        TM_ING_THD_SERVICE_POOL:
            ?
                BUFFER_POOL: [0]
                TM_ING_SERVICE_POOL_ID: 1
            :
                SHARED_LIMIT_CELLS: 484
                SHARED_RESUME_OFFSET_CELLS: 60
            ?
                BUFFER_POOL: [0]
                TM_ING_SERVICE_POOL_ID: 0
            :
#                SHARED_LIMIT_CELLS: 263038
#                SHARED_RESUME_OFFSET_CELLS: 60
                SHARED_LIMIT_CELLS: 0
                SHARED_RESUME_OFFSET_CELLS: 0

        # Configure the egress shared pool sizes
        TM_EGR_THD_SERVICE_POOL:
            ?
                BUFFER_POOL: [0]
                TM_EGR_SERVICE_POOL_ID: 1
            :
                SHARED_LIMIT_CELLS: 484
                COLOR_SPECIFIC_LIMITS: 1
                YELLOW_SHARED_LIMIT_CELLS: 368
                RED_SHARED_LIMIT_CELLS: 304
                SHARED_RESUME_LIMIT_CELLS: 424
                YELLOW_SHARED_RESUME_LIMIT_CELLS: 304
                RED_SHARED_RESUME_LIMIT_CELLS: 240
            ?
                BUFFER_POOL: [0]
                TM_EGR_SERVICE_POOL_ID: 0
            :
#                SHARED_LIMIT_CELLS: 263038
                SHARED_LIMIT_CELLS: 0
                COLOR_SPECIFIC_LIMITS: 1
#                YELLOW_SHARED_LIMIT_CELLS: 197280
#                RED_SHARED_LIMIT_CELLS: 164400
#                SHARED_RESUME_LIMIT_CELLS: 262976
#                YELLOW_SHARED_RESUME_LIMIT_CELLS: 197216
#                RED_SHARED_RESUME_LIMIT_CELLS: 164336

        TM_THD_MC_EGR_SERVICE_POOL:
            ?
                BUFFER_POOL: [0]
                TM_EGR_SERVICE_POOL_ID: 1
            :
                SHARED_LIMIT_CELLS: 484
                COLOR_SPECIFIC_LIMITS: 1
                YELLOW_SHARED_LIMIT_CELLS: 368
                RED_SHARED_LIMIT_CELLS: 304
                SHARED_RESUME_LIMIT_CELLS: 424
                YELLOW_SHARED_RESUME_LIMIT_CELLS: 304
                RED_SHARED_RESUME_LIMIT_CELLS: 240
            ?
                BUFFER_POOL: [0]
                TM_EGR_SERVICE_POOL_ID: 0
            :
                SHARED_LIMIT_CELLS: 19996
                COLOR_SPECIFIC_LIMITS: 1
                YELLOW_SHARED_LIMIT_CELLS: 15000
                RED_SHARED_LIMIT_CELLS: 12504
                SHARED_RESUME_LIMIT_CELLS: 19936
                YELLOW_SHARED_RESUME_LIMIT_CELLS: 14936
                RED_SHARED_RESUME_LIMIT_CELLS: 12440
...
