$date
	Fri Sep 23 15:05:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus $end
$var wire 1 ! mux_out $end
$var reg 1 " din_0 $end
$var reg 1 # din_1 $end
$var reg 1 $ sel $end
$scope module mux1 $end
$var wire 1 " din_0 $end
$var wire 1 # din_1 $end
$var wire 1 ! mux_out $end
$var wire 1 $ sel $end
$var wire 1 % w_and1 $end
$var wire 1 & w_and2 $end
$var wire 1 ' w_not1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1'
0&
0%
0$
1#
0"
0!
$end
#5
1!
0'
1&
1$
#10
0!
1'
0&
0$
#15
1!
0'
1&
1$
#20
1%
1!
1'
0&
0$
0#
1"
#25
0!
0%
0'
1$
#30
1!
1%
1'
0$
#35
0!
0%
0'
1$
#40
1'
0$
1#
0"
#45
1!
0'
1&
1$
#50
0!
1'
0&
0$
#55
1!
0'
1&
1$
#60
0!
1'
0&
0$
#65
1!
0'
1&
1$
#70
0!
1'
0&
0$
#75
1!
0'
1&
1$
#80
0!
1'
0&
0$
#85
1!
0'
1&
1$
#90
0!
1'
0&
0$
#95
1!
0'
1&
1$
#100
0!
1'
0&
0$
#105
1!
0'
1&
1$
#110
0!
1'
0&
0$
#115
1!
0'
1&
1$
#120
0!
1'
0&
0$
#125
1!
0'
1&
1$
#130
0!
1'
0&
0$
#135
1!
0'
1&
1$
#140
0!
1'
0&
0$
