Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\nicka\Documents\GitHub\low-latency-market-analysis\examples\hps_fpga_examples\DE10_NANO_SoC_GHRD\FPGA\soc_system.qsys --block-symbol-file --output-directory=C:\Users\nicka\Documents\GitHub\low-latency-market-analysis\examples\hps_fpga_examples\DE10_NANO_SoC_GHRD\FPGA\soc_system --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading FPGA/soc_system.qsys
Progress: Reading input file
Progress: Adding ILC [interrupt_latency_counter 20.1]
Progress: Parameterizing module ILC
Progress: Adding button_pio [altera_avalon_pio 20.1]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding dipsw_pio [altera_avalon_pio 20.1]
Progress: Parameterizing module dipsw_pio
Progress: Adding f2sdram_only_master [altera_jtag_avalon_master 20.1]
Progress: Parameterizing module f2sdram_only_master
Progress: Adding fpga_only_master [altera_jtag_avalon_master 20.1]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 20.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 20.1]
Progress: Parameterizing module hps_only_master
Progress: Adding jtag_uart [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 20.1]
Progress: Parameterizing module led_pio
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 20.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 20.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\nicka\Documents\GitHub\low-latency-market-analysis\examples\hps_fpga_examples\DE10_NANO_SoC_GHRD\FPGA\soc_system.qsys --synthesis=VERILOG --output-directory=C:\Users\nicka\Documents\GitHub\low-latency-market-analysis\examples\hps_fpga_examples\DE10_NANO_SoC_GHRD\FPGA\soc_system\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading FPGA/soc_system.qsys
Progress: Reading input file
Progress: Adding ILC [interrupt_latency_counter 20.1]
Progress: Parameterizing module ILC
Progress: Adding button_pio [altera_avalon_pio 20.1]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding dipsw_pio [altera_avalon_pio 20.1]
Progress: Parameterizing module dipsw_pio
Progress: Adding f2sdram_only_master [altera_jtag_avalon_master 20.1]
Progress: Parameterizing module f2sdram_only_master
Progress: Adding fpga_only_master [altera_jtag_avalon_master 20.1]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 20.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 20.1]
Progress: Parameterizing module hps_only_master
Progress: Adding jtag_uart [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 20.1]
Progress: Parameterizing module led_pio
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 20.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 20.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon.
Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide.
Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide.
Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide.
Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender
Info: ILC: "soc_system" instantiated interrupt_latency_counter "ILC"
Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info: button_pio:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/nicka/AppData/Local/Temp/alt0469_2725537605972923020.dir/0003_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/nicka/AppData/Local/Temp/alt0469_2725537605972923020.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
Info: button_pio: "soc_system" instantiated altera_avalon_pio "button_pio"
Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/nicka/AppData/Local/Temp/alt0469_2725537605972923020.dir/0004_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/nicka/AppData/Local/Temp/alt0469_2725537605972923020.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]
Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio: "soc_system" instantiated altera_avalon_pio "dipsw_pio"
Info: f2sdram_only_master: "soc_system" instantiated altera_jtag_avalon_master "f2sdram_only_master"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/nicka/AppData/Local/Temp/alt0469_2725537605972923020.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/nicka/AppData/Local/Temp/alt0469_2725537605972923020.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info: led_pio:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/nicka/AppData/Local/Temp/alt0469_2725537605972923020.dir/0006_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/nicka/AppData/Local/Temp/alt0469_2725537605972923020.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
Info: led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info: mm_bridge_0: "soc_system" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: mm_interconnect_2: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_3: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: irq_mapper_002: "soc_system" instantiated altera_irq_mapper "irq_mapper_002"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "f2sdram_only_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "f2sdram_only_master" instantiated timing_adapter "timing_adt"
Info: fifo: "f2sdram_only_master" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "f2sdram_only_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "f2sdram_only_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "f2sdram_only_master" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "f2sdram_only_master" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "f2sdram_only_master" instantiated channel_adapter "p2b_adapter"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: mm_bridge_0_s0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "mm_bridge_0_s0_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: mm_bridge_0_s0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "mm_bridge_0_s0_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: mm_bridge_0_s0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "mm_bridge_0_s0_burst_adapter"
Info: Reusing file C:/Users/nicka/Documents/GitHub/low-latency-market-analysis/examples/hps_fpga_examples/DE10_NANO_SoC_GHRD/FPGA/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/nicka/Documents/GitHub/low-latency-market-analysis/examples/hps_fpga_examples/DE10_NANO_SoC_GHRD/FPGA/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file C:/Users/nicka/Documents/GitHub/low-latency-market-analysis/examples/hps_fpga_examples/DE10_NANO_SoC_GHRD/FPGA/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/nicka/Documents/GitHub/low-latency-market-analysis/examples/hps_fpga_examples/DE10_NANO_SoC_GHRD/FPGA/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: mm_bridge_0_m0_translator: "mm_interconnect_1" instantiated altera_merlin_master_translator "mm_bridge_0_m0_translator"
Info: mm_bridge_0_m0_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "mm_bridge_0_m0_agent"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: mm_bridge_0_m0_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "mm_bridge_0_m0_limiter"
Info: Reusing file C:/Users/nicka/Documents/GitHub/low-latency-market-analysis/examples/hps_fpga_examples/DE10_NANO_SoC_GHRD/FPGA/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/nicka/Documents/GitHub/low-latency-market-analysis/examples/hps_fpga_examples/DE10_NANO_SoC_GHRD/FPGA/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/nicka/Documents/GitHub/low-latency-market-analysis/examples/hps_fpga_examples/DE10_NANO_SoC_GHRD/FPGA/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/nicka/Documents/GitHub/low-latency-market-analysis/examples/hps_fpga_examples/DE10_NANO_SoC_GHRD/FPGA/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_2" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: Reusing file C:/Users/nicka/Documents/GitHub/low-latency-market-analysis/examples/hps_fpga_examples/DE10_NANO_SoC_GHRD/FPGA/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file C:/Users/nicka/Documents/GitHub/low-latency-market-analysis/examples/hps_fpga_examples/DE10_NANO_SoC_GHRD/FPGA/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/nicka/Documents/GitHub/low-latency-market-analysis/examples/hps_fpga_examples/DE10_NANO_SoC_GHRD/FPGA/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/nicka/Documents/GitHub/low-latency-market-analysis/examples/hps_fpga_examples/DE10_NANO_SoC_GHRD/FPGA/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/nicka/Documents/GitHub/low-latency-market-analysis/examples/hps_fpga_examples/DE10_NANO_SoC_GHRD/FPGA/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: "mm_interconnect_2" instantiated altera_merlin_width_adapter "hps_0_f2h_axi_slave_wr_cmd_width_adapter"
Info: Reusing file C:/Users/nicka/Documents/GitHub/low-latency-market-analysis/examples/hps_fpga_examples/DE10_NANO_SoC_GHRD/FPGA/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/nicka/Documents/GitHub/low-latency-market-analysis/examples/hps_fpga_examples/DE10_NANO_SoC_GHRD/FPGA/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: router: "mm_interconnect_3" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_3" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/nicka/Documents/GitHub/low-latency-market-analysis/examples/hps_fpga_examples/DE10_NANO_SoC_GHRD/FPGA/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/nicka/Documents/GitHub/low-latency-market-analysis/examples/hps_fpga_examples/DE10_NANO_SoC_GHRD/FPGA/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_3" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Error during execution of "{C:/intelfpga_lite/20.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Execution of command "{C:/intelfpga_lite/20.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt" failed
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  C o p y r i g h t   ( c )   M i c r o s o f t   C o r p o r a t i o n .   A l l   r i g h t s   r e s e r v e d . 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  U s a g e :   w s l . e x e   [ A r g u m e n t ] 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  A r g u m e n t s : 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:          - - i n s t a l l    
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:                  I n s t a l l   W i n d o w s   S u b s y s t e m   f o r   L i n u x   f e a t u r e s .   I f   n o   o p t i o n s   a r e   s p e c i f i e d , 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:                  t h e   r e c o m m e n d e d   f e a t u r e s   w i l l   b e   i n s t a l l e d   a l o n g   w i t h   t h e   d e f a u l t   d i s t r i b u t i o n . 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:                  T o   v i e w   t h e   d e f a u l t   d i s t r i b u t i o n   a s   w e l l   a s   a   l i s t   o f   o t h e r   v a l i d   d i s t r i b u t i o n s , 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:                  u s e   ' w s l   - - l i s t   - - o n l i n e ' . 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:                  O p t i o n s : 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:                          - - d i s t r i b u t i o n ,   - d   [ A r g u m e n t ] 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:                                  S p e c i f i e s   t h e   d i s t r i b u t i o n   t o   b e   d o w n l o a d e d   a n d   i n s t a l l e d   b y   n a m e . 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:                                  A r g u m e n t s : 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:                                          A   v a l i d   d i s t r i b u t i o n   n a m e   ( n o t   c a s e   s e n s i t i v e ) . 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:                                  E x a m p l e s : 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:                                          w s l   - - i n s t a l l   - d   U b u n t u 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:                                          w s l   - - i n s t a l l   - - d i s t r i b u t i o n   D e b i a n 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:                          - - i n b o x 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:                                  I n s t a l l   t h e   o p t i o n a l   W i n d o w s   f e a t u r e   i n s t e a d   o f   t h e   v e r s i o n   a v a i l a b l e   v i a   t h e   M i c r o s o f t   S t o r e . 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:                          - - n o - d i s t r i b u t i o n 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:                                  D o   n o t   i n s t a l l   a   d i s t r i b u t i o n   ( c a n n o t   b e   u s e d   w i t h   - - d i s t r i b u t i o n ) . 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:                          - - n o - l a u n c h ,   - n 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:                                  D o   n o t   l a u n c h   t h e   d i s t r i b u t i o n   a f t e r   i n s t a l l . 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:                          - - w e b - d o w n l o a d 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:                                  D o w n l o a d   t h e   m o s t   r e c e n t   v e r s i o n   o f   W S L   f r o m   t h e   i n t e r n e t   i n s t e a d   o f   t h e   M i c r o s o f t   S t o r e . 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:          - - l i s t ,   - l   [ O p t i o n s ] 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:                  L i s t s   d i s t r i b u t i o n s . 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:                  O p t i o n s : 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:                          - - o n l i n e ,   - o 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:                                  D i s p l a y s   a   l i s t   o f   a v a i l a b l e   d i s t r i b u t i o n s   f o r   i n s t a l l   w i t h   ' w s l   - - i n s t a l l ' . 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:          - - s t a t u s 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:                  S h o w   t h e   s t a t u s   o f   W i n d o w s   S u b s y s t e m   f o r   L i n u x . 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:          - - h e l p 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:                  D i s p l a y   u s a g e   i n f o r m a t i o n . 
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq:  
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: child process exited abnormally
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: add_fileset_file: No such file C:/Users/nicka/AppData/Local/Temp/alt0469_1519727247424228456.dir/0004_seq_gen/hps_AC_ROM.hex
Error: border: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 3 or more modules remaining
Error: border: Execution of script generate_hps_sdram.tcl failed
Error: border: 2026.01.16.13:51:08 Info:
Error: border: ********************************************************************************************************************
Error: border: 
Error: border: Use qsys-generate for a simpler command-line interface for generating IP.
Error: border: 
Error: border: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs.
Error: border: 
Error: border: ********************************************************************************************************************
Error: border: 2026.01.16.13:51:12 Warning: Ignored parameter assignment device=5CSEBA6U23I7
Error: border: 2026.01.16.13:51:12 Warning: Ignored parameter assignment extended_family_support=true
Error: border: 2026.01.16.13:51:16 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Error: border: 2026.01.16.13:51:16 Warning: hps_sdram.seq: This module has no ports or interfaces
Error: border: 2026.01.16.13:51:16 Warning: hps_sdram.p0: p0.scc must be exported, or connected to a matching conduit.
Error: border: 2026.01.16.13:51:16 Warning: hps_sdram.as: as.afi_init_cal_req must be exported, or connected to a matching conduit.
Error: border: 2026.01.16.13:51:16 Warning: hps_sdram.as: as.tracking must be exported, or connected to a matching conduit.
Error: border: 2026.01.16.13:51:16 Warning: hps_sdram.c0: c0.status must be exported, or connected to a matching conduit.
Error: border: 2026.01.16.13:51:16 Warning: hps_sdram.p0: p0.avl must be connected to an Avalon-MM master
Error: border: 2026.01.16.13:51:16 Info: hps_sdram: Generating altera_mem_if_hps_emif "hps_sdram" for QUARTUS_SYNTH
Error: border: 2026.01.16.13:51:18 Info: pll: "hps_sdram" instantiated altera_mem_if_hps_pll "pll"
Error: border: 2026.01.16.13:51:18 Info: p0: Generating clock pair generator
Error: border: 2026.01.16.13:51:20 Info: p0: Generating hps_sdram_p0_altdqdqs
Error: border: 2026.01.16.13:51:27 Info: p0:
Error: border: 2026.01.16.13:51:27 Info: p0: *****************************
Error: border: 2026.01.16.13:51:27 Info: p0:
Error: border: 2026.01.16.13:51:27 Info: p0: Remember to run the hps_sdram_p0_pin_assignments.tcl
Error: border: 2026.01.16.13:51:27 Info: p0: script after running Synthesis and before Fitting.
Error: border: 2026.01.16.13:51:27 Info: p0:
Error: border: 2026.01.16.13:51:27 Info: p0: *****************************
Error: border: 2026.01.16.13:51:27 Info: p0:
Error: border: 2026.01.16.13:51:27 Info: p0: "hps_sdram" instantiated altera_mem_if_ddr3_hard_phy_core "p0"
Error: border: 2026.01.16.13:51:27 Error: seq: Error during execution of "{C:/intelfpga_lite/20.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally
Error: border: 2026.01.16.13:51:27 Error: seq: Execution of command "{C:/intelfpga_lite/20.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt" failed
Error: border: 2026.01.16.13:51:27 Error: seq:
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  C o p y r i g h t   ( c )   M i c r o s o f t   C o r p o r a t i o n .   A l l   r i g h t s   r e s e r v e d . 
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  U s a g e :   w s l . e x e   [ A r g u m e n t ] 
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  A r g u m e n t s : 
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:          - - i n s t a l l    
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:                  I n s t a l l   W i n d o w s   S u b s y s t e m   f o r   L i n u x   f e a t u r e s .   I f   n o   o p t i o n s   a r e   s p e c i f i e d , 
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:                  t h e   r e c o m m e n d e d   f e a t u r e s   w i l l   b e   i n s t a l l e d   a l o n g   w i t h   t h e   d e f a u l t   d i s t r i b u t i o n . 
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:                  T o   v i e w   t h e   d e f a u l t   d i s t r i b u t i o n   a s   w e l l   a s   a   l i s t   o f   o t h e r   v a l i d   d i s t r i b u t i o n s , 
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:                  u s e   ' w s l   - - l i s t   - - o n l i n e ' . 
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:                  O p t i o n s : 
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:                          - - d i s t r i b u t i o n ,   - d   [ A r g u m e n t ] 
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:                                  S p e c i f i e s   t h e   d i s t r i b u t i o n   t o   b e   d o w n l o a d e d   a n d   i n s t a l l e d   b y   n a m e . 
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:                                  A r g u m e n t s : 
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:                                          A   v a l i d   d i s t r i b u t i o n   n a m e   ( n o t   c a s e   s e n s i t i v e ) . 
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:                                  E x a m p l e s : 
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:27 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:                                          w s l   - - i n s t a l l   - d   U b u n t u 
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:                                          w s l   - - i n s t a l l   - - d i s t r i b u t i o n   D e b i a n 
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:                          - - i n b o x 
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:                                  I n s t a l l   t h e   o p t i o n a l   W i n d o w s   f e a t u r e   i n s t e a d   o f   t h e   v e r s i o n   a v a i l a b l e   v i a   t h e   M i c r o s o f t   S t o r e . 
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:                          - - n o - d i s t r i b u t i o n 
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:                                  D o   n o t   i n s t a l l   a   d i s t r i b u t i o n   ( c a n n o t   b e   u s e d   w i t h   - - d i s t r i b u t i o n ) . 
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:                          - - n o - l a u n c h ,   - n 
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:                                  D o   n o t   l a u n c h   t h e   d i s t r i b u t i o n   a f t e r   i n s t a l l . 
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:                          - - w e b - d o w n l o a d 
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:                                  D o w n l o a d   t h e   m o s t   r e c e n t   v e r s i o n   o f   W S L   f r o m   t h e   i n t e r n e t   i n s t e a d   o f   t h e   M i c r o s o f t   S t o r e . 
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:          - - l i s t ,   - l   [ O p t i o n s ] 
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:                  L i s t s   d i s t r i b u t i o n s . 
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:                  O p t i o n s : 
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:                          - - o n l i n e ,   - o 
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:                                  D i s p l a y s   a   l i s t   o f   a v a i l a b l e   d i s t r i b u t i o n s   f o r   i n s t a l l   w i t h   ' w s l   - - i n s t a l l ' . 
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:          - - s t a t u s 
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:                  S h o w   t h e   s t a t u s   o f   W i n d o w s   S u b s y s t e m   f o r   L i n u x . 
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:          - - h e l p 
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:                  D i s p l a y   u s a g e   i n f o r m a t i o n . 
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq:  
Error: border: 2026.01.16.13:51:28 Error: seq: child process exited abnormally
Error: border: 2026.01.16.13:51:28 Error: seq: add_fileset_file: No such file C:/Users/nicka/AppData/Local/Temp/alt0469_1519727247424228456.dir/0004_seq_gen/hps_AC_ROM.hex
Error: border: while executing
Error: border: "add_fileset_file $file_name [::alt_mem_if::util::hwtcl_utils::get_file_type $file_name 0] PATH $file_pathname"
Error: border: ("foreach" body line 4)
Error: border: invoked from within
Error: border: "foreach file_pathname $return_files_sw {
Error: border: 		_dprint 1 "Preparing to add $file_pathname"
Error: border: 		set file_name [file tail $file_pathname]
Error: border: 		add_fileset_file $..."
Error: border: (procedure "generate_sw" line 18)
Error: border: invoked from within
Error: border: "generate_sw $name $fileset"
Error: border: ("if" then script line 4)
Error: border: invoked from within
Error: border: "if {[string compare -nocase $fileset QUARTUS_SYNTH] == 0} {
Error: border: 		set top_level_file "altera_mem_if_hhp_qseq_synth_top.v"
Error: border: 		add_fileset_file $top_level_fi..."
Error: border: (procedure "generate_files" line 4)
Error: border: invoked from within
Error: border: "generate_files $name QUARTUS_SYNTH"
Error: border: (procedure "generate_synth" line 3)
Error: border: invoked from within
Error: border: "generate_synth altera_mem_if_hhp_qseq_synth_top"
Error: border: 2026.01.16.13:51:28 Info: seq: "hps_sdram" instantiated altera_mem_if_hhp_ddr3_qseq "seq"
Error: border: 2026.01.16.13:51:28 Error: Generation stopped, 3 or more modules remaining
Error: border: 2026.01.16.13:51:28 Info: hps_sdram: Done "hps_sdram" with 7 modules, 33 files
Info: border: "hps_io" instantiated altera_interface_generator "border"
Error: Generation stopped, 2 or more modules remaining
Info: soc_system: Done "soc_system" with 65 modules, 123 files
Error: qsys-generate failed with exit code 1: 362 Errors, 4 Warnings
Info: Finished: Create HDL design files for synthesis
