-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/amc_model_w16a16/amc_cnn_16w16a_src_SinglePortRAM_generic_block7.vhd
-- Created: 2023-07-03 13:16:43
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_16w16a_src_SinglePortRAM_generic_block7
-- Source Path: amc_model_w16a16/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 6/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_16w16a_src_SinglePortRAM_generic_block7 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_16w16a_src_SinglePortRAM_generic_block7;


ARCHITECTURE rtl OF amc_cnn_16w16a_src_SinglePortRAM_generic_block7 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"62fd", X"e774", X"0dc0", X"04b3", X"80cd", X"f92b", X"30de", X"6106", X"64e5", X"4a8b", X"0e18", X"297f", X"17c7", X"8010",
                                                        X"f112", X"f369", X"12af", X"ae74", X"067c", X"54da", X"7f17", X"a302", X"cf0d", X"802d", X"cebf", X"8092", X"a46b", X"0e1a",
                                                        X"493a", X"7f32", X"caf9", X"116f", X"7f98", X"7f35", X"002e", X"8823", X"df01", X"f82b", X"5b16", X"67eb", X"063b", X"ef92",
                                                        X"e9dd", X"0899", X"d1dc", X"81a6", X"f13b", X"4512", X"da37", X"4c4b", X"e69b", X"7772", X"97db", X"5eaf", X"62f7", X"8011",
                                                        X"7fb6", X"e465", X"80c1", X"ea7f", X"0000", X"262c", X"18f6", X"eed1", X"3589", X"01fa", X"eb6d", X"e184", X"7f9d", X"b7c2",
                                                        X"04ef", X"78b1", X"a9f2", X"6d61", X"b119", X"7fed", X"e0e0", X"f1f1", X"f9d2", X"1bb9", X"0e52", X"2962", X"65b0", X"0000",
                                                        X"801c", X"766f", X"be31", X"0e51", X"7faa", X"0c8d", X"fa04", X"48e6", X"b47d", X"d7e1", X"ae8a", X"031d", X"7c1e", X"7fed",
                                                        X"761c", X"7430", X"0f51", X"e324", X"0880", X"fc5a", X"e01c", X"fcab", X"2113", X"cd08", X"0fdd", X"6bee", X"bd03", X"effb",
                                                        X"fc70", X"0130", X"275a", X"7fd0", X"2251", X"8003", X"0c0e", X"7fe1", X"fa39", X"7fbe", X"7fb2", X"79dd", X"e500", X"ba73",
                                                        X"2dde", X"a49c");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"a49c";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

