 
****************************************
Report : area
Design : icebreaker_v1
Version: X-2025.06
Date   : Thu Nov  6 18:28:13 2025
****************************************

Library(s) Used:

    gtech (File: /cae/apps/data/synopsys-2025/syn/X-2025.06/libraries/syn/gtech.db)

Number of ports:                        18542
Number of nets:                        122796
Number of cells:                        99730
Number of combinational cells:          13775
Number of sequential cells:             85617
Number of macros/black boxes:               0
Number of buf/inv:                       1188
Number of references:                       1

Combinational area:                  0.000000
Buf/Inv area:                        0.000000
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                     0.000000
Total area:                 undefined

Information: This design contains unmapped logic. (RPT-7)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  --------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-    Noncombi-  Black-
                                  Total      Total    national  national   boxes   Design
--------------------------------  ---------  -------  --------  ---------  ------  ------------------------------------------------------
icebreaker_v1                        0.0000      0.0    0.0000     0.0000  0.0000  icebreaker_v1
iSoC                                 0.0000      0.0    0.0000     0.0000  0.0000  ivm_soc_v1
iSoC/gte_142                         0.0000      0.0    0.0000     0.0000  0.0000  *GEQ_UNS_OP_32_22_1
iSoC/gte_142/*cell*349               0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp2_width32
iSoC/gte_143                         0.0000      0.0    0.0000     0.0000  0.0000  *GEQ_UNS_OP_32_22_1
iSoC/gte_143/*cell*356               0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp2_width32
iSoC/gte_144                         0.0000      0.0    0.0000     0.0000  0.0000  *GEQ_UNS_OP_32_22_1
iSoC/gte_144/*cell*363               0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp2_width32
iSoC/gte_145                         0.0000      0.0    0.0000     0.0000  0.0000  *GEQ_UNS_OP_32_22_1
iSoC/gte_145/*cell*370               0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp2_width32
iSoC/gte_146                         0.0000      0.0    0.0000     0.0000  0.0000  *GEQ_UNS_OP_32_22_1
iSoC/gte_146/*cell*377               0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp2_width32
iSoC/gte_446                         0.0000      0.0    0.0000     0.0000  0.0000  *GEQ_UNS_OP_32_21_1
iSoC/gte_446/*cell*384               0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp2_width32
iSoC/gte_447                         0.0000      0.0    0.0000     0.0000  0.0000  *GEQ_UNS_OP_32_21_1
iSoC/gte_447/*cell*391               0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp2_width32
iSoC/gte_448                         0.0000      0.0    0.0000     0.0000  0.0000  *GEQ_UNS_OP_32_21_1
iSoC/gte_448/*cell*398               0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp2_width32
iSoC/gte_449                         0.0000      0.0    0.0000     0.0000  0.0000  *GEQ_UNS_OP_32_21_1
iSoC/gte_449/*cell*405               0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp2_width32
iSoC/gte_95                          0.0000      0.0    0.0000     0.0000  0.0000  *GEQ_UNS_OP_32_21_1
iSoC/gte_95/*cell*339                0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp2_width32
iSoC/iCC_V1                          0.0000      0.0    0.0000     0.0000  0.0000  cache_controller_v1
iSoC/iCC_V1/add_120                  0.0000      0.0    0.0000     0.0000  0.0000  *ADD_UNS_OP_32_12_32
iSoC/iCC_V1/add_120/*cell*420        0.0000      0.0    0.0000     0.0000  0.0000  DW01_add_width32
iSoC/iCC_V1/add_390                  0.0000      0.0    0.0000     0.0000  0.0000  *ADD_UNS_OP_13_1_13
iSoC/iCC_V1/add_390/*cell*430        0.0000      0.0    0.0000     0.0000  0.0000  DW01_inc_width13
iSoC/iCC_V1/add_401                  0.0000      0.0    0.0000     0.0000  0.0000  *ADD_UNS_OP_32_3_32
iSoC/iCC_V1/add_401/*cell*432        0.0000      0.0    0.0000     0.0000  0.0000  DW01_add_width32
iSoC/iCC_V1/add_420                  0.0000      0.0    0.0000     0.0000  0.0000  *ADD_UNS_OP_3_1_3
iSoC/iCC_V1/add_420/*cell*435        0.0000      0.0    0.0000     0.0000  0.0000  DW01_inc_width3
iSoC/iCC_V1/gte_350                  0.0000      0.0    0.0000     0.0000  0.0000  *GEQ_UNS_OP_32_32_1
iSoC/iCC_V1/gte_350/*cell*423        0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp2_width32
iSoC/iCC_V1/i_slice_inst             0.0000      0.0    0.0000     0.0000  0.0000  saduvssd8ULTRALOW1p512x32m16b1w0c1p1d0l0rm3sdrw11_core
iSoC/iCC_V1/i_slice_inst/C9          0.0000      0.0    0.0000     0.0000  0.0000  *DECODE_OP_9_512
iSoC/iCC_V1/i_slice_inst/C9/*cell*533
                                     0.0000      0.0    0.0000     0.0000  0.0000  DW01_decode
iSoC/iCC_V1/lt_350                   0.0000      0.0    0.0000     0.0000  0.0000  *LT_UNS_OP_32_32_1
iSoC/iCC_V1/lt_350/*cell*427         0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp2_width32
iSoC/iCPU                            0.0000      0.0    0.0000     0.0000  0.0000  rv32_cpu_top
iSoC/iCPU/iALU                       0.0000      0.0    0.0000     0.0000  0.0000  rv32_alu_v2
iSoC/iCPU/iALU/iAdd_Sub              0.0000      0.0    0.0000     0.0000  0.0000  rv32_alu_add_sub
iSoC/iCPU/iALU/iAdd_Sub/add_18       0.0000      0.0    0.0000     0.0000  0.0000  *ADD_UNS_OP_32_32_32
iSoC/iCPU/iALU/iAdd_Sub/add_18/*cell*576
                                     0.0000      0.0    0.0000     0.0000  0.0000  DW01_add_width32
iSoC/iCPU/iALU/iAdd_Sub/sub_20       0.0000      0.0    0.0000     0.0000  0.0000  *SUB_UNS_OP_32_32_32
iSoC/iCPU/iALU/iAdd_Sub/sub_20/*cell*579
                                     0.0000      0.0    0.0000     0.0000  0.0000  DW01_sub_width32
iSoC/iCPU/iALU/iBarrel               0.0000      0.0    0.0000     0.0000  0.0000  rv32_barrel_shifter
iSoC/iCPU/iALU/iBarrel/sll_44        0.0000      0.0    0.0000     0.0000  0.0000  *ASH_UNS_UNS_OP_32_32_32
iSoC/iCPU/iALU/iBarrel/sll_44/*cell*598
                                     0.0000      0.0    0.0000     0.0000  0.0000  DW_leftsh
iSoC/iCPU/iALU/iBarrel/sra_43        0.0000      0.0    0.0000     0.0000  0.0000  *ASHR_TC_UNS_OP_32_32_32
iSoC/iCPU/iALU/iBarrel/sra_43/*cell*595
                                     0.0000      0.0    0.0000     0.0000  0.0000  DW_rightsh
iSoC/iCPU/iALU/iBarrel/srl_42        0.0000      0.0    0.0000     0.0000  0.0000  *ASHR_UNS_UNS_OP_32_32_32
iSoC/iCPU/iALU/iBarrel/srl_42/*cell*592
                                     0.0000      0.0    0.0000     0.0000  0.0000  DW_rightsh
iSoC/iCPU/iALU/iComp                 0.0000      0.0    0.0000     0.0000  0.0000  rv32_alu_comp
iSoC/iCPU/iALU/iComp/lt_19           0.0000      0.0    0.0000     0.0000  0.0000  *LT_TC_OP_32_32_1
iSoC/iCPU/iALU/iComp/lt_19/*cell*583
                                     0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp2_width32
iSoC/iCPU/iALU/iComp/lt_39           0.0000      0.0    0.0000     0.0000  0.0000  *LT_UNS_OP_32_32_1
iSoC/iCPU/iALU/iComp/lt_39/*cell*587
                                     0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp2_width32
iSoC/iCPU/iALU/iLogical              0.0000      0.0    0.0000     0.0000  0.0000  rv32_alu_logical
iSoC/iCPU/iControl                   0.0000      0.0    0.0000     0.0000  0.0000  rv32_cu_v2
iSoC/iCPU/iEX_MEM                    0.0000      0.0    0.0000     0.0000  0.0000  rv32_ex_mem_queue
iSoC/iCPU/iForward                   0.0000      0.0    0.0000     0.0000  0.0000  forwarding_unit_v2
iSoC/iCPU/iForward/eq_56             0.0000      0.0    0.0000     0.0000  0.0000  *EQ_UNS_OP_5_5_1
iSoC/iCPU/iForward/eq_56/*cell*515
                                     0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp6_width5
iSoC/iCPU/iForward/eq_67             0.0000      0.0    0.0000     0.0000  0.0000  *EQ_UNS_OP_5_5_1
iSoC/iCPU/iForward/eq_67/*cell*518
                                     0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp6_width5
iSoC/iCPU/iForward/eq_68             0.0000      0.0    0.0000     0.0000  0.0000  *EQ_UNS_OP_5_5_1
iSoC/iCPU/iForward/eq_68/*cell*521
                                     0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp6_width5
iSoC/iCPU/iForward/eq_79             0.0000      0.0    0.0000     0.0000  0.0000  *EQ_UNS_OP_5_5_1
iSoC/iCPU/iForward/eq_79/*cell*524
                                     0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp6_width5
iSoC/iCPU/iForward/eq_80             0.0000      0.0    0.0000     0.0000  0.0000  *EQ_UNS_OP_5_5_1
iSoC/iCPU/iForward/eq_80/*cell*527
                                     0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp6_width5
iSoC/iCPU/iHazard                    0.0000      0.0    0.0000     0.0000  0.0000  hazard_detection
iSoC/iCPU/iHazard/eq_39              0.0000      0.0    0.0000     0.0000  0.0000  *EQ_UNS_OP_5_5_1
iSoC/iCPU/iHazard/eq_39/*cell*494    0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp6_width5
iSoC/iCPU/iHazard/eq_39_2            0.0000      0.0    0.0000     0.0000  0.0000  *EQ_UNS_OP_5_5_1
iSoC/iCPU/iHazard/eq_39_2/*cell*497
                                     0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp6_width5
iSoC/iCPU/iID_EX                     0.0000      0.0    0.0000     0.0000  0.0000  rv32_id_ex_queue
iSoC/iCPU/iIF_ID                     0.0000      0.0    0.0000     0.0000  0.0000  rv32_if_id_queue
iSoC/iCPU/iMEM_WB                    0.0000      0.0    0.0000     0.0000  0.0000  rv32_mem_wb_queue
iSoC/iCPU/iPC                        0.0000      0.0    0.0000     0.0000  0.0000  rv32_pc_v2
iSoC/iCPU/iPC/add_79                 0.0000      0.0    0.0000     0.0000  0.0000  *ADD_UNS_OP_32_3_32
iSoC/iCPU/iPC/add_79/*cell*479       0.0000      0.0    0.0000     0.0000  0.0000  DW01_add_width32
iSoC/iCPU/iPC/add_80                 0.0000      0.0    0.0000     0.0000  0.0000  *ADD_UNS_OP_32_32_32
iSoC/iCPU/iPC/add_80/*cell*482       0.0000      0.0    0.0000     0.0000  0.0000  DW01_add_width32
iSoC/iCPU/iPC/add_81                 0.0000      0.0    0.0000     0.0000  0.0000  *ADD_UNS_OP_32_32_32
iSoC/iCPU/iPC/add_81/*cell*485       0.0000      0.0    0.0000     0.0000  0.0000  DW01_add_width32
iSoC/iCPU/iPC/add_84                 0.0000      0.0    0.0000     0.0000  0.0000  *ADD_UNS_OP_32_32_32
iSoC/iCPU/iPC/add_84/*cell*488       0.0000      0.0    0.0000     0.0000  0.0000  DW01_add_width32
iSoC/iCPU/iRF                        0.0000      0.0    0.0000     0.0000  0.0000  rv32_register_file
iSoC/iCPU/iRF/C88                    0.0000      0.0    0.0000     0.0000  0.0000  *DECODE_OP_5_32
iSoC/iCPU/iRF/C88/*cell*507          0.0000      0.0    0.0000     0.0000  0.0000  DW01_decode
iSoC/iCPU/iRF/eq_49                  0.0000      0.0    0.0000     0.0000  0.0000  *EQ_UNS_OP_5_5_1
iSoC/iCPU/iRF/eq_49/*cell*501        0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp6_width5
iSoC/iCPU/iRF/eq_50                  0.0000      0.0    0.0000     0.0000  0.0000  *EQ_UNS_OP_5_5_1
iSoC/iCPU/iRF/eq_50/*cell*504        0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp6_width5
iSoC/iCPU/iResolver                  0.0000      0.0    0.0000     0.0000  0.0000  branch_resolver_v2
iSoC/iCPU/iResolver/eq_59            0.0000      0.0    0.0000     0.0000  0.0000  *EQ_UNS_OP_32_32_1
iSoC/iCPU/iResolver/eq_59/*cell*510
                                     0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp6_width32
iSoC/iCPU/iResolver/iBrComp          0.0000      0.0    0.0000     0.0000  0.0000  rv32_alu_comp
iSoC/iCPU/iResolver/iBrComp/lt_19    0.0000      0.0    0.0000     0.0000  0.0000  *LT_TC_OP_32_32_1
iSoC/iCPU/iResolver/iBrComp/lt_19/*cell*568
                                     0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp2_width32
iSoC/iCPU/iResolver/iBrComp/lt_39    0.0000      0.0    0.0000     0.0000  0.0000  *LT_UNS_OP_32_32_1
iSoC/iCPU/iResolver/iBrComp/lt_39/*cell*572
                                     0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp2_width32
iSoC/iCPU/iWrite                     0.0000      0.0    0.0000     0.0000  0.0000  write_back
iSoC/iCPU/sll_427                    0.0000      0.0    0.0000     0.0000  0.0000  *ASH_UNS_UNS_OP_4_2_4
iSoC/iCPU/sll_427/*cell*413          0.0000      0.0    0.0000     0.0000  0.0000  DW_leftsh
iSoC/iCPU/sll_451                    0.0000      0.0    0.0000     0.0000  0.0000  *ASH_UNS_UNS_OP_4_2_4
iSoC/iCPU/sll_451/*cell*415          0.0000      0.0    0.0000     0.0000  0.0000  DW_leftsh
iSoC/iCPU/sll_469                    0.0000      0.0    0.0000     0.0000  0.0000  *ASH_UNS_UNS_OP_4_2_4
iSoC/iCPU/sll_469/*cell*417          0.0000      0.0    0.0000     0.0000  0.0000  DW_leftsh
iSoC/iGPIO                           0.0000      0.0    0.0000     0.0000  0.0000  gpio_v1
iSoC/iPerfMons                       0.0000      0.0    0.0000     0.0000  0.0000  perfmons
iSoC/iPerfMons/add_111               0.0000      0.0    0.0000     0.0000  0.0000  *ADD_UNS_OP_64_1_64
iSoC/iPerfMons/add_111/*cell*455     0.0000      0.0    0.0000     0.0000  0.0000  DW01_inc_width64
iSoC/iPerfMons/add_120               0.0000      0.0    0.0000     0.0000  0.0000  *ADD_UNS_OP_64_1_64
iSoC/iPerfMons/add_120/*cell*457     0.0000      0.0    0.0000     0.0000  0.0000  DW01_inc_width64
iSoC/iPerfMons/add_164               0.0000      0.0    0.0000     0.0000  0.0000  *ADD_UNS_OP_32_1_32
iSoC/iPerfMons/add_164/*cell*465     0.0000      0.0    0.0000     0.0000  0.0000  DW01_inc_width32
iSoC/iPerfMons/add_176               0.0000      0.0    0.0000     0.0000  0.0000  *ADD_UNS_OP_32_1_32
iSoC/iPerfMons/add_176/*cell*467     0.0000      0.0    0.0000     0.0000  0.0000  DW01_inc_width32
iSoC/iPerfMons/add_190               0.0000      0.0    0.0000     0.0000  0.0000  *ADD_UNS_OP_32_1_32
iSoC/iPerfMons/add_190/*cell*469     0.0000      0.0    0.0000     0.0000  0.0000  DW01_inc_width32
iSoC/iPerfMons/add_204               0.0000      0.0    0.0000     0.0000  0.0000  *ADD_UNS_OP_32_1_32
iSoC/iPerfMons/add_204/*cell*471     0.0000      0.0    0.0000     0.0000  0.0000  DW01_inc_width32
iSoC/iPerfMons/eq_101                0.0000      0.0    0.0000     0.0000  0.0000  *EQ_UNS_OP_64_64_1
iSoC/iPerfMons/eq_101/*cell*452      0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp6_width64
iSoC/iPerfMons/eq_151_2              0.0000      0.0    0.0000     0.0000  0.0000  *EQ_UNS_OP_32_32_1
iSoC/iPerfMons/eq_151_2/*cell*459    0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp6_width32
iSoC/iPerfMons/eq_152                0.0000      0.0    0.0000     0.0000  0.0000  *EQ_UNS_OP_32_32_1
iSoC/iPerfMons/eq_152/*cell*462      0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp6_width32
iSoC/iUART                           0.0000      0.0    0.0000     0.0000  0.0000  UART_v1
iSoC/iUART/iUART                     0.0000      0.0    0.0000     0.0000  0.0000  UART
iSoC/iUART/iUART/iRX                 0.0000      0.0    0.0000     0.0000  0.0000  UART_rx
iSoC/iUART/iUART/iRX/add_41_S2       0.0000      0.0    0.0000     0.0000  0.0000  *ADD_UNS_OP_4_1_4
iSoC/iUART/iUART/iRX/add_41_S2/*cell*609
                                     0.0000      0.0    0.0000     0.0000  0.0000  DW01_inc_width4
iSoC/iUART/iUART/iRX/add_47          0.0000      0.0    0.0000     0.0000  0.0000  *ADD_UNS_OP_12_1_12
iSoC/iUART/iUART/iRX/add_47/*cell*611
                                     0.0000      0.0    0.0000     0.0000  0.0000  DW01_inc_width12
iSoC/iUART/iUART/iRX/eq_85           0.0000      0.0    0.0000     0.0000  0.0000  *EQ_UNS_OP_12_32_1
iSoC/iUART/iUART/iRX/eq_85/*cell*613
                                     0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp6_width32
iSoC/iUART/iUART/iRX/eq_90           0.0000      0.0    0.0000     0.0000  0.0000  *EQ_UNS_OP_12_32_1
iSoC/iUART/iUART/iRX/eq_90/*cell*616
                                     0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp6_width32
iSoC/iUART/iUART/iTX                 0.0000      0.0    0.0000     0.0000  0.0000  UART_tx
iSoC/iUART/iUART/iTX/add_38          0.0000      0.0    0.0000     0.0000  0.0000  *ADD_UNS_OP_12_1_12
iSoC/iUART/iUART/iTX/add_38/*cell*601
                                     0.0000      0.0    0.0000     0.0000  0.0000  DW01_inc_width12
iSoC/iUART/iUART/iTX/add_43_S2       0.0000      0.0    0.0000     0.0000  0.0000  *ADD_UNS_OP_4_1_4
iSoC/iUART/iUART/iTX/add_43_S2/*cell*603
                                     0.0000      0.0    0.0000     0.0000  0.0000  DW01_inc_width4
iSoC/iUART/iUART/iTX/eq_70           0.0000      0.0    0.0000     0.0000  0.0000  *EQ_UNS_OP_12_32_1
iSoC/iUART/iUART/iTX/eq_70/*cell*605
                                     0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp6_width32
iSoC/lt_141                          0.0000      0.0    0.0000     0.0000  0.0000  *LT_UNS_OP_32_22_1
iSoC/lt_141/*cell*346                0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp2_width32
iSoC/lt_142                          0.0000      0.0    0.0000     0.0000  0.0000  *LT_UNS_OP_32_22_1
iSoC/lt_142/*cell*353                0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp2_width32
iSoC/lt_143                          0.0000      0.0    0.0000     0.0000  0.0000  *LT_UNS_OP_32_22_1
iSoC/lt_143/*cell*360                0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp2_width32
iSoC/lt_144                          0.0000      0.0    0.0000     0.0000  0.0000  *LT_UNS_OP_32_22_1
iSoC/lt_144/*cell*367                0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp2_width32
iSoC/lt_145                          0.0000      0.0    0.0000     0.0000  0.0000  *LT_UNS_OP_32_22_1
iSoC/lt_145/*cell*374                0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp2_width32
iSoC/lt_146                          0.0000      0.0    0.0000     0.0000  0.0000  *LT_UNS_OP_32_22_1
iSoC/lt_146/*cell*381                0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp2_width32
iSoC/lt_446                          0.0000      0.0    0.0000     0.0000  0.0000  *LT_UNS_OP_32_21_1
iSoC/lt_446/*cell*388                0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp2_width32
iSoC/lt_447                          0.0000      0.0    0.0000     0.0000  0.0000  *LT_UNS_OP_32_21_1
iSoC/lt_447/*cell*395                0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp2_width32
iSoC/lt_448                          0.0000      0.0    0.0000     0.0000  0.0000  *LT_UNS_OP_32_21_1
iSoC/lt_448/*cell*402                0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp2_width32
iSoC/lt_449                          0.0000      0.0    0.0000     0.0000  0.0000  *LT_UNS_OP_32_21_1
iSoC/lt_449/*cell*409                0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp2_width32
iSoC/lt_95                           0.0000      0.0    0.0000     0.0000  0.0000  *LT_UNS_OP_32_21_1
iSoC/lt_95/*cell*343                 0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp2_width32
iSoC/spimemio                        0.0000      0.0    0.0000     0.0000  0.0000  spimemio
iSoC/spimemio/add_226                0.0000      0.0    0.0000     0.0000  0.0000  *ADD_UNS_OP_24_3_24
iSoC/spimemio/add_226/*cell*447      0.0000      0.0    0.0000     0.0000  0.0000  DW01_add_width24
iSoC/spimemio/add_72                 0.0000      0.0    0.0000     0.0000  0.0000  *ADD_UNS_OP_24_3_25
iSoC/spimemio/add_72/*cell*441       0.0000      0.0    0.0000     0.0000  0.0000  DW01_add_width25
iSoC/spimemio/eq_71                  0.0000      0.0    0.0000     0.0000  0.0000  *EQ_UNS_OP_24_24_1
iSoC/spimemio/eq_71/*cell*438        0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp6_width24
iSoC/spimemio/ne_72                  0.0000      0.0    0.0000     0.0000  0.0000  *NE_UNS_OP_24_25_1
iSoC/spimemio/ne_72/*cell*444        0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp6_width25
iSoC/spimemio/xfer                   0.0000      0.0    0.0000     0.0000  0.0000  spimemio_xfer
iSoC/spimemio/xfer/eq_513            0.0000      0.0    0.0000     0.0000  0.0000  *EQ_UNS_OP_4_1_1
iSoC/spimemio/xfer/eq_513/*cell*545
                                     0.0000      0.0    0.0000     0.0000  0.0000  DW01_cmp6_width4
iSoC/spimemio/xfer/sub_471           0.0000      0.0    0.0000     0.0000  0.0000  *SUB_UNS_OP_4_1_4
iSoC/spimemio/xfer/sub_471/*cell*536
                                     0.0000      0.0    0.0000     0.0000  0.0000  DW01_sub_width4
iSoC/spimemio/xfer/sub_491           0.0000      0.0    0.0000     0.0000  0.0000  *SUB_UNS_OP_4_3_4
iSoC/spimemio/xfer/sub_491/*cell*539
                                     0.0000      0.0    0.0000     0.0000  0.0000  DW01_sub_width4
iSoC/spimemio/xfer/sub_511           0.0000      0.0    0.0000     0.0000  0.0000  *SUB_UNS_OP_4_3_4
iSoC/spimemio/xfer/sub_511/*cell*542
                                     0.0000      0.0    0.0000     0.0000  0.0000  DW01_sub_width4
iSoC/spimemio/xfer/sub_524           0.0000      0.0    0.0000     0.0000  0.0000  *SUB_UNS_OP_4_2_4
iSoC/spimemio/xfer/sub_524/*cell*548
                                     0.0000      0.0    0.0000     0.0000  0.0000  DW01_sub_width4
iSoC/spimemio/xfer/sub_554           0.0000      0.0    0.0000     0.0000  0.0000  *SUB_UNS_OP_4_1_4
iSoC/spimemio/xfer/sub_554/*cell*551
                                     0.0000      0.0    0.0000     0.0000  0.0000  DW01_sub_width4
iSoC/sram_b0                         0.0000      0.0    0.0000     0.0000  0.0000  d_cache_v1
iSoC/sram_b0/d_sram                  0.0000      0.0    0.0000     0.0000  0.0000  saduvssd8ULTRALOW1p512x32m16b1w1c1p1d0l0rm3sdrw11_core
iSoC/sram_b0/d_sram/C10              0.0000      0.0    0.0000     0.0000  0.0000  *DECODE_OP_9_512
iSoC/sram_b0/d_sram/C10/*cell*556    0.0000      0.0    0.0000     0.0000  0.0000  DW01_decode
iSoC/sram_b1                         0.0000      0.0    0.0000     0.0000  0.0000  d_cache_v1
iSoC/sram_b1/d_sram                  0.0000      0.0    0.0000     0.0000  0.0000  saduvssd8ULTRALOW1p512x32m16b1w1c1p1d0l0rm3sdrw11_core
iSoC/sram_b1/d_sram/C10              0.0000      0.0    0.0000     0.0000  0.0000  *DECODE_OP_9_512
iSoC/sram_b1/d_sram/C10/*cell*559    0.0000      0.0    0.0000     0.0000  0.0000  DW01_decode
iSoC/sram_b2                         0.0000      0.0    0.0000     0.0000  0.0000  d_cache_v1
iSoC/sram_b2/d_sram                  0.0000      0.0    0.0000     0.0000  0.0000  saduvssd8ULTRALOW1p512x32m16b1w1c1p1d0l0rm3sdrw11_core
iSoC/sram_b2/d_sram/C10              0.0000      0.0    0.0000     0.0000  0.0000  *DECODE_OP_9_512
iSoC/sram_b2/d_sram/C10/*cell*562    0.0000      0.0    0.0000     0.0000  0.0000  DW01_decode
iSoC/sram_b3                         0.0000      0.0    0.0000     0.0000  0.0000  d_cache_v1
iSoC/sram_b3/d_sram                  0.0000      0.0    0.0000     0.0000  0.0000  saduvssd8ULTRALOW1p512x32m16b1w1c1p1d0l0rm3sdrw11_core
iSoC/sram_b3/d_sram/C10              0.0000      0.0    0.0000     0.0000  0.0000  *DECODE_OP_9_512
iSoC/sram_b3/d_sram/C10/*cell*565    0.0000      0.0    0.0000     0.0000  0.0000  DW01_decode
--------------------------------  ---------  -------  --------  ---------  ------  ------------------------------------------------------
Total                                                   0.0000     0.0000  0.0000

1
