library ieee;
use ieee.std_logic_1164.all;

entity cand is
port(
a,b: in std_logic; 
c: out std_logic);
end cand;


architecture arqcand of cand is
BEGIN 
c <= a and b; 
end architecture arqcand;