{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687291296883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687291296884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 23:01:36 2023 " "Processing started: Tue Jun 20 23:01:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687291296884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291296884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hazard -c hazard " "Command: quartus_map --read_settings_files=on --write_settings_files=off hazard -c hazard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291296884 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687291297113 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687291297113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hexto7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexto7seg " "Found entity 1: hexto7seg" {  } { { "hexto7seg.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/hexto7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687291301362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC " "Found entity 1: DE1_SOC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687291301363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard " "Found entity 1: hazard" {  } { { "hazard.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/hazard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687291301364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpath.v 1 1 " "Found 1 design units, including 1 entities, in source file dpath.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpath " "Found entity 1: dpath" {  } { { "dpath.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/dpath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687291301365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687291301365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_sync_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file register_sync_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_sync_rw " "Found entity 1: Register_sync_rw" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_sync_rw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687291301366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file register_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_simple " "Found entity 1: Register_simple" {  } { { "Register_simple.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_simple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687291301367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_file " "Found entity 1: Register_file" {  } { { "Register_file.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687291301368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_16to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_16to1 " "Found entity 1: Mux_16to1" {  } { { "Mux_16to1.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Mux_16to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687291301368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4to1 " "Found entity 1: Mux_4to1" {  } { { "Mux_4to1.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687291301369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2to1 " "Found entity 1: Mux_2to1" {  } { { "Mux_2to1.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Mux_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687291301370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687291301370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_memory " "Found entity 1: Instruction_memory" {  } { { "Instruction_memory.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687291301371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.v 1 1 " "Found 1 design units, including 1 entities, in source file extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687291301372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4to16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_4to16 " "Found entity 1: Decoder_4to16" {  } { { "Decoder_4to16.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Decoder_4to16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687291301372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_2to4 " "Found entity 1: Decoder_2to4" {  } { { "Decoder_2to4.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687291301373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/nekilic/Desktop/46/project/hazard/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687291301374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "better_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file better_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 better_extender " "Found entity 1: better_extender" {  } { { "better_extender.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/better_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687291301374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687291301375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687291301376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazardunitv.v 1 1 " "Found 1 design units, including 1 entities, in source file hazardunitv.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardUnit " "Found entity 1: HazardUnit" {  } { { "HazardUnitv.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/HazardUnitv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687291301377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687291301377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301377 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ALU ALU.v(24) " "Verilog HDL Parameter Declaration warning at ALU.v(24): Parameter Declaration in module \"ALU\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ALU.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/ALU.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1687291301379 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shifter shifter.v(13) " "Verilog HDL Parameter Declaration warning at shifter.v(13): Parameter Declaration in module \"shifter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shifter.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/shifter.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1687291301380 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC " "Elaborating entity \"DE1_SOC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687291301396 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 DE1_SOC.v(67) " "Verilog HDL assignment warning at DE1_SOC.v(67): truncated value with size 3 to match size of target (2)" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687291301397 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] DE1_SOC.v(19) " "Output port \"LEDR\[9..8\]\" at DE1_SOC.v(19) has no driver" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1687291301397 "|DE1_SOC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexto7seg hexto7seg:hex_0 " "Elaborating entity \"hexto7seg\" for hierarchy \"hexto7seg:hex_0\"" {  } { { "DE1_SOC.v" "hex_0" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687291301397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard hazard:my_computer " "Elaborating entity \"hazard\" for hierarchy \"hazard:my_computer\"" {  } { { "DE1_SOC.v" "my_computer" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687291301398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpath hazard:my_computer\|dpath:dp " "Elaborating entity \"dpath\" for hierarchy \"hazard:my_computer\|dpath:dp\"" {  } { { "hazard.v" "dp" { Text "C:/Users/nekilic/Desktop/46/project/hazard/hazard.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687291301399 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 dpath.v(148) " "Verilog HDL assignment warning at dpath.v(148): truncated value with size 64 to match size of target (32)" {  } { { "dpath.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/dpath.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687291301401 "|DE1_SOC|hazard:my_computer|dpath:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 dpath.v(159) " "Verilog HDL assignment warning at dpath.v(159): truncated value with size 64 to match size of target (32)" {  } { { "dpath.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/dpath.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687291301401 "|DE1_SOC|hazard:my_computer|dpath:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_sync_rw hazard:my_computer\|dpath:dp\|Register_sync_rw:PC_REG " "Elaborating entity \"Register_sync_rw\" for hierarchy \"hazard:my_computer\|dpath:dp\|Register_sync_rw:PC_REG\"" {  } { { "dpath.v" "PC_REG" { Text "C:/Users/nekilic/Desktop/46/project/hazard/dpath.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687291301401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1 hazard:my_computer\|dpath:dp\|Mux_2to1:PC_INPUT_MUX " "Elaborating entity \"Mux_2to1\" for hierarchy \"hazard:my_computer\|dpath:dp\|Mux_2to1:PC_INPUT_MUX\"" {  } { { "dpath.v" "PC_INPUT_MUX" { Text "C:/Users/nekilic/Desktop/46/project/hazard/dpath.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687291301402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder hazard:my_computer\|dpath:dp\|Adder:PC_ADDER " "Elaborating entity \"Adder\" for hierarchy \"hazard:my_computer\|dpath:dp\|Adder:PC_ADDER\"" {  } { { "dpath.v" "PC_ADDER" { Text "C:/Users/nekilic/Desktop/46/project/hazard/dpath.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687291301403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_memory hazard:my_computer\|dpath:dp\|Instruction_memory:INST_MEM " "Elaborating entity \"Instruction_memory\" for hierarchy \"hazard:my_computer\|dpath:dp\|Instruction_memory:INST_MEM\"" {  } { { "dpath.v" "INST_MEM" { Text "C:/Users/nekilic/Desktop/46/project/hazard/dpath.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687291301404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1 hazard:my_computer\|dpath:dp\|Mux_2to1:A1_MUX " "Elaborating entity \"Mux_2to1\" for hierarchy \"hazard:my_computer\|dpath:dp\|Mux_2to1:A1_MUX\"" {  } { { "dpath.v" "A1_MUX" { Text "C:/Users/nekilic/Desktop/46/project/hazard/dpath.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687291301406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_file hazard:my_computer\|dpath:dp\|Register_file:REG_FILE " "Elaborating entity \"Register_file\" for hierarchy \"hazard:my_computer\|dpath:dp\|Register_file:REG_FILE\"" {  } { { "dpath.v" "REG_FILE" { Text "C:/Users/nekilic/Desktop/46/project/hazard/dpath.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687291301407 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Reg_Out\[15\] 0 Register_file.v(30) " "Net \"Reg_Out\[15\]\" at Register_file.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "Register_file.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_file.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687291301409 "|DE1_SOC|hazard:my_computer|dpath:dp|Register_file:REG_FILE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_4to16 hazard:my_computer\|dpath:dp\|Register_file:REG_FILE\|Decoder_4to16:dec " "Elaborating entity \"Decoder_4to16\" for hierarchy \"hazard:my_computer\|dpath:dp\|Register_file:REG_FILE\|Decoder_4to16:dec\"" {  } { { "Register_file.v" "dec" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_file.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687291301412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_16to1 hazard:my_computer\|dpath:dp\|Register_file:REG_FILE\|Mux_16to1:mux_0 " "Elaborating entity \"Mux_16to1\" for hierarchy \"hazard:my_computer\|dpath:dp\|Register_file:REG_FILE\|Mux_16to1:mux_0\"" {  } { { "Register_file.v" "mux_0" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_file.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687291301412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "better_extender hazard:my_computer\|dpath:dp\|better_extender:EXTENDER " "Elaborating entity \"better_extender\" for hierarchy \"hazard:my_computer\|dpath:dp\|better_extender:EXTENDER\"" {  } { { "dpath.v" "EXTENDER" { Text "C:/Users/nekilic/Desktop/46/project/hazard/dpath.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687291301414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender hazard:my_computer\|dpath:dp\|better_extender:EXTENDER\|Extender:worse_extender " "Elaborating entity \"Extender\" for hierarchy \"hazard:my_computer\|dpath:dp\|better_extender:EXTENDER\|Extender:worse_extender\"" {  } { { "better_extender.v" "worse_extender" { Text "C:/Users/nekilic/Desktop/46/project/hazard/better_extender.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687291301415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_simple hazard:my_computer\|dpath:dp\|Register_simple:DECODE_REG0 " "Elaborating entity \"Register_simple\" for hierarchy \"hazard:my_computer\|dpath:dp\|Register_simple:DECODE_REG0\"" {  } { { "dpath.v" "DECODE_REG0" { Text "C:/Users/nekilic/Desktop/46/project/hazard/dpath.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687291301415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_simple hazard:my_computer\|dpath:dp\|Register_simple:DECODE_REG2 " "Elaborating entity \"Register_simple\" for hierarchy \"hazard:my_computer\|dpath:dp\|Register_simple:DECODE_REG2\"" {  } { { "dpath.v" "DECODE_REG2" { Text "C:/Users/nekilic/Desktop/46/project/hazard/dpath.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687291301416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4to1 hazard:my_computer\|dpath:dp\|Mux_4to1:FORWARD_MUX_A " "Elaborating entity \"Mux_4to1\" for hierarchy \"hazard:my_computer\|dpath:dp\|Mux_4to1:FORWARD_MUX_A\"" {  } { { "dpath.v" "FORWARD_MUX_A" { Text "C:/Users/nekilic/Desktop/46/project/hazard/dpath.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687291301417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU hazard:my_computer\|dpath:dp\|ALU:ALU_MODULE " "Elaborating entity \"ALU\" for hierarchy \"hazard:my_computer\|dpath:dp\|ALU:ALU_MODULE\"" {  } { { "dpath.v" "ALU_MODULE" { Text "C:/Users/nekilic/Desktop/46/project/hazard/dpath.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687291301418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory hazard:my_computer\|dpath:dp\|Memory:MEMORY_MODULE " "Elaborating entity \"Memory\" for hierarchy \"hazard:my_computer\|dpath:dp\|Memory:MEMORY_MODULE\"" {  } { { "dpath.v" "MEMORY_MODULE" { Text "C:/Users/nekilic/Desktop/46/project/hazard/dpath.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687291301419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller hazard:my_computer\|controller:cont " "Elaborating entity \"controller\" for hierarchy \"hazard:my_computer\|controller:cont\"" {  } { { "hazard.v" "cont" { Text "C:/Users/nekilic/Desktop/46/project/hazard/hazard.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687291301421 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.v(131) " "Verilog HDL Case Statement warning at controller.v(131): incomplete case statement has no default case item" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 131 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1687291301422 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegSrcD controller.v(105) " "Verilog HDL Always Construct warning at controller.v(105): inferring latch(es) for variable \"RegSrcD\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 105 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687291301422 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoRegD controller.v(105) " "Verilog HDL Always Construct warning at controller.v(105): inferring latch(es) for variable \"MemtoRegD\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 105 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687291301422 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWriteD controller.v(105) " "Verilog HDL Always Construct warning at controller.v(105): inferring latch(es) for variable \"RegWriteD\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 105 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687291301422 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWriteD controller.v(105) " "Verilog HDL Always Construct warning at controller.v(105): inferring latch(es) for variable \"MemWriteD\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 105 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687291301422 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrcD controller.v(105) " "Verilog HDL Always Construct warning at controller.v(105): inferring latch(es) for variable \"ALUSrcD\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 105 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687291301422 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BranchD controller.v(105) " "Verilog HDL Always Construct warning at controller.v(105): inferring latch(es) for variable \"BranchD\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 105 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687291301422 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ImmSrcD controller.v(105) " "Verilog HDL Always Construct warning at controller.v(105): inferring latch(es) for variable \"ImmSrcD\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 105 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687291301422 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUControlD controller.v(105) " "Verilog HDL Always Construct warning at controller.v(105): inferring latch(es) for variable \"ALUControlD\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 105 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687291301422 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift_enable controller.v(105) " "Verilog HDL Always Construct warning at controller.v(105): inferring latch(es) for variable \"shift_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 105 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687291301422 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rotate_immediate_enable controller.v(105) " "Verilog HDL Always Construct warning at controller.v(105): inferring latch(es) for variable \"rotate_immediate_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 105 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687291301422 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rotate_immediate_enable controller.v(105) " "Inferred latch for \"rotate_immediate_enable\" at controller.v(105)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301422 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift_enable controller.v(105) " "Inferred latch for \"shift_enable\" at controller.v(105)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301422 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrcD\[0\] controller.v(192) " "Inferred latch for \"ImmSrcD\[0\]\" at controller.v(192)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301422 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrcD\[1\] controller.v(192) " "Inferred latch for \"ImmSrcD\[1\]\" at controller.v(192)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301422 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrcD\[0\] controller.v(192) " "Inferred latch for \"RegSrcD\[0\]\" at controller.v(192)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301422 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrcD\[1\] controller.v(192) " "Inferred latch for \"RegSrcD\[1\]\" at controller.v(192)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301422 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcD controller.v(192) " "Inferred latch for \"ALUSrcD\" at controller.v(192)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301422 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControlD\[0\] controller.v(192) " "Inferred latch for \"ALUControlD\[0\]\" at controller.v(192)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301422 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControlD\[1\] controller.v(192) " "Inferred latch for \"ALUControlD\[1\]\" at controller.v(192)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301422 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControlD\[2\] controller.v(192) " "Inferred latch for \"ALUControlD\[2\]\" at controller.v(192)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301422 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControlD\[3\] controller.v(192) " "Inferred latch for \"ALUControlD\[3\]\" at controller.v(192)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301422 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoRegD controller.v(192) " "Inferred latch for \"MemtoRegD\" at controller.v(192)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301422 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWriteD controller.v(192) " "Inferred latch for \"MemWriteD\" at controller.v(192)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301422 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWriteD controller.v(192) " "Inferred latch for \"RegWriteD\" at controller.v(192)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301422 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchD controller.v(192) " "Inferred latch for \"BranchD\" at controller.v(192)" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291301422 "|DE1_SOC|hazard:my_computer|controller:cont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardUnit hazard:my_computer\|HazardUnit:hu " "Elaborating entity \"HazardUnit\" for hierarchy \"hazard:my_computer\|HazardUnit:hu\"" {  } { { "hazard.v" "hu" { Text "C:/Users/nekilic/Desktop/46/project/hazard/hazard.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687291301423 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_out\[7\] " "Net \"reg_out\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SOC.v" "reg_out\[7\]" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1687291301516 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_out\[6\] " "Net \"reg_out\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SOC.v" "reg_out\[6\]" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1687291301516 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_out\[5\] " "Net \"reg_out\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SOC.v" "reg_out\[5\]" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1687291301516 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_out\[4\] " "Net \"reg_out\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SOC.v" "reg_out\[4\]" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1687291301516 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1687291301516 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_out\[7\] " "Net \"reg_out\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SOC.v" "reg_out\[7\]" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1687291301516 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_out\[6\] " "Net \"reg_out\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SOC.v" "reg_out\[6\]" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1687291301516 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_out\[5\] " "Net \"reg_out\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SOC.v" "reg_out\[5\]" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1687291301516 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_out\[4\] " "Net \"reg_out\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SOC.v" "reg_out\[4\]" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1687291301516 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1687291301516 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1687291302597 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hazard:my_computer\|controller:cont\|BranchD hazard:my_computer\|controller:cont\|RegSrcD\[0\] " "Duplicate LATCH primitive \"hazard:my_computer\|controller:cont\|BranchD\" merged with LATCH primitive \"hazard:my_computer\|controller:cont\|RegSrcD\[0\]\"" {  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1687291302614 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1687291302614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hazard:my_computer\|controller:cont\|RegSrcD\[0\] " "Latch hazard:my_computer\|controller:cont\|RegSrcD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[27\] " "Ports D and ENA on the latch are fed by the same signal hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[27\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687291302614 ""}  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687291302614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hazard:my_computer\|controller:cont\|RegSrcD\[1\] " "Latch hazard:my_computer\|controller:cont\|RegSrcD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687291302614 ""}  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687291302614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hazard:my_computer\|controller:cont\|RegWriteD " "Latch hazard:my_computer\|controller:cont\|RegWriteD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[27\] " "Ports D and ENA on the latch are fed by the same signal hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[27\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687291302615 ""}  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687291302615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hazard:my_computer\|controller:cont\|MemtoRegD " "Latch hazard:my_computer\|controller:cont\|MemtoRegD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687291302615 ""}  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687291302615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hazard:my_computer\|controller:cont\|ALUControlD\[2\] " "Latch hazard:my_computer\|controller:cont\|ALUControlD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687291302615 ""}  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687291302615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hazard:my_computer\|controller:cont\|ALUControlD\[3\] " "Latch hazard:my_computer\|controller:cont\|ALUControlD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687291302615 ""}  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687291302615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hazard:my_computer\|controller:cont\|shift_enable " "Latch hazard:my_computer\|controller:cont\|shift_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687291302615 ""}  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687291302615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hazard:my_computer\|controller:cont\|ImmSrcD\[0\] " "Latch hazard:my_computer\|controller:cont\|ImmSrcD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687291302615 ""}  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687291302615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hazard:my_computer\|controller:cont\|ImmSrcD\[1\] " "Latch hazard:my_computer\|controller:cont\|ImmSrcD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687291302615 ""}  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687291302615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hazard:my_computer\|controller:cont\|rotate_immediate_enable " "Latch hazard:my_computer\|controller:cont\|rotate_immediate_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687291302615 ""}  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687291302615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hazard:my_computer\|controller:cont\|ALUSrcD " "Latch hazard:my_computer\|controller:cont\|ALUSrcD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687291302615 ""}  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687291302615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hazard:my_computer\|controller:cont\|ALUControlD\[0\] " "Latch hazard:my_computer\|controller:cont\|ALUControlD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687291302615 ""}  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687291302615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hazard:my_computer\|controller:cont\|ALUControlD\[1\] " "Latch hazard:my_computer\|controller:cont\|ALUControlD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687291302615 ""}  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 192 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687291302615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hazard:my_computer\|controller:cont\|MemWriteD " "Latch hazard:my_computer\|controller:cont\|MemWriteD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687291302615 ""}  } { { "controller.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/controller.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687291302615 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687291303906 "|DE1_SOC|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687291303906 "|DE1_SOC|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687291303906 "|DE1_SOC|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687291303906 "|DE1_SOC|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687291303906 "|DE1_SOC|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687291303906 "|DE1_SOC|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687291303906 "|DE1_SOC|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687291303906 "|DE1_SOC|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687291303906 "|DE1_SOC|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687291303906 "|DE1_SOC|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687291303906 "|DE1_SOC|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687291303906 "|DE1_SOC|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687291303906 "|DE1_SOC|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687291303906 "|DE1_SOC|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687291303906 "|DE1_SOC|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687291303906 "|DE1_SOC|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687291303906 "|DE1_SOC|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687291303906 "|DE1_SOC|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687291303906 "|DE1_SOC|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687291303906 "|DE1_SOC|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687291303906 "|DE1_SOC|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687291303906 "|DE1_SOC|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687291303906 "|DE1_SOC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687291303906 "|DE1_SOC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687291303906 "|DE1_SOC|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687291303906 "|DE1_SOC|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687291303906 "|DE1_SOC|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1687291303906 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687291304007 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687291305461 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687291305461 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687291305567 "|DE1_SOC|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687291305567 "|DE1_SOC|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687291305567 "|DE1_SOC|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687291305567 "|DE1_SOC|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687291305567 "|DE1_SOC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687291305567 "|DE1_SOC|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687291305567 "|DE1_SOC|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SOC.v" "" { Text "C:/Users/nekilic/Desktop/46/project/hazard/DE1_SOC.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687291305567 "|DE1_SOC|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1687291305567 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2666 " "Implemented 2666 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687291305572 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687291305572 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2600 " "Implemented 2600 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687291305572 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687291305572 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687291305598 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 23:01:45 2023 " "Processing ended: Tue Jun 20 23:01:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687291305598 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687291305598 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687291305598 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687291305598 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1687291307108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687291307109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 23:01:46 2023 " "Processing started: Tue Jun 20 23:01:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687291307109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1687291307109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hazard -c hazard " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hazard -c hazard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1687291307109 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1687291308507 ""}
{ "Info" "0" "" "Project  = hazard" {  } {  } 0 0 "Project  = hazard" 0 0 "Fitter" 0 0 1687291308508 ""}
{ "Info" "0" "" "Revision = hazard" {  } {  } 0 0 "Revision = hazard" 0 0 "Fitter" 0 0 1687291308510 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1687291308648 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1687291308649 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hazard 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"hazard\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1687291308663 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687291308696 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687291308696 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1687291308968 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1687291309086 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1687291309745 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "66 66 " "No exact pin location assignment(s) for 66 pins of 66 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1687291309965 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1687291315590 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 943 global CLKCTRL_G10 " "KEY\[0\]~inputCLKENA0 with 943 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1687291315745 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1687291315745 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687291315745 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1687291315779 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687291315781 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687291315785 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1687291315788 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1687291315788 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1687291315790 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1687291315791 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1687291315793 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1687291315793 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687291315967 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1687291319818 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hazard.sdc " "Synopsys Design Constraints File file not found: 'hazard.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1687291319820 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1687291319821 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_computer\|cont\|Mux15~0  from: datab  to: combout " "Cell: my_computer\|cont\|Mux15~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687291319829 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1687291319829 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1687291319844 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1687291319846 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1687291319849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1687291319882 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1687291320059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:03:02 " "Fitter placement preparation operations ending: elapsed time is 00:03:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687291501981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1687291690158 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1687291705187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687291705188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1687291707498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "33 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/nekilic/Desktop/46/project/hazard/" { { 1 { 0 "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1687291719941 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1687291719941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1687291766928 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1687291766928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:55 " "Fitter routing operations ending: elapsed time is 00:00:55" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687291766935 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.57 " "Total time spent on timing analysis during the Fitter is 5.57 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1687291782714 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687291782791 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687291784218 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687291784221 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687291785620 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687291795670 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nekilic/Desktop/46/project/hazard/output_files/hazard.fit.smsg " "Generated suppressed messages file C:/Users/nekilic/Desktop/46/project/hazard/output_files/hazard.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1687291796494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7520 " "Peak virtual memory: 7520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687291798025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 23:09:58 2023 " "Processing ended: Tue Jun 20 23:09:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687291798025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:12 " "Elapsed time: 00:08:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687291798025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:17 " "Total CPU time (on all processors): 00:05:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687291798025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1687291798025 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1687291799545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687291799546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 23:09:59 2023 " "Processing started: Tue Jun 20 23:09:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687291799546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1687291799546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hazard -c hazard " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hazard -c hazard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1687291799546 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1687291800096 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1687291807460 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4897 " "Peak virtual memory: 4897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687291808180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 23:10:08 2023 " "Processing ended: Tue Jun 20 23:10:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687291808180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687291808180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687291808180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1687291808180 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1687291808858 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1687291809413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687291809413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 23:10:09 2023 " "Processing started: Tue Jun 20 23:10:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687291809413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1687291809413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hazard -c hazard " "Command: quartus_sta hazard -c hazard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1687291809413 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1687291809483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1687291809900 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1687291809900 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687291809931 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687291809931 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1687291810295 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hazard.sdc " "Synopsys Design Constraints File file not found: 'hazard.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1687291810351 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1687291810351 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687291810356 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " "create_clock -period 1.000 -name hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687291810356 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687291810356 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_computer\|cont\|Mux15~0  from: datac  to: combout " "Cell: my_computer\|cont\|Mux15~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687291810363 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687291810363 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1687291810367 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687291810367 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1687291810368 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1687291810374 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687291810516 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687291810516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.783 " "Worst-case setup slack is -10.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291810517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291810517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.783           -4872.319 KEY\[0\]  " "  -10.783           -4872.319 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291810517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.645             -67.418 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]  " "   -6.645             -67.418 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291810517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687291810517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.794 " "Worst-case hold slack is -2.794" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291810530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291810530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.794              -8.088 KEY\[0\]  " "   -2.794              -8.088 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291810530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.948               0.000 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]  " "    0.948               0.000 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291810530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687291810530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.170 " "Worst-case recovery slack is -4.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291810533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291810533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.170             -43.697 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]  " "   -4.170             -43.697 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291810533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687291810533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.101 " "Worst-case removal slack is 2.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291810536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291810536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.101               0.000 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]  " "    2.101               0.000 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291810536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687291810536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291810538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291810538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -521.620 KEY\[0\]  " "   -0.394            -521.620 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291810538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]  " "    0.180               0.000 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291810538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687291810538 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687291810566 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687291810566 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1687291810569 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1687291810596 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1687291811629 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_computer\|cont\|Mux15~0  from: datac  to: combout " "Cell: my_computer\|cont\|Mux15~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687291811744 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687291811744 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687291811744 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687291811773 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687291811773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.705 " "Worst-case setup slack is -10.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291811775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291811775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.705           -4759.466 KEY\[0\]  " "  -10.705           -4759.466 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291811775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.647             -67.708 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]  " "   -6.647             -67.708 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291811775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687291811775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.817 " "Worst-case hold slack is -2.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291811786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291811786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.817              -8.164 KEY\[0\]  " "   -2.817              -8.164 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291811786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.840               0.000 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]  " "    0.840               0.000 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291811786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687291811786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.193 " "Worst-case recovery slack is -4.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291811789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291811789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.193             -44.462 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]  " "   -4.193             -44.462 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291811789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687291811789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.099 " "Worst-case removal slack is 2.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291811791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291811791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.099               0.000 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]  " "    2.099               0.000 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291811791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687291811791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291811794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291811794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -593.099 KEY\[0\]  " "   -0.394            -593.099 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291811794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]  " "    0.114               0.000 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291811794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687291811794 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687291811816 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687291811816 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1687291811819 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1687291811928 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1687291812832 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_computer\|cont\|Mux15~0  from: datac  to: combout " "Cell: my_computer\|cont\|Mux15~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687291812948 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687291812948 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687291812948 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687291812959 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687291812959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.973 " "Worst-case setup slack is -5.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291812962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291812962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.973           -2662.949 KEY\[0\]  " "   -5.973           -2662.949 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291812962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.457             -32.786 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]  " "   -3.457             -32.786 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291812962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687291812962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.533 " "Worst-case hold slack is -1.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291812973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291812973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.533              -4.446 KEY\[0\]  " "   -1.533              -4.446 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291812973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517               0.000 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]  " "    0.517               0.000 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291812973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687291812973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.791 " "Worst-case recovery slack is -1.791" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291812976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291812976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.791             -18.127 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]  " "   -1.791             -18.127 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291812976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687291812976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.046 " "Worst-case removal slack is 1.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291812978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291812978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.046               0.000 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]  " "    1.046               0.000 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291812978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687291812978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.087 " "Worst-case minimum pulse width slack is -0.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291812981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291812981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087             -57.307 KEY\[0\]  " "   -0.087             -57.307 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291812981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226               0.000 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]  " "    0.226               0.000 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291812981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687291812981 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687291813002 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687291813002 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1687291813005 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_computer\|cont\|Mux15~0  from: datac  to: combout " "Cell: my_computer\|cont\|Mux15~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687291813140 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687291813140 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687291813141 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687291813151 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687291813151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.308 " "Worst-case setup slack is -5.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291813153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291813153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.308           -2299.693 KEY\[0\]  " "   -5.308           -2299.693 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291813153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.177             -30.097 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]  " "   -3.177             -30.097 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291813153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687291813153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.536 " "Worst-case hold slack is -1.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291813164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291813164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.536              -4.466 KEY\[0\]  " "   -1.536              -4.466 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291813164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]  " "    0.453               0.000 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291813164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687291813164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.693 " "Worst-case recovery slack is -1.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291813168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291813168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.693             -17.479 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]  " "   -1.693             -17.479 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291813168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687291813168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.070 " "Worst-case removal slack is 1.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291813170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291813170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.070               0.000 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]  " "    1.070               0.000 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291813170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687291813170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.086 " "Worst-case minimum pulse width slack is -0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291813172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291813172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086             -69.644 KEY\[0\]  " "   -0.086             -69.644 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291813172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\]  " "    0.251               0.000 hazard:my_computer\|dpath:dp\|Register_sync_rw:FETCH_REG0\|OUT\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687291813172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687291813172 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687291813195 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687291813195 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1687291814262 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1687291814264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5323 " "Peak virtual memory: 5323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687291814332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 23:10:14 2023 " "Processing ended: Tue Jun 20 23:10:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687291814332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687291814332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687291814332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1687291814332 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 109 s " "Quartus Prime Full Compilation was successful. 0 errors, 109 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1687291815087 ""}
