{"name":"rust-hdl-fpga-support","vers":"0.1.0","deps":[{"name":"regex","req":"^1.6.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"rust-hdl","req":"^0.31.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"063de4283f39e40bfa77a7edfa3b33afdc0ff3da0c403a78340d7cc70546a897","features":{},"yanked":false,"links":null}
{"name":"rust-hdl-fpga-support","vers":"0.2.0","deps":[{"name":"regex","req":"^1.6.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"rust-hdl","req":"^0.32.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"f31106b2a3b68b3354c9be24533151a5984c56643add3657af2cfe38077a7984","features":{},"yanked":false,"links":null}
