/*
 * Generated by Bluespec Compiler (build ad73d8a)
 * 
 * On Tue Jun 15 19:04:05 KST 2021
 * 
 */

/* Generation options: */
#ifndef __mkMemory_h__
#define __mkMemory_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkMemory module */
class MOD_mkMemory : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt8> INST_dMemCnt;
  MOD_Reg<tUInt8> INST_dMemReqQ_clearReq_ehrReg;
  MOD_Wire<tUInt8> INST_dMemReqQ_clearReq_ignored_wires_0;
  MOD_Wire<tUInt8> INST_dMemReqQ_clearReq_ignored_wires_1;
  MOD_Reg<tUInt8> INST_dMemReqQ_clearReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_dMemReqQ_clearReq_virtual_reg_1;
  MOD_Wire<tUInt8> INST_dMemReqQ_clearReq_wires_0;
  MOD_Wire<tUInt8> INST_dMemReqQ_clearReq_wires_1;
  MOD_Reg<tUWide> INST_dMemReqQ_data_0;
  MOD_Reg<tUWide> INST_dMemReqQ_data_1;
  MOD_Reg<tUInt8> INST_dMemReqQ_deqP;
  MOD_Reg<tUInt8> INST_dMemReqQ_deqReq_ehrReg;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqReq_ignored_wires_0;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqReq_ignored_wires_1;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqReq_ignored_wires_2;
  MOD_Reg<tUInt8> INST_dMemReqQ_deqReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_dMemReqQ_deqReq_virtual_reg_1;
  MOD_Reg<tUInt8> INST_dMemReqQ_deqReq_virtual_reg_2;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqReq_wires_0;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqReq_wires_1;
  MOD_Wire<tUInt8> INST_dMemReqQ_deqReq_wires_2;
  MOD_Reg<tUInt8> INST_dMemReqQ_empty;
  MOD_Reg<tUInt8> INST_dMemReqQ_enqP;
  MOD_Reg<tUWide> INST_dMemReqQ_enqReq_ehrReg;
  MOD_Wire<tUWide> INST_dMemReqQ_enqReq_ignored_wires_0;
  MOD_Wire<tUWide> INST_dMemReqQ_enqReq_ignored_wires_1;
  MOD_Wire<tUWide> INST_dMemReqQ_enqReq_ignored_wires_2;
  MOD_Reg<tUInt8> INST_dMemReqQ_enqReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_dMemReqQ_enqReq_virtual_reg_1;
  MOD_Reg<tUInt8> INST_dMemReqQ_enqReq_virtual_reg_2;
  MOD_Wire<tUWide> INST_dMemReqQ_enqReq_wires_0;
  MOD_Wire<tUWide> INST_dMemReqQ_enqReq_wires_1;
  MOD_Wire<tUWide> INST_dMemReqQ_enqReq_wires_2;
  MOD_Reg<tUInt8> INST_dMemReqQ_full;
  MOD_Reg<tUInt8> INST_dMemRespQ_clearReq_ehrReg;
  MOD_Wire<tUInt8> INST_dMemRespQ_clearReq_ignored_wires_0;
  MOD_Wire<tUInt8> INST_dMemRespQ_clearReq_ignored_wires_1;
  MOD_Reg<tUInt8> INST_dMemRespQ_clearReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_dMemRespQ_clearReq_virtual_reg_1;
  MOD_Wire<tUInt8> INST_dMemRespQ_clearReq_wires_0;
  MOD_Wire<tUInt8> INST_dMemRespQ_clearReq_wires_1;
  MOD_Reg<tUWide> INST_dMemRespQ_data_0;
  MOD_Reg<tUWide> INST_dMemRespQ_data_1;
  MOD_Reg<tUInt8> INST_dMemRespQ_deqP;
  MOD_Reg<tUInt8> INST_dMemRespQ_deqReq_ehrReg;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqReq_ignored_wires_0;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqReq_ignored_wires_1;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqReq_ignored_wires_2;
  MOD_Reg<tUInt8> INST_dMemRespQ_deqReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_dMemRespQ_deqReq_virtual_reg_1;
  MOD_Reg<tUInt8> INST_dMemRespQ_deqReq_virtual_reg_2;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqReq_wires_0;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqReq_wires_1;
  MOD_Wire<tUInt8> INST_dMemRespQ_deqReq_wires_2;
  MOD_Reg<tUInt8> INST_dMemRespQ_empty;
  MOD_Reg<tUInt8> INST_dMemRespQ_enqP;
  MOD_Reg<tUWide> INST_dMemRespQ_enqReq_ehrReg;
  MOD_Wire<tUWide> INST_dMemRespQ_enqReq_ignored_wires_0;
  MOD_Wire<tUWide> INST_dMemRespQ_enqReq_ignored_wires_1;
  MOD_Wire<tUWide> INST_dMemRespQ_enqReq_ignored_wires_2;
  MOD_Reg<tUInt8> INST_dMemRespQ_enqReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_dMemRespQ_enqReq_virtual_reg_1;
  MOD_Reg<tUInt8> INST_dMemRespQ_enqReq_virtual_reg_2;
  MOD_Wire<tUWide> INST_dMemRespQ_enqReq_wires_0;
  MOD_Wire<tUWide> INST_dMemRespQ_enqReq_wires_1;
  MOD_Wire<tUWide> INST_dMemRespQ_enqReq_wires_2;
  MOD_Reg<tUInt8> INST_dMemRespQ_full;
  MOD_Reg<tUInt8> INST_dMemStatus;
  MOD_Reg<tUWide> INST_dMemTempData;
  MOD_Reg<tUInt8> INST_iMemCnt;
  MOD_Reg<tUInt8> INST_iMemReqQ_clearReq_ehrReg;
  MOD_Wire<tUInt8> INST_iMemReqQ_clearReq_ignored_wires_0;
  MOD_Wire<tUInt8> INST_iMemReqQ_clearReq_ignored_wires_1;
  MOD_Reg<tUInt8> INST_iMemReqQ_clearReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_iMemReqQ_clearReq_virtual_reg_1;
  MOD_Wire<tUInt8> INST_iMemReqQ_clearReq_wires_0;
  MOD_Wire<tUInt8> INST_iMemReqQ_clearReq_wires_1;
  MOD_Reg<tUWide> INST_iMemReqQ_data_0;
  MOD_Reg<tUWide> INST_iMemReqQ_data_1;
  MOD_Reg<tUInt8> INST_iMemReqQ_deqP;
  MOD_Reg<tUInt8> INST_iMemReqQ_deqReq_ehrReg;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqReq_ignored_wires_0;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqReq_ignored_wires_1;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqReq_ignored_wires_2;
  MOD_Reg<tUInt8> INST_iMemReqQ_deqReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_iMemReqQ_deqReq_virtual_reg_1;
  MOD_Reg<tUInt8> INST_iMemReqQ_deqReq_virtual_reg_2;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqReq_wires_0;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqReq_wires_1;
  MOD_Wire<tUInt8> INST_iMemReqQ_deqReq_wires_2;
  MOD_Reg<tUInt8> INST_iMemReqQ_empty;
  MOD_Reg<tUInt8> INST_iMemReqQ_enqP;
  MOD_Reg<tUWide> INST_iMemReqQ_enqReq_ehrReg;
  MOD_Wire<tUWide> INST_iMemReqQ_enqReq_ignored_wires_0;
  MOD_Wire<tUWide> INST_iMemReqQ_enqReq_ignored_wires_1;
  MOD_Wire<tUWide> INST_iMemReqQ_enqReq_ignored_wires_2;
  MOD_Reg<tUInt8> INST_iMemReqQ_enqReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_iMemReqQ_enqReq_virtual_reg_1;
  MOD_Reg<tUInt8> INST_iMemReqQ_enqReq_virtual_reg_2;
  MOD_Wire<tUWide> INST_iMemReqQ_enqReq_wires_0;
  MOD_Wire<tUWide> INST_iMemReqQ_enqReq_wires_1;
  MOD_Wire<tUWide> INST_iMemReqQ_enqReq_wires_2;
  MOD_Reg<tUInt8> INST_iMemReqQ_full;
  MOD_Reg<tUInt8> INST_iMemRespQ_clearReq_ehrReg;
  MOD_Wire<tUInt8> INST_iMemRespQ_clearReq_ignored_wires_0;
  MOD_Wire<tUInt8> INST_iMemRespQ_clearReq_ignored_wires_1;
  MOD_Reg<tUInt8> INST_iMemRespQ_clearReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_iMemRespQ_clearReq_virtual_reg_1;
  MOD_Wire<tUInt8> INST_iMemRespQ_clearReq_wires_0;
  MOD_Wire<tUInt8> INST_iMemRespQ_clearReq_wires_1;
  MOD_Reg<tUWide> INST_iMemRespQ_data_0;
  MOD_Reg<tUWide> INST_iMemRespQ_data_1;
  MOD_Reg<tUInt8> INST_iMemRespQ_deqP;
  MOD_Reg<tUInt8> INST_iMemRespQ_deqReq_ehrReg;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqReq_ignored_wires_0;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqReq_ignored_wires_1;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqReq_ignored_wires_2;
  MOD_Reg<tUInt8> INST_iMemRespQ_deqReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_iMemRespQ_deqReq_virtual_reg_1;
  MOD_Reg<tUInt8> INST_iMemRespQ_deqReq_virtual_reg_2;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqReq_wires_0;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqReq_wires_1;
  MOD_Wire<tUInt8> INST_iMemRespQ_deqReq_wires_2;
  MOD_Reg<tUInt8> INST_iMemRespQ_empty;
  MOD_Reg<tUInt8> INST_iMemRespQ_enqP;
  MOD_Reg<tUWide> INST_iMemRespQ_enqReq_ehrReg;
  MOD_Wire<tUWide> INST_iMemRespQ_enqReq_ignored_wires_0;
  MOD_Wire<tUWide> INST_iMemRespQ_enqReq_ignored_wires_1;
  MOD_Wire<tUWide> INST_iMemRespQ_enqReq_ignored_wires_2;
  MOD_Reg<tUInt8> INST_iMemRespQ_enqReq_virtual_reg_0;
  MOD_Reg<tUInt8> INST_iMemRespQ_enqReq_virtual_reg_1;
  MOD_Reg<tUInt8> INST_iMemRespQ_enqReq_virtual_reg_2;
  MOD_Wire<tUWide> INST_iMemRespQ_enqReq_wires_0;
  MOD_Wire<tUWide> INST_iMemRespQ_enqReq_wires_1;
  MOD_Wire<tUWide> INST_iMemRespQ_enqReq_wires_2;
  MOD_Reg<tUInt8> INST_iMemRespQ_full;
  MOD_Reg<tUInt8> INST_iMemStatus;
  MOD_Reg<tUWide> INST_iMemTempData;
  MOD_RegFile<tUInt32,tUInt32> INST_mem;
  MOD_Reg<tUInt32> INST_penaltyCnt;
 
 /* Constructor */
 public:
  MOD_mkMemory(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_dReq_r;
  tUWide PORT_iReq_r;
  tUWide PORT_dResp;
  tUWide PORT_iResp;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_dMemRespQ_empty__h40356;
  tUInt8 DEF_iMemRespQ_empty__h19367;
  tUInt8 DEF_iMemCnt_53_EQ_SEL_ARR_iMemReqQ_data_0_54_BITS__ETC___d460;
  tUInt8 DEF_x__h46775;
  tUInt8 DEF_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_BITS__ETC___d375;
  tUInt8 DEF_SEL_ARR_NOT_dMemReqQ_data_0_69_BIT_163_80_81_N_ETC___d385;
  tUInt8 DEF_NOT_dMemCnt_68_EQ_SEL_ARR_dMemReqQ_data_0_69_B_ETC___d376;
  tUInt8 DEF_x__h42463;
  tUInt8 DEF_x__h44919;
  tUInt32 DEF__read__h42296;
  tUWide DEF_dMemReqQ_data_1___d371;
  tUWide DEF_dMemReqQ_data_0___d369;
  tUWide DEF_iMemReqQ_data_1___d456;
  tUWide DEF_iMemReqQ_data_0___d454;
  tUInt8 DEF_dMemStatus__h42432;
  tUInt8 DEF_iMemStatus__h44940;
  tUInt8 DEF_dMemRespQ_full__h40327;
  tUInt8 DEF_dMemReqQ_full__h29937;
  tUInt8 DEF_dMemReqQ_empty__h29966;
  tUInt8 DEF_iMemRespQ_full__h19338;
  tUInt8 DEF_iMemReqQ_full__h8942;
  tUInt8 DEF_iMemReqQ_empty__h8971;
  tUInt8 DEF_x__h44951;
  tUInt8 DEF__read_burstLength__h44977;
  tUInt8 DEF__read_burstLength__h44969;
  tUInt8 DEF__read_burstLength__h42481;
  tUInt8 DEF__read_burstLength__h42489;
  tUInt8 DEF_dMemReqQ_data_0_69_BIT_163___d380;
  tUInt8 DEF_dMemReqQ_data_1_71_BIT_163___d382;
  tUInt8 DEF_y__h44948;
  tUInt8 DEF_y__h42538;
  tUInt8 DEF_penaltyCnt_77_EQ_5___d378;
  tUInt8 DEF_NOT_iMemCnt_53_EQ_SEL_ARR_iMemReqQ_data_0_54_B_ETC___d461;
 
 /* Local definitions */
 private:
  tUWide DEF__0_CONCAT_DONTCARE___d182;
  tUWide DEF__0_CONCAT_DONTCARE___d90;
  tUInt8 DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d288;
  tUInt8 DEF_IF_dMemRespQ_clearReq_wires_0_whas__18_THEN_dM_ETC___d321;
  tUInt8 DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d197;
  tUInt8 DEF_IF_dMemReqQ_clearReq_wires_0_whas__27_THEN_dMe_ETC___d230;
  tUInt8 DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d105;
  tUInt8 DEF_IF_iMemRespQ_clearReq_wires_0_whas__35_THEN_iM_ETC___d138;
  tUInt8 DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d13;
  tUInt8 DEF_IF_iMemReqQ_clearReq_wires_0_whas__3_THEN_iMem_ETC___d46;
  tUWide DEF_dMemReqQ_enqReq_wires_2_wget____d186;
  tUWide DEF_dMemReqQ_enqReq_wires_1_wget____d189;
  tUWide DEF_dMemReqQ_enqReq_wires_0_wget____d192;
  tUWide DEF_dMemReqQ_enqReq_ehrReg___d194;
  tUWide DEF_iMemReqQ_enqReq_wires_2_wget____d2;
  tUWide DEF_iMemReqQ_enqReq_wires_1_wget____d5;
  tUWide DEF_iMemReqQ_enqReq_wires_0_wget____d8;
  tUWide DEF_iMemReqQ_enqReq_ehrReg___d10;
  tUWide DEF_dMemRespQ_enqReq_wires_2_wget____d277;
  tUWide DEF_dMemRespQ_enqReq_wires_1_wget____d280;
  tUWide DEF_dMemRespQ_enqReq_wires_0_wget____d283;
  tUWide DEF_dMemRespQ_enqReq_ehrReg___d285;
  tUWide DEF_iMemRespQ_enqReq_wires_2_wget____d94;
  tUWide DEF_iMemRespQ_enqReq_wires_1_wget____d97;
  tUWide DEF_iMemRespQ_enqReq_wires_0_wget____d100;
  tUWide DEF_iMemRespQ_enqReq_ehrReg___d102;
  tUWide DEF_dMemRespQ_data_1__h51214;
  tUWide DEF_dMemRespQ_data_0__h51192;
  tUWide DEF_iMemRespQ_data_1__h49011;
  tUWide DEF_iMemRespQ_data_0__h48989;
  tUWide DEF_dMemTempData__h43624;
  tUWide DEF_iMemTempData__h45578;
  tUInt8 DEF_dMemRespQ_clearReq_wires_0_whas____d318;
  tUInt8 DEF_dMemRespQ_clearReq_wires_0_wget____d319;
  tUInt8 DEF_dMemRespQ_clearReq_ehrReg___d320;
  tUInt8 DEF_dMemRespQ_deqReq_ehrReg___d312;
  tUInt8 DEF_dMemRespQ_enqReq_wires_1_whas____d279;
  tUInt8 DEF_dMemRespQ_enqReq_wires_0_whas____d282;
  tUInt8 DEF_x__h50681;
  tUInt8 DEF_dMemReqQ_clearReq_wires_0_whas____d227;
  tUInt8 DEF_dMemReqQ_clearReq_wires_0_wget____d228;
  tUInt8 DEF_dMemReqQ_clearReq_ehrReg___d229;
  tUInt8 DEF_dMemReqQ_deqReq_ehrReg___d221;
  tUInt8 DEF_dMemReqQ_enqReq_wires_1_whas____d188;
  tUInt8 DEF_dMemReqQ_enqReq_wires_0_whas____d191;
  tUInt8 DEF_iMemRespQ_clearReq_wires_0_whas____d135;
  tUInt8 DEF_iMemRespQ_clearReq_wires_0_wget____d136;
  tUInt8 DEF_iMemRespQ_clearReq_ehrReg___d137;
  tUInt8 DEF_iMemRespQ_deqReq_ehrReg___d129;
  tUInt8 DEF_iMemRespQ_enqReq_wires_1_whas____d96;
  tUInt8 DEF_iMemRespQ_enqReq_wires_0_whas____d99;
  tUInt8 DEF_x__h48478;
  tUInt8 DEF_iMemReqQ_clearReq_wires_0_whas____d43;
  tUInt8 DEF_iMemReqQ_clearReq_wires_0_wget____d44;
  tUInt8 DEF_iMemReqQ_clearReq_ehrReg___d45;
  tUInt8 DEF_iMemReqQ_deqReq_ehrReg___d37;
  tUInt8 DEF_iMemReqQ_enqReq_wires_1_whas____d4;
  tUInt8 DEF_iMemReqQ_enqReq_wires_0_whas____d7;
  tUWide DEF_dMemReqQ_enqReq_ehrReg_94_BITS_163_TO_0___d209;
  tUWide DEF_dMemReqQ_enqReq_wires_0_wget__92_BITS_163_TO_0___d208;
  tUWide DEF_dMemReqQ_enqReq_wires_1_wget__89_BITS_163_TO_0___d207;
  tUWide DEF_dMemReqQ_enqReq_wires_2_wget__86_BITS_163_TO_0___d206;
  tUWide DEF_iMemReqQ_enqReq_ehrReg_0_BITS_163_TO_0___d25;
  tUWide DEF_iMemReqQ_enqReq_wires_0_wget_BITS_163_TO_0___d24;
  tUWide DEF_iMemReqQ_enqReq_wires_2_wget_BITS_163_TO_0___d22;
  tUWide DEF_iMemReqQ_enqReq_wires_1_wget_BITS_163_TO_0___d23;
  tUWide DEF_dMemRespQ_enqReq_ehrReg_85_BITS_127_TO_0___d300;
  tUWide DEF_dMemRespQ_enqReq_wires_0_wget__83_BITS_127_TO_0___d299;
  tUWide DEF_dMemRespQ_enqReq_wires_1_wget__80_BITS_127_TO_0___d298;
  tUWide DEF_dMemRespQ_enqReq_wires_2_wget__77_BITS_127_TO_0___d297;
  tUWide DEF_iMemRespQ_enqReq_ehrReg_02_BITS_127_TO_0___d117;
  tUWide DEF_iMemRespQ_enqReq_wires_0_wget__00_BITS_127_TO_0___d116;
  tUWide DEF_iMemRespQ_enqReq_wires_2_wget__4_BITS_127_TO_0___d114;
  tUWide DEF_iMemRespQ_enqReq_wires_1_wget__7_BITS_127_TO_0___d115;
  tUInt8 DEF_dMemReqQ_enqReq_ehrReg_94_BIT_164___d195;
  tUInt8 DEF_iMemReqQ_enqReq_ehrReg_0_BIT_164___d11;
  tUInt8 DEF_dMemRespQ_enqReq_ehrReg_85_BIT_128___d286;
  tUInt8 DEF_iMemRespQ_enqReq_ehrReg_02_BIT_128___d103;
  tUWide DEF_IF_dMemReqQ_enqReq_virtual_reg_2_read__37_OR_I_ETC___d271;
  tUWide DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d211;
  tUWide DEF_IF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_NO_ETC___d213;
  tUWide DEF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_dMemR_ETC___d212;
  tUWide DEF_IF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_NO_ETC___d274;
  tUWide DEF_IF_dMemReqQ_enqReq_ehrReg_94_BIT_164_95_THEN_d_ETC___d523;
  tUWide DEF_IF_dMemReqQ_enqReq_wires_0_whas__91_THEN_dMemR_ETC___d210;
  tUWide DEF_IF_iMemReqQ_enqReq_virtual_reg_2_read__3_OR_IF_ETC___d87;
  tUWide DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d27;
  tUWide DEF_IF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_NOT_iM_ETC___d29;
  tUWide DEF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_iMemReqQ__ETC___d28;
  tUWide DEF_IF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_NOT_iM_ETC___d91;
  tUWide DEF_IF_iMemReqQ_enqReq_ehrReg_0_BIT_164_1_THEN_iMe_ETC___d499;
  tUWide DEF_IF_iMemReqQ_enqReq_wires_0_whas_THEN_iMemReqQ__ETC___d26;
  tUWide DEF_IF_dMemRespQ_enqReq_virtual_reg_2_read__28_OR__ETC___d362;
  tUWide DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d302;
  tUWide DEF_IF_IF_dMemRespQ_enqReq_wires_2_whas__76_THEN_N_ETC___d304;
  tUWide DEF_IF_dMemRespQ_enqReq_wires_2_whas__76_THEN_dMem_ETC___d303;
  tUWide DEF_IF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_N_ETC___d365;
  tUWide DEF_IF_dMemRespQ_enqReq_ehrReg_85_BIT_128_86_THEN__ETC___d418;
  tUWide DEF_IF_dMemRespQ_enqReq_wires_0_whas__82_THEN_dMem_ETC___d301;
  tUWide DEF_IF_iMemRespQ_enqReq_virtual_reg_2_read__45_OR__ETC___d179;
  tUWide DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d119;
  tUWide DEF_IF_IF_iMemRespQ_enqReq_wires_2_whas__3_THEN_NO_ETC___d121;
  tUWide DEF_IF_iMemRespQ_enqReq_wires_2_whas__3_THEN_iMemR_ETC___d120;
  tUWide DEF_IF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_NO_ETC___d183;
  tUWide DEF_IF_iMemRespQ_enqReq_ehrReg_02_BIT_128_03_THEN__ETC___d473;
  tUWide DEF_IF_iMemRespQ_enqReq_wires_0_whas__9_THEN_iMemR_ETC___d118;
  tUInt8 DEF_IF_dMemRespQ_deqReq_wires_1_whas__08_THEN_dMem_ETC___d314;
  tUInt8 DEF_IF_dMemReqQ_deqReq_wires_1_whas__17_THEN_dMemR_ETC___d223;
  tUInt8 DEF_IF_iMemRespQ_deqReq_wires_1_whas__25_THEN_iMem_ETC___d131;
  tUInt8 DEF_IF_iMemReqQ_deqReq_wires_1_whas__3_THEN_iMemRe_ETC___d39;
  tUWide DEF__1_CONCAT_dReq_r___d522;
  tUWide DEF__1_CONCAT_iReq_r___d498;
  tUWide DEF_IF_dMemReqQ_enqReq_wires_2_whas__85_THEN_dMemR_ETC___d214;
  tUWide DEF_IF_dMemReqQ_enqReq_wires_1_whas__88_THEN_dMemR_ETC___d275;
  tUWide DEF_dMemReqQ_enqReq_ehrReg_94_BIT_164_95_CONCAT_IF_ETC___d524;
  tUWide DEF_IF_iMemReqQ_enqReq_wires_2_whas_THEN_iMemReqQ__ETC___d30;
  tUWide DEF_IF_iMemReqQ_enqReq_wires_1_whas_THEN_iMemReqQ__ETC___d92;
  tUWide DEF_iMemReqQ_enqReq_ehrReg_0_BIT_164_1_CONCAT_IF_i_ETC___d500;
  tUWide DEF__1_CONCAT_iMemTempData_71___d472;
  tUWide DEF__1_CONCAT_dMemTempData_16___d417;
  tUWide DEF_IF_dMemRespQ_enqReq_wires_2_whas__76_THEN_dMem_ETC___d305;
  tUWide DEF_IF_dMemRespQ_enqReq_wires_1_whas__79_THEN_dMem_ETC___d366;
  tUWide DEF_dMemRespQ_enqReq_ehrReg_85_BIT_128_86_CONCAT_I_ETC___d419;
  tUWide DEF_IF_iMemRespQ_enqReq_wires_2_whas__3_THEN_iMemR_ETC___d122;
  tUWide DEF_IF_iMemRespQ_enqReq_wires_1_whas__6_THEN_iMemR_ETC___d184;
  tUWide DEF_iMemRespQ_enqReq_ehrReg_02_BIT_128_03_CONCAT_I_ETC___d474;
  tUWide DEF_IF_dMemCnt_68_EQ_3_37_THEN_mem_sub_0_CONCAT_SE_ETC___d451;
  tUWide DEF_IF_iMemCnt_53_EQ_3_75_THEN_mem_sub_0_CONCAT_SE_ETC___d497;
 
 /* Rules */
 public:
  void RL_iMemReqQ_enqReq_canonicalize();
  void RL_iMemReqQ_deqReq_canonicalize();
  void RL_iMemReqQ_clearReq_canonicalize();
  void RL_iMemReqQ_canonicalize();
  void RL_iMemRespQ_enqReq_canonicalize();
  void RL_iMemRespQ_deqReq_canonicalize();
  void RL_iMemRespQ_clearReq_canonicalize();
  void RL_iMemRespQ_canonicalize();
  void RL_dMemReqQ_enqReq_canonicalize();
  void RL_dMemReqQ_deqReq_canonicalize();
  void RL_dMemReqQ_clearReq_canonicalize();
  void RL_dMemReqQ_canonicalize();
  void RL_dMemRespQ_enqReq_canonicalize();
  void RL_dMemRespQ_deqReq_canonicalize();
  void RL_dMemRespQ_clearReq_canonicalize();
  void RL_dMemRespQ_canonicalize();
  void RL_getDResp();
  void RL_getIResp();
 
 /* Methods */
 public:
  void METH_iReq(tUWide ARG_iReq_r);
  tUInt8 METH_RDY_iReq();
  tUWide METH_iResp();
  tUInt8 METH_RDY_iResp();
  void METH_dReq(tUWide ARG_dReq_r);
  tUInt8 METH_RDY_dReq();
  tUWide METH_dResp();
  tUInt8 METH_RDY_dResp();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkMemory &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkMemory &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkMemory &backing);
};

#endif /* ifndef __mkMemory_h__ */
