	{ "mmport_a_addr", REG_MMIO, 0x01ac, 1, &mmport_a_addr[0], sizeof(mmport_a_addr)/sizeof(mmport_a_addr[0]), 0, 0 },
	{ "mmport_a_data_lo", REG_MMIO, 0x01ad, 1, &mmport_a_data_lo[0], sizeof(mmport_a_data_lo)/sizeof(mmport_a_data_lo[0]), 0, 0 },
	{ "mmport_a_data_hi", REG_MMIO, 0x01ae, 1, &mmport_a_data_hi[0], sizeof(mmport_a_data_hi)/sizeof(mmport_a_data_hi[0]), 0, 0 },
	{ "mmport_b_addr", REG_MMIO, 0x01af, 1, &mmport_b_addr[0], sizeof(mmport_b_addr)/sizeof(mmport_b_addr[0]), 0, 0 },
	{ "mmport_b_data_lo", REG_MMIO, 0x01b0, 1, &mmport_b_data_lo[0], sizeof(mmport_b_data_lo)/sizeof(mmport_b_data_lo[0]), 0, 0 },
	{ "mmport_b_data_hi", REG_MMIO, 0x01b1, 1, &mmport_b_data_hi[0], sizeof(mmport_b_data_hi)/sizeof(mmport_b_data_hi[0]), 0, 0 },
	{ "mmport_c_addr", REG_MMIO, 0x01b2, 1, &mmport_c_addr[0], sizeof(mmport_c_addr)/sizeof(mmport_c_addr[0]), 0, 0 },
	{ "mmport_c_data_lo", REG_MMIO, 0x01b3, 1, &mmport_c_data_lo[0], sizeof(mmport_c_data_lo)/sizeof(mmport_c_data_lo[0]), 0, 0 },
	{ "mmport_c_data_hi", REG_MMIO, 0x01b4, 1, &mmport_c_data_hi[0], sizeof(mmport_c_data_hi)/sizeof(mmport_c_data_hi[0]), 0, 0 },
	{ "mmport_d_addr", REG_MMIO, 0x01b5, 1, &mmport_d_addr[0], sizeof(mmport_d_addr)/sizeof(mmport_d_addr[0]), 0, 0 },
	{ "mmport_d_data_lo", REG_MMIO, 0x01b6, 1, &mmport_d_data_lo[0], sizeof(mmport_d_data_lo)/sizeof(mmport_d_data_lo[0]), 0, 0 },
	{ "mmport_d_data_hi", REG_MMIO, 0x01b7, 1, &mmport_d_data_hi[0], sizeof(mmport_d_data_hi)/sizeof(mmport_d_data_hi[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVTBL_BASE_0", REG_MMIO, 0x0000, 0, &mmIOMMU_MMIO_DEVTBL_BASE_0[0], sizeof(mmIOMMU_MMIO_DEVTBL_BASE_0)/sizeof(mmIOMMU_MMIO_DEVTBL_BASE_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVTBL_BASE_1", REG_MMIO, 0x0001, 0, &mmIOMMU_MMIO_DEVTBL_BASE_1[0], sizeof(mmIOMMU_MMIO_DEVTBL_BASE_1)/sizeof(mmIOMMU_MMIO_DEVTBL_BASE_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_CMD_BASE_0", REG_MMIO, 0x0002, 0, &mmIOMMU_MMIO_CMD_BASE_0[0], sizeof(mmIOMMU_MMIO_CMD_BASE_0)/sizeof(mmIOMMU_MMIO_CMD_BASE_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_CMD_BASE_1", REG_MMIO, 0x0003, 0, &mmIOMMU_MMIO_CMD_BASE_1[0], sizeof(mmIOMMU_MMIO_CMD_BASE_1)/sizeof(mmIOMMU_MMIO_CMD_BASE_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_EVENT_BASE_0", REG_MMIO, 0x0004, 0, &mmIOMMU_MMIO_EVENT_BASE_0[0], sizeof(mmIOMMU_MMIO_EVENT_BASE_0)/sizeof(mmIOMMU_MMIO_EVENT_BASE_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_EVENT_BASE_1", REG_MMIO, 0x0005, 0, &mmIOMMU_MMIO_EVENT_BASE_1[0], sizeof(mmIOMMU_MMIO_EVENT_BASE_1)/sizeof(mmIOMMU_MMIO_EVENT_BASE_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_CNTRL_0", REG_MMIO, 0x0006, 0, &mmIOMMU_MMIO_CNTRL_0[0], sizeof(mmIOMMU_MMIO_CNTRL_0)/sizeof(mmIOMMU_MMIO_CNTRL_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_CNTRL_1", REG_MMIO, 0x0007, 0, &mmIOMMU_MMIO_CNTRL_1[0], sizeof(mmIOMMU_MMIO_CNTRL_1)/sizeof(mmIOMMU_MMIO_CNTRL_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_EXCL_BASE_0", REG_MMIO, 0x0008, 0, &mmIOMMU_MMIO_EXCL_BASE_0[0], sizeof(mmIOMMU_MMIO_EXCL_BASE_0)/sizeof(mmIOMMU_MMIO_EXCL_BASE_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_EXCL_BASE_1", REG_MMIO, 0x0009, 0, &mmIOMMU_MMIO_EXCL_BASE_1[0], sizeof(mmIOMMU_MMIO_EXCL_BASE_1)/sizeof(mmIOMMU_MMIO_EXCL_BASE_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_EXCL_LIM_0", REG_MMIO, 0x000a, 0, &mmIOMMU_MMIO_EXCL_LIM_0[0], sizeof(mmIOMMU_MMIO_EXCL_LIM_0)/sizeof(mmIOMMU_MMIO_EXCL_LIM_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_EXCL_LIM_1", REG_MMIO, 0x000b, 0, &mmIOMMU_MMIO_EXCL_LIM_1[0], sizeof(mmIOMMU_MMIO_EXCL_LIM_1)/sizeof(mmIOMMU_MMIO_EXCL_LIM_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_EFR_0", REG_MMIO, 0x000c, 0, &mmIOMMU_MMIO_EFR_0[0], sizeof(mmIOMMU_MMIO_EFR_0)/sizeof(mmIOMMU_MMIO_EFR_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_EFR_1", REG_MMIO, 0x000d, 0, &mmIOMMU_MMIO_EFR_1[0], sizeof(mmIOMMU_MMIO_EFR_1)/sizeof(mmIOMMU_MMIO_EFR_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PPR_BASE_0", REG_MMIO, 0x000e, 0, &mmIOMMU_MMIO_PPR_BASE_0[0], sizeof(mmIOMMU_MMIO_PPR_BASE_0)/sizeof(mmIOMMU_MMIO_PPR_BASE_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PPR_BASE_1", REG_MMIO, 0x000f, 0, &mmIOMMU_MMIO_PPR_BASE_1[0], sizeof(mmIOMMU_MMIO_PPR_BASE_1)/sizeof(mmIOMMU_MMIO_PPR_BASE_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_HW_ERR_UPPER_0", REG_MMIO, 0x0010, 0, &mmIOMMU_MMIO_HW_ERR_UPPER_0[0], sizeof(mmIOMMU_MMIO_HW_ERR_UPPER_0)/sizeof(mmIOMMU_MMIO_HW_ERR_UPPER_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_HW_ERR_UPPER_1", REG_MMIO, 0x0011, 0, &mmIOMMU_MMIO_HW_ERR_UPPER_1[0], sizeof(mmIOMMU_MMIO_HW_ERR_UPPER_1)/sizeof(mmIOMMU_MMIO_HW_ERR_UPPER_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_HW_ERR_LOWER_0", REG_MMIO, 0x0012, 0, &mmIOMMU_MMIO_HW_ERR_LOWER_0[0], sizeof(mmIOMMU_MMIO_HW_ERR_LOWER_0)/sizeof(mmIOMMU_MMIO_HW_ERR_LOWER_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_HW_ERR_LOWER_1", REG_MMIO, 0x0013, 0, &mmIOMMU_MMIO_HW_ERR_LOWER_1[0], sizeof(mmIOMMU_MMIO_HW_ERR_LOWER_1)/sizeof(mmIOMMU_MMIO_HW_ERR_LOWER_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_HW_ERR_STATUS_0", REG_MMIO, 0x0000, 1, &mmIOMMU_MMIO_HW_ERR_STATUS_0[0], sizeof(mmIOMMU_MMIO_HW_ERR_STATUS_0)/sizeof(mmIOMMU_MMIO_HW_ERR_STATUS_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_HW_ERR_STATUS_1", REG_MMIO, 0x0001, 1, &mmIOMMU_MMIO_HW_ERR_STATUS_1[0], sizeof(mmIOMMU_MMIO_HW_ERR_STATUS_1)/sizeof(mmIOMMU_MMIO_HW_ERR_STATUS_1[0]), 0, 0 },
	{ "mmSMI_FILTER_REGISTER_0_0", REG_MMIO, 0x0004, 1, &mmSMI_FILTER_REGISTER_0_0[0], sizeof(mmSMI_FILTER_REGISTER_0_0)/sizeof(mmSMI_FILTER_REGISTER_0_0[0]), 0, 0 },
	{ "mmSMI_FILTER_REGISTER_0_1", REG_MMIO, 0x0005, 1, &mmSMI_FILTER_REGISTER_0_1[0], sizeof(mmSMI_FILTER_REGISTER_0_1)/sizeof(mmSMI_FILTER_REGISTER_0_1[0]), 0, 0 },
	{ "mmSMI_FILTER_REGISTER_1_0", REG_MMIO, 0x0006, 1, &mmSMI_FILTER_REGISTER_1_0[0], sizeof(mmSMI_FILTER_REGISTER_1_0)/sizeof(mmSMI_FILTER_REGISTER_1_0[0]), 0, 0 },
	{ "mmSMI_FILTER_REGISTER_1_1", REG_MMIO, 0x0007, 1, &mmSMI_FILTER_REGISTER_1_1[0], sizeof(mmSMI_FILTER_REGISTER_1_1)/sizeof(mmSMI_FILTER_REGISTER_1_1[0]), 0, 0 },
	{ "mmSMI_FILTER_REGISTER_2_0", REG_MMIO, 0x0008, 1, &mmSMI_FILTER_REGISTER_2_0[0], sizeof(mmSMI_FILTER_REGISTER_2_0)/sizeof(mmSMI_FILTER_REGISTER_2_0[0]), 0, 0 },
	{ "mmSMI_FILTER_REGISTER_2_1", REG_MMIO, 0x0009, 1, &mmSMI_FILTER_REGISTER_2_1[0], sizeof(mmSMI_FILTER_REGISTER_2_1)/sizeof(mmSMI_FILTER_REGISTER_2_1[0]), 0, 0 },
	{ "mmSMI_FILTER_REGISTER_3_0", REG_MMIO, 0x000a, 1, &mmSMI_FILTER_REGISTER_3_0[0], sizeof(mmSMI_FILTER_REGISTER_3_0)/sizeof(mmSMI_FILTER_REGISTER_3_0[0]), 0, 0 },
	{ "mmSMI_FILTER_REGISTER_3_1", REG_MMIO, 0x000b, 1, &mmSMI_FILTER_REGISTER_3_1[0], sizeof(mmSMI_FILTER_REGISTER_3_1)/sizeof(mmSMI_FILTER_REGISTER_3_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_GA_LOG_BASE_0", REG_MMIO, 0x0024, 1, &mmIOMMU_MMIO_GA_LOG_BASE_0[0], sizeof(mmIOMMU_MMIO_GA_LOG_BASE_0)/sizeof(mmIOMMU_MMIO_GA_LOG_BASE_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_GA_LOG_BASE_1", REG_MMIO, 0x0025, 1, &mmIOMMU_MMIO_GA_LOG_BASE_1[0], sizeof(mmIOMMU_MMIO_GA_LOG_BASE_1)/sizeof(mmIOMMU_MMIO_GA_LOG_BASE_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_GA_LOG_TAILPTR_ADDR_0", REG_MMIO, 0x0026, 1, &mmIOMMU_MMIO_GA_LOG_TAILPTR_ADDR_0[0], sizeof(mmIOMMU_MMIO_GA_LOG_TAILPTR_ADDR_0)/sizeof(mmIOMMU_MMIO_GA_LOG_TAILPTR_ADDR_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_GA_LOG_TAILPTR_ADDR_1", REG_MMIO, 0x0027, 1, &mmIOMMU_MMIO_GA_LOG_TAILPTR_ADDR_1[0], sizeof(mmIOMMU_MMIO_GA_LOG_TAILPTR_ADDR_1)/sizeof(mmIOMMU_MMIO_GA_LOG_TAILPTR_ADDR_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PPR_B_BASE_0", REG_MMIO, 0x0028, 1, &mmIOMMU_MMIO_PPR_B_BASE_0[0], sizeof(mmIOMMU_MMIO_PPR_B_BASE_0)/sizeof(mmIOMMU_MMIO_PPR_B_BASE_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PPR_B_BASE_1", REG_MMIO, 0x0029, 1, &mmIOMMU_MMIO_PPR_B_BASE_1[0], sizeof(mmIOMMU_MMIO_PPR_B_BASE_1)/sizeof(mmIOMMU_MMIO_PPR_B_BASE_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_EVENT_B_BASE_0", REG_MMIO, 0x002a, 1, &mmIOMMU_MMIO_EVENT_B_BASE_0[0], sizeof(mmIOMMU_MMIO_EVENT_B_BASE_0)/sizeof(mmIOMMU_MMIO_EVENT_B_BASE_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_EVENT_B_BASE_1", REG_MMIO, 0x002b, 1, &mmIOMMU_MMIO_EVENT_B_BASE_1[0], sizeof(mmIOMMU_MMIO_EVENT_B_BASE_1)/sizeof(mmIOMMU_MMIO_EVENT_B_BASE_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVTBL_1_BASE_0", REG_MMIO, 0x002c, 1, &mmIOMMU_MMIO_DEVTBL_1_BASE_0[0], sizeof(mmIOMMU_MMIO_DEVTBL_1_BASE_0)/sizeof(mmIOMMU_MMIO_DEVTBL_1_BASE_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVTBL_1_BASE_1", REG_MMIO, 0x002d, 1, &mmIOMMU_MMIO_DEVTBL_1_BASE_1[0], sizeof(mmIOMMU_MMIO_DEVTBL_1_BASE_1)/sizeof(mmIOMMU_MMIO_DEVTBL_1_BASE_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVTBL_2_BASE_0", REG_MMIO, 0x002e, 1, &mmIOMMU_MMIO_DEVTBL_2_BASE_0[0], sizeof(mmIOMMU_MMIO_DEVTBL_2_BASE_0)/sizeof(mmIOMMU_MMIO_DEVTBL_2_BASE_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVTBL_2_BASE_1", REG_MMIO, 0x002f, 1, &mmIOMMU_MMIO_DEVTBL_2_BASE_1[0], sizeof(mmIOMMU_MMIO_DEVTBL_2_BASE_1)/sizeof(mmIOMMU_MMIO_DEVTBL_2_BASE_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVTBL_3_BASE_0", REG_MMIO, 0x0030, 1, &mmIOMMU_MMIO_DEVTBL_3_BASE_0[0], sizeof(mmIOMMU_MMIO_DEVTBL_3_BASE_0)/sizeof(mmIOMMU_MMIO_DEVTBL_3_BASE_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVTBL_3_BASE_1", REG_MMIO, 0x0031, 1, &mmIOMMU_MMIO_DEVTBL_3_BASE_1[0], sizeof(mmIOMMU_MMIO_DEVTBL_3_BASE_1)/sizeof(mmIOMMU_MMIO_DEVTBL_3_BASE_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVTBL_4_BASE_0", REG_MMIO, 0x0032, 1, &mmIOMMU_MMIO_DEVTBL_4_BASE_0[0], sizeof(mmIOMMU_MMIO_DEVTBL_4_BASE_0)/sizeof(mmIOMMU_MMIO_DEVTBL_4_BASE_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVTBL_4_BASE_1", REG_MMIO, 0x0033, 1, &mmIOMMU_MMIO_DEVTBL_4_BASE_1[0], sizeof(mmIOMMU_MMIO_DEVTBL_4_BASE_1)/sizeof(mmIOMMU_MMIO_DEVTBL_4_BASE_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVTBL_5_BASE_0", REG_MMIO, 0x0034, 1, &mmIOMMU_MMIO_DEVTBL_5_BASE_0[0], sizeof(mmIOMMU_MMIO_DEVTBL_5_BASE_0)/sizeof(mmIOMMU_MMIO_DEVTBL_5_BASE_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVTBL_5_BASE_1", REG_MMIO, 0x0035, 1, &mmIOMMU_MMIO_DEVTBL_5_BASE_1[0], sizeof(mmIOMMU_MMIO_DEVTBL_5_BASE_1)/sizeof(mmIOMMU_MMIO_DEVTBL_5_BASE_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVTBL_6_BASE_0", REG_MMIO, 0x0036, 1, &mmIOMMU_MMIO_DEVTBL_6_BASE_0[0], sizeof(mmIOMMU_MMIO_DEVTBL_6_BASE_0)/sizeof(mmIOMMU_MMIO_DEVTBL_6_BASE_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVTBL_6_BASE_1", REG_MMIO, 0x0037, 1, &mmIOMMU_MMIO_DEVTBL_6_BASE_1[0], sizeof(mmIOMMU_MMIO_DEVTBL_6_BASE_1)/sizeof(mmIOMMU_MMIO_DEVTBL_6_BASE_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVTBL_7_BASE_0", REG_MMIO, 0x0038, 1, &mmIOMMU_MMIO_DEVTBL_7_BASE_0[0], sizeof(mmIOMMU_MMIO_DEVTBL_7_BASE_0)/sizeof(mmIOMMU_MMIO_DEVTBL_7_BASE_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVTBL_7_BASE_1", REG_MMIO, 0x0039, 1, &mmIOMMU_MMIO_DEVTBL_7_BASE_1[0], sizeof(mmIOMMU_MMIO_DEVTBL_7_BASE_1)/sizeof(mmIOMMU_MMIO_DEVTBL_7_BASE_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DSFX", REG_MMIO, 0x003a, 1, &mmIOMMU_MMIO_DSFX[0], sizeof(mmIOMMU_MMIO_DSFX)/sizeof(mmIOMMU_MMIO_DSFX[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DSCX", REG_MMIO, 0x003c, 1, &mmIOMMU_MMIO_DSCX[0], sizeof(mmIOMMU_MMIO_DSCX)/sizeof(mmIOMMU_MMIO_DSCX[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DSSX", REG_MMIO, 0x003e, 1, &mmIOMMU_MMIO_DSSX[0], sizeof(mmIOMMU_MMIO_DSSX)/sizeof(mmIOMMU_MMIO_DSSX[0]), 0, 0 },
	{ "mmIOMMU_MMIO_CAP_MISC", REG_MMIO, 0x0040, 1, &mmIOMMU_MMIO_CAP_MISC[0], sizeof(mmIOMMU_MMIO_CAP_MISC)/sizeof(mmIOMMU_MMIO_CAP_MISC[0]), 0, 0 },
	{ "mmIOMMU_MMIO_CAP_MISC_1", REG_MMIO, 0x0041, 1, &mmIOMMU_MMIO_CAP_MISC_1[0], sizeof(mmIOMMU_MMIO_CAP_MISC_1)/sizeof(mmIOMMU_MMIO_CAP_MISC_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_MSI_CAP", REG_MMIO, 0x0042, 1, &mmIOMMU_MMIO_MSI_CAP[0], sizeof(mmIOMMU_MMIO_MSI_CAP)/sizeof(mmIOMMU_MMIO_MSI_CAP[0]), 0, 0 },
	{ "mmIOMMU_MMIO_MSI_ADDR_LO", REG_MMIO, 0x0043, 1, &mmIOMMU_MMIO_MSI_ADDR_LO[0], sizeof(mmIOMMU_MMIO_MSI_ADDR_LO)/sizeof(mmIOMMU_MMIO_MSI_ADDR_LO[0]), 0, 0 },
	{ "mmIOMMU_MMIO_MSI_ADDR_HI", REG_MMIO, 0x0044, 1, &mmIOMMU_MMIO_MSI_ADDR_HI[0], sizeof(mmIOMMU_MMIO_MSI_ADDR_HI)/sizeof(mmIOMMU_MMIO_MSI_ADDR_HI[0]), 0, 0 },
	{ "mmIOMMU_MMIO_MSI_DATA", REG_MMIO, 0x0045, 1, &mmIOMMU_MMIO_MSI_DATA[0], sizeof(mmIOMMU_MMIO_MSI_DATA)/sizeof(mmIOMMU_MMIO_MSI_DATA[0]), 0, 0 },
	{ "mmIOMMU_MMIO_MSI_MAPPING_CAP", REG_MMIO, 0x0046, 1, &mmIOMMU_MMIO_MSI_MAPPING_CAP[0], sizeof(mmIOMMU_MMIO_MSI_MAPPING_CAP)/sizeof(mmIOMMU_MMIO_MSI_MAPPING_CAP[0]), 0, 0 },
	{ "mmIOMMU_MMIO_CONTROL_W", REG_MMIO, 0x0047, 1, &mmIOMMU_MMIO_CONTROL_W[0], sizeof(mmIOMMU_MMIO_CONTROL_W)/sizeof(mmIOMMU_MMIO_CONTROL_W[0]), 0, 0 },
	{ "mmIOMMU_MARC_BASE_LO_0", REG_MMIO, 0x006c, 1, &mmIOMMU_MARC_BASE_LO_0[0], sizeof(mmIOMMU_MARC_BASE_LO_0)/sizeof(mmIOMMU_MARC_BASE_LO_0[0]), 0, 0 },
	{ "mmIOMMU_MARC_BASE_HI_0", REG_MMIO, 0x006d, 1, &mmIOMMU_MARC_BASE_HI_0[0], sizeof(mmIOMMU_MARC_BASE_HI_0)/sizeof(mmIOMMU_MARC_BASE_HI_0[0]), 0, 0 },
	{ "mmIOMMU_MARC_RELOC_LO_0", REG_MMIO, 0x006e, 1, &mmIOMMU_MARC_RELOC_LO_0[0], sizeof(mmIOMMU_MARC_RELOC_LO_0)/sizeof(mmIOMMU_MARC_RELOC_LO_0[0]), 0, 0 },
	{ "mmIOMMU_MARC_RELOC_HI_0", REG_MMIO, 0x006f, 1, &mmIOMMU_MARC_RELOC_HI_0[0], sizeof(mmIOMMU_MARC_RELOC_HI_0)/sizeof(mmIOMMU_MARC_RELOC_HI_0[0]), 0, 0 },
	{ "mmIOMMU_MARC_LEN_LO_0", REG_MMIO, 0x0070, 1, &mmIOMMU_MARC_LEN_LO_0[0], sizeof(mmIOMMU_MARC_LEN_LO_0)/sizeof(mmIOMMU_MARC_LEN_LO_0[0]), 0, 0 },
	{ "mmIOMMU_MARC_LEN_HI_0", REG_MMIO, 0x0071, 1, &mmIOMMU_MARC_LEN_HI_0[0], sizeof(mmIOMMU_MARC_LEN_HI_0)/sizeof(mmIOMMU_MARC_LEN_HI_0[0]), 0, 0 },
	{ "mmIOMMU_MARC_BASE_LO_1", REG_MMIO, 0x0072, 1, &mmIOMMU_MARC_BASE_LO_1[0], sizeof(mmIOMMU_MARC_BASE_LO_1)/sizeof(mmIOMMU_MARC_BASE_LO_1[0]), 0, 0 },
	{ "mmIOMMU_MARC_BASE_HI_1", REG_MMIO, 0x0073, 1, &mmIOMMU_MARC_BASE_HI_1[0], sizeof(mmIOMMU_MARC_BASE_HI_1)/sizeof(mmIOMMU_MARC_BASE_HI_1[0]), 0, 0 },
	{ "mmIOMMU_MARC_RELOC_LO_1", REG_MMIO, 0x0074, 1, &mmIOMMU_MARC_RELOC_LO_1[0], sizeof(mmIOMMU_MARC_RELOC_LO_1)/sizeof(mmIOMMU_MARC_RELOC_LO_1[0]), 0, 0 },
	{ "mmIOMMU_MARC_RELOC_HI_1", REG_MMIO, 0x0075, 1, &mmIOMMU_MARC_RELOC_HI_1[0], sizeof(mmIOMMU_MARC_RELOC_HI_1)/sizeof(mmIOMMU_MARC_RELOC_HI_1[0]), 0, 0 },
	{ "mmIOMMU_MARC_LEN_LO_1", REG_MMIO, 0x0076, 1, &mmIOMMU_MARC_LEN_LO_1[0], sizeof(mmIOMMU_MARC_LEN_LO_1)/sizeof(mmIOMMU_MARC_LEN_LO_1[0]), 0, 0 },
	{ "mmIOMMU_MARC_LEN_HI_1", REG_MMIO, 0x0077, 1, &mmIOMMU_MARC_LEN_HI_1[0], sizeof(mmIOMMU_MARC_LEN_HI_1)/sizeof(mmIOMMU_MARC_LEN_HI_1[0]), 0, 0 },
	{ "mmIOMMU_MARC_BASE_LO_2", REG_MMIO, 0x0078, 1, &mmIOMMU_MARC_BASE_LO_2[0], sizeof(mmIOMMU_MARC_BASE_LO_2)/sizeof(mmIOMMU_MARC_BASE_LO_2[0]), 0, 0 },
	{ "mmIOMMU_MARC_BASE_HI_2", REG_MMIO, 0x0079, 1, &mmIOMMU_MARC_BASE_HI_2[0], sizeof(mmIOMMU_MARC_BASE_HI_2)/sizeof(mmIOMMU_MARC_BASE_HI_2[0]), 0, 0 },
	{ "mmIOMMU_MARC_RELOC_LO_2", REG_MMIO, 0x007a, 1, &mmIOMMU_MARC_RELOC_LO_2[0], sizeof(mmIOMMU_MARC_RELOC_LO_2)/sizeof(mmIOMMU_MARC_RELOC_LO_2[0]), 0, 0 },
	{ "mmIOMMU_MARC_RELOC_HI_2", REG_MMIO, 0x007b, 1, &mmIOMMU_MARC_RELOC_HI_2[0], sizeof(mmIOMMU_MARC_RELOC_HI_2)/sizeof(mmIOMMU_MARC_RELOC_HI_2[0]), 0, 0 },
	{ "mmIOMMU_MARC_LEN_LO_2", REG_MMIO, 0x007c, 1, &mmIOMMU_MARC_LEN_LO_2[0], sizeof(mmIOMMU_MARC_LEN_LO_2)/sizeof(mmIOMMU_MARC_LEN_LO_2[0]), 0, 0 },
	{ "mmIOMMU_MARC_LEN_HI_2", REG_MMIO, 0x007d, 1, &mmIOMMU_MARC_LEN_HI_2[0], sizeof(mmIOMMU_MARC_LEN_HI_2)/sizeof(mmIOMMU_MARC_LEN_HI_2[0]), 0, 0 },
	{ "mmIOMMU_MARC_BASE_LO_3", REG_MMIO, 0x007e, 1, &mmIOMMU_MARC_BASE_LO_3[0], sizeof(mmIOMMU_MARC_BASE_LO_3)/sizeof(mmIOMMU_MARC_BASE_LO_3[0]), 0, 0 },
	{ "mmIOMMU_MARC_BASE_HI_3", REG_MMIO, 0x007f, 1, &mmIOMMU_MARC_BASE_HI_3[0], sizeof(mmIOMMU_MARC_BASE_HI_3)/sizeof(mmIOMMU_MARC_BASE_HI_3[0]), 0, 0 },
	{ "mmIOMMU_MARC_RELOC_LO_3", REG_MMIO, 0x0080, 1, &mmIOMMU_MARC_RELOC_LO_3[0], sizeof(mmIOMMU_MARC_RELOC_LO_3)/sizeof(mmIOMMU_MARC_RELOC_LO_3[0]), 0, 0 },
	{ "mmIOMMU_MARC_RELOC_HI_3", REG_MMIO, 0x0081, 1, &mmIOMMU_MARC_RELOC_HI_3[0], sizeof(mmIOMMU_MARC_RELOC_HI_3)/sizeof(mmIOMMU_MARC_RELOC_HI_3[0]), 0, 0 },
	{ "mmIOMMU_MARC_LEN_LO_3", REG_MMIO, 0x0082, 1, &mmIOMMU_MARC_LEN_LO_3[0], sizeof(mmIOMMU_MARC_LEN_LO_3)/sizeof(mmIOMMU_MARC_LEN_LO_3[0]), 0, 0 },
	{ "mmIOMMU_MARC_LEN_HI_3", REG_MMIO, 0x0083, 1, &mmIOMMU_MARC_LEN_HI_3[0], sizeof(mmIOMMU_MARC_LEN_HI_3)/sizeof(mmIOMMU_MARC_LEN_HI_3[0]), 0, 0 },
	{ "mmIOMMU_MMIO_CMD_BUF_HDPTR_0", REG_MMIO, 0x07ec, 1, &mmIOMMU_MMIO_CMD_BUF_HDPTR_0[0], sizeof(mmIOMMU_MMIO_CMD_BUF_HDPTR_0)/sizeof(mmIOMMU_MMIO_CMD_BUF_HDPTR_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_CMD_BUF_HDPTR_1", REG_MMIO, 0x07ed, 1, &mmIOMMU_MMIO_CMD_BUF_HDPTR_1[0], sizeof(mmIOMMU_MMIO_CMD_BUF_HDPTR_1)/sizeof(mmIOMMU_MMIO_CMD_BUF_HDPTR_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_CMD_BUF_TAILPTR_0", REG_MMIO, 0x07ee, 1, &mmIOMMU_MMIO_CMD_BUF_TAILPTR_0[0], sizeof(mmIOMMU_MMIO_CMD_BUF_TAILPTR_0)/sizeof(mmIOMMU_MMIO_CMD_BUF_TAILPTR_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_CMD_BUF_TAILPTR_1", REG_MMIO, 0x07ef, 1, &mmIOMMU_MMIO_CMD_BUF_TAILPTR_1[0], sizeof(mmIOMMU_MMIO_CMD_BUF_TAILPTR_1)/sizeof(mmIOMMU_MMIO_CMD_BUF_TAILPTR_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_EVENT_BUF_HDPTR_0", REG_MMIO, 0x07f0, 1, &mmIOMMU_MMIO_EVENT_BUF_HDPTR_0[0], sizeof(mmIOMMU_MMIO_EVENT_BUF_HDPTR_0)/sizeof(mmIOMMU_MMIO_EVENT_BUF_HDPTR_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_EVENT_BUF_HDPTR_1", REG_MMIO, 0x07f1, 1, &mmIOMMU_MMIO_EVENT_BUF_HDPTR_1[0], sizeof(mmIOMMU_MMIO_EVENT_BUF_HDPTR_1)/sizeof(mmIOMMU_MMIO_EVENT_BUF_HDPTR_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_EVENT_BUF_TAILPTR_0", REG_MMIO, 0x07f2, 1, &mmIOMMU_MMIO_EVENT_BUF_TAILPTR_0[0], sizeof(mmIOMMU_MMIO_EVENT_BUF_TAILPTR_0)/sizeof(mmIOMMU_MMIO_EVENT_BUF_TAILPTR_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_EVENT_BUF_TAILPTR_1", REG_MMIO, 0x07f3, 1, &mmIOMMU_MMIO_EVENT_BUF_TAILPTR_1[0], sizeof(mmIOMMU_MMIO_EVENT_BUF_TAILPTR_1)/sizeof(mmIOMMU_MMIO_EVENT_BUF_TAILPTR_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_STATUS_0", REG_MMIO, 0x07f4, 1, &mmIOMMU_MMIO_STATUS_0[0], sizeof(mmIOMMU_MMIO_STATUS_0)/sizeof(mmIOMMU_MMIO_STATUS_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_STATUS_1", REG_MMIO, 0x07f5, 1, &mmIOMMU_MMIO_STATUS_1[0], sizeof(mmIOMMU_MMIO_STATUS_1)/sizeof(mmIOMMU_MMIO_STATUS_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PPR_BUF_HDPTR_0", REG_MMIO, 0x07f8, 1, &mmIOMMU_MMIO_PPR_BUF_HDPTR_0[0], sizeof(mmIOMMU_MMIO_PPR_BUF_HDPTR_0)/sizeof(mmIOMMU_MMIO_PPR_BUF_HDPTR_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PPR_BUF_HDPTR_1", REG_MMIO, 0x07f9, 1, &mmIOMMU_MMIO_PPR_BUF_HDPTR_1[0], sizeof(mmIOMMU_MMIO_PPR_BUF_HDPTR_1)/sizeof(mmIOMMU_MMIO_PPR_BUF_HDPTR_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PPR_BUF_TAILPTR_0", REG_MMIO, 0x07fa, 1, &mmIOMMU_MMIO_PPR_BUF_TAILPTR_0[0], sizeof(mmIOMMU_MMIO_PPR_BUF_TAILPTR_0)/sizeof(mmIOMMU_MMIO_PPR_BUF_TAILPTR_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PPR_BUF_TAILPTR_1", REG_MMIO, 0x07fb, 1, &mmIOMMU_MMIO_PPR_BUF_TAILPTR_1[0], sizeof(mmIOMMU_MMIO_PPR_BUF_TAILPTR_1)/sizeof(mmIOMMU_MMIO_PPR_BUF_TAILPTR_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_GA_BUF_HDPTR_0", REG_MMIO, 0x07fc, 1, &mmIOMMU_MMIO_GA_BUF_HDPTR_0[0], sizeof(mmIOMMU_MMIO_GA_BUF_HDPTR_0)/sizeof(mmIOMMU_MMIO_GA_BUF_HDPTR_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_GA_BUF_HDPTR_1", REG_MMIO, 0x07fd, 1, &mmIOMMU_MMIO_GA_BUF_HDPTR_1[0], sizeof(mmIOMMU_MMIO_GA_BUF_HDPTR_1)/sizeof(mmIOMMU_MMIO_GA_BUF_HDPTR_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_GA_BUF_TAILPTR_0", REG_MMIO, 0x07fe, 1, &mmIOMMU_MMIO_GA_BUF_TAILPTR_0[0], sizeof(mmIOMMU_MMIO_GA_BUF_TAILPTR_0)/sizeof(mmIOMMU_MMIO_GA_BUF_TAILPTR_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_GA_BUF_TAILPTR_1", REG_MMIO, 0x07ff, 1, &mmIOMMU_MMIO_GA_BUF_TAILPTR_1[0], sizeof(mmIOMMU_MMIO_GA_BUF_TAILPTR_1)/sizeof(mmIOMMU_MMIO_GA_BUF_TAILPTR_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PPR_B_BUF_HDPTR_0", REG_MMIO, 0x0800, 1, &mmIOMMU_MMIO_PPR_B_BUF_HDPTR_0[0], sizeof(mmIOMMU_MMIO_PPR_B_BUF_HDPTR_0)/sizeof(mmIOMMU_MMIO_PPR_B_BUF_HDPTR_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PPR_B_BUF_HDPTR_1", REG_MMIO, 0x0801, 1, &mmIOMMU_MMIO_PPR_B_BUF_HDPTR_1[0], sizeof(mmIOMMU_MMIO_PPR_B_BUF_HDPTR_1)/sizeof(mmIOMMU_MMIO_PPR_B_BUF_HDPTR_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PPR_B_BUF_TAILPTR_0", REG_MMIO, 0x0802, 1, &mmIOMMU_MMIO_PPR_B_BUF_TAILPTR_0[0], sizeof(mmIOMMU_MMIO_PPR_B_BUF_TAILPTR_0)/sizeof(mmIOMMU_MMIO_PPR_B_BUF_TAILPTR_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PPR_B_BUF_TAILPTR_1", REG_MMIO, 0x0803, 1, &mmIOMMU_MMIO_PPR_B_BUF_TAILPTR_1[0], sizeof(mmIOMMU_MMIO_PPR_B_BUF_TAILPTR_1)/sizeof(mmIOMMU_MMIO_PPR_B_BUF_TAILPTR_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_EVENT_B_BUF_HDPTR_0", REG_MMIO, 0x0808, 1, &mmIOMMU_MMIO_EVENT_B_BUF_HDPTR_0[0], sizeof(mmIOMMU_MMIO_EVENT_B_BUF_HDPTR_0)/sizeof(mmIOMMU_MMIO_EVENT_B_BUF_HDPTR_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_EVENT_B_BUF_HDPTR_1", REG_MMIO, 0x0809, 1, &mmIOMMU_MMIO_EVENT_B_BUF_HDPTR_1[0], sizeof(mmIOMMU_MMIO_EVENT_B_BUF_HDPTR_1)/sizeof(mmIOMMU_MMIO_EVENT_B_BUF_HDPTR_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_EVENT_B_BUF_TAILPTR_0", REG_MMIO, 0x080a, 1, &mmIOMMU_MMIO_EVENT_B_BUF_TAILPTR_0[0], sizeof(mmIOMMU_MMIO_EVENT_B_BUF_TAILPTR_0)/sizeof(mmIOMMU_MMIO_EVENT_B_BUF_TAILPTR_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_EVENT_B_BUF_TAILPTR_1", REG_MMIO, 0x080b, 1, &mmIOMMU_MMIO_EVENT_B_BUF_TAILPTR_1[0], sizeof(mmIOMMU_MMIO_EVENT_B_BUF_TAILPTR_1)/sizeof(mmIOMMU_MMIO_EVENT_B_BUF_TAILPTR_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PPR_AUTORESP_0", REG_MMIO, 0x080c, 1, &mmIOMMU_MMIO_PPR_AUTORESP_0[0], sizeof(mmIOMMU_MMIO_PPR_AUTORESP_0)/sizeof(mmIOMMU_MMIO_PPR_AUTORESP_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PPR_OVERFLOW_EARLY_0", REG_MMIO, 0x080e, 1, &mmIOMMU_MMIO_PPR_OVERFLOW_EARLY_0[0], sizeof(mmIOMMU_MMIO_PPR_OVERFLOW_EARLY_0)/sizeof(mmIOMMU_MMIO_PPR_OVERFLOW_EARLY_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PPR_B_OVERFLOW_EARLY_0", REG_MMIO, 0x0810, 1, &mmIOMMU_MMIO_PPR_B_OVERFLOW_EARLY_0[0], sizeof(mmIOMMU_MMIO_PPR_B_OVERFLOW_EARLY_0)/sizeof(mmIOMMU_MMIO_PPR_B_OVERFLOW_EARLY_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_CONFIG_0", REG_MMIO, 0x02e0, 2, &mmIOMMU_MMIO_COUNTER_CONFIG_0[0], sizeof(mmIOMMU_MMIO_COUNTER_CONFIG_0)/sizeof(mmIOMMU_MMIO_COUNTER_CONFIG_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_CONFIG_1", REG_MMIO, 0x02e1, 2, &mmIOMMU_MMIO_COUNTER_CONFIG_1[0], sizeof(mmIOMMU_MMIO_COUNTER_CONFIG_1)/sizeof(mmIOMMU_MMIO_COUNTER_CONFIG_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_PASID_BANK_LOCK_0", REG_MMIO, 0x02e2, 2, &mmIOMMU_MMIO_COUNTER_PASID_BANK_LOCK_0[0], sizeof(mmIOMMU_MMIO_COUNTER_PASID_BANK_LOCK_0)/sizeof(mmIOMMU_MMIO_COUNTER_PASID_BANK_LOCK_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_PASID_BANK_LOCK_1", REG_MMIO, 0x02e3, 2, &mmIOMMU_MMIO_COUNTER_PASID_BANK_LOCK_1[0], sizeof(mmIOMMU_MMIO_COUNTER_PASID_BANK_LOCK_1)/sizeof(mmIOMMU_MMIO_COUNTER_PASID_BANK_LOCK_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_DOMAIN_BANK_LOCK_0", REG_MMIO, 0x02e4, 2, &mmIOMMU_MMIO_COUNTER_DOMAIN_BANK_LOCK_0[0], sizeof(mmIOMMU_MMIO_COUNTER_DOMAIN_BANK_LOCK_0)/sizeof(mmIOMMU_MMIO_COUNTER_DOMAIN_BANK_LOCK_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_DOMAIN_BANK_LOCK_1", REG_MMIO, 0x02e5, 2, &mmIOMMU_MMIO_COUNTER_DOMAIN_BANK_LOCK_1[0], sizeof(mmIOMMU_MMIO_COUNTER_DOMAIN_BANK_LOCK_1)/sizeof(mmIOMMU_MMIO_COUNTER_DOMAIN_BANK_LOCK_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_DEVID_BANK_LOCK_0", REG_MMIO, 0x02e6, 2, &mmIOMMU_MMIO_COUNTER_DEVID_BANK_LOCK_0[0], sizeof(mmIOMMU_MMIO_COUNTER_DEVID_BANK_LOCK_0)/sizeof(mmIOMMU_MMIO_COUNTER_DEVID_BANK_LOCK_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_DEVID_BANK_LOCK_1", REG_MMIO, 0x02e7, 2, &mmIOMMU_MMIO_COUNTER_DEVID_BANK_LOCK_1[0], sizeof(mmIOMMU_MMIO_COUNTER_DEVID_BANK_LOCK_1)/sizeof(mmIOMMU_MMIO_COUNTER_DEVID_BANK_LOCK_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_BANK_0_CNT_0_0", REG_MMIO, 0xf2e0, 2, &mmIOMMU_MMIO_COUNTER_BANK_0_CNT_0_0[0], sizeof(mmIOMMU_MMIO_COUNTER_BANK_0_CNT_0_0)/sizeof(mmIOMMU_MMIO_COUNTER_BANK_0_CNT_0_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_BANK_0_CNT_0_1", REG_MMIO, 0xf2e1, 2, &mmIOMMU_MMIO_COUNTER_BANK_0_CNT_0_1[0], sizeof(mmIOMMU_MMIO_COUNTER_BANK_0_CNT_0_1)/sizeof(mmIOMMU_MMIO_COUNTER_BANK_0_CNT_0_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_0_0", REG_MMIO, 0xf2e2, 2, &mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_0_0[0], sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_0_0)/sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_0_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_0_1", REG_MMIO, 0xf2e3, 2, &mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_0_1[0], sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_0_1)/sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_0_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_0_0", REG_MMIO, 0xf2e4, 2, &mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_0_0[0], sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_0_0)/sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_0_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_0_1", REG_MMIO, 0xf2e5, 2, &mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_0_1[0], sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_0_1)/sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_0_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_0_0", REG_MMIO, 0xf2e6, 2, &mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_0_0[0], sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_0_0)/sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_0_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_0_1", REG_MMIO, 0xf2e7, 2, &mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_0_1[0], sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_0_1)/sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_0_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_0_0", REG_MMIO, 0xf2e8, 2, &mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_0_0[0], sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_0_0)/sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_0_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_0_1", REG_MMIO, 0xf2e9, 2, &mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_0_1[0], sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_0_1)/sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_0_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_0_0", REG_MMIO, 0xf2ea, 2, &mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_0_0[0], sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_0_0)/sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_0_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_0_1", REG_MMIO, 0xf2eb, 2, &mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_0_1[0], sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_0_1)/sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_0_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_BANK_0_CNT_1_0", REG_MMIO, 0xf320, 2, &mmIOMMU_MMIO_COUNTER_BANK_0_CNT_1_0[0], sizeof(mmIOMMU_MMIO_COUNTER_BANK_0_CNT_1_0)/sizeof(mmIOMMU_MMIO_COUNTER_BANK_0_CNT_1_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_BANK_0_CNT_1_1", REG_MMIO, 0xf321, 2, &mmIOMMU_MMIO_COUNTER_BANK_0_CNT_1_1[0], sizeof(mmIOMMU_MMIO_COUNTER_BANK_0_CNT_1_1)/sizeof(mmIOMMU_MMIO_COUNTER_BANK_0_CNT_1_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_1_0", REG_MMIO, 0xf322, 2, &mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_1_0[0], sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_1_0)/sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_1_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_1_1", REG_MMIO, 0xf323, 2, &mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_1_1[0], sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_1_1)/sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_1_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_1_0", REG_MMIO, 0xf324, 2, &mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_1_0[0], sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_1_0)/sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_1_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_1_1", REG_MMIO, 0xf325, 2, &mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_1_1[0], sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_1_1)/sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_1_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_1_0", REG_MMIO, 0xf326, 2, &mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_1_0[0], sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_1_0)/sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_1_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_1_1", REG_MMIO, 0xf327, 2, &mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_1_1[0], sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_1_1)/sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_1_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_1_0", REG_MMIO, 0xf328, 2, &mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_1_0[0], sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_1_0)/sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_1_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_1_1", REG_MMIO, 0xf329, 2, &mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_1_1[0], sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_1_1)/sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_1_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_1_0", REG_MMIO, 0xf32a, 2, &mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_1_0[0], sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_1_0)/sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_1_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_1_1", REG_MMIO, 0xf32b, 2, &mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_1_1[0], sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_1_1)/sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_1_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_BANK_0_CNT_2_0", REG_MMIO, 0xf360, 2, &mmIOMMU_MMIO_COUNTER_BANK_0_CNT_2_0[0], sizeof(mmIOMMU_MMIO_COUNTER_BANK_0_CNT_2_0)/sizeof(mmIOMMU_MMIO_COUNTER_BANK_0_CNT_2_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_BANK_0_CNT_2_1", REG_MMIO, 0xf361, 2, &mmIOMMU_MMIO_COUNTER_BANK_0_CNT_2_1[0], sizeof(mmIOMMU_MMIO_COUNTER_BANK_0_CNT_2_1)/sizeof(mmIOMMU_MMIO_COUNTER_BANK_0_CNT_2_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_2_0", REG_MMIO, 0xf362, 2, &mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_2_0[0], sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_2_0)/sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_2_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_2_1", REG_MMIO, 0xf363, 2, &mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_2_1[0], sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_2_1)/sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_2_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_2_0", REG_MMIO, 0xf364, 2, &mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_2_0[0], sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_2_0)/sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_2_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_2_1", REG_MMIO, 0xf365, 2, &mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_2_1[0], sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_2_1)/sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_2_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_2_0", REG_MMIO, 0xf366, 2, &mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_2_0[0], sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_2_0)/sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_2_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_2_1", REG_MMIO, 0xf367, 2, &mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_2_1[0], sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_2_1)/sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_2_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_2_0", REG_MMIO, 0xf368, 2, &mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_2_0[0], sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_2_0)/sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_2_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_2_1", REG_MMIO, 0xf369, 2, &mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_2_1[0], sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_2_1)/sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_2_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_2_0", REG_MMIO, 0xf36a, 2, &mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_2_0[0], sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_2_0)/sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_2_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_2_1", REG_MMIO, 0xf36b, 2, &mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_2_1[0], sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_2_1)/sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_2_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_BANK_0_CNT_3_0", REG_MMIO, 0xf3a0, 2, &mmIOMMU_MMIO_COUNTER_BANK_0_CNT_3_0[0], sizeof(mmIOMMU_MMIO_COUNTER_BANK_0_CNT_3_0)/sizeof(mmIOMMU_MMIO_COUNTER_BANK_0_CNT_3_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_BANK_0_CNT_3_1", REG_MMIO, 0xf3a1, 2, &mmIOMMU_MMIO_COUNTER_BANK_0_CNT_3_1[0], sizeof(mmIOMMU_MMIO_COUNTER_BANK_0_CNT_3_1)/sizeof(mmIOMMU_MMIO_COUNTER_BANK_0_CNT_3_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_3_0", REG_MMIO, 0xf3a2, 2, &mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_3_0[0], sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_3_0)/sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_3_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_3_1", REG_MMIO, 0xf3a3, 2, &mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_3_1[0], sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_3_1)/sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_0_CNT_3_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_3_0", REG_MMIO, 0xf3a4, 2, &mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_3_0[0], sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_3_0)/sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_3_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_3_1", REG_MMIO, 0xf3a5, 2, &mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_3_1[0], sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_3_1)/sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_0_CNT_3_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_3_0", REG_MMIO, 0xf3a6, 2, &mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_3_0[0], sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_3_0)/sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_3_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_3_1", REG_MMIO, 0xf3a7, 2, &mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_3_1[0], sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_3_1)/sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_0_CNT_3_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_3_0", REG_MMIO, 0xf3a8, 2, &mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_3_0[0], sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_3_0)/sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_3_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_3_1", REG_MMIO, 0xf3a9, 2, &mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_3_1[0], sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_3_1)/sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_0_CNT_3_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_3_0", REG_MMIO, 0xf3aa, 2, &mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_3_0[0], sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_3_0)/sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_3_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_3_1", REG_MMIO, 0xf3ab, 2, &mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_3_1[0], sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_3_1)/sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_0_CNT_3_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_BANK_1_CNT_0_0", REG_MMIO, 0x0000, 3, &mmIOMMU_MMIO_COUNTER_BANK_1_CNT_0_0[0], sizeof(mmIOMMU_MMIO_COUNTER_BANK_1_CNT_0_0)/sizeof(mmIOMMU_MMIO_COUNTER_BANK_1_CNT_0_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_BANK_1_CNT_0_1", REG_MMIO, 0x0001, 3, &mmIOMMU_MMIO_COUNTER_BANK_1_CNT_0_1[0], sizeof(mmIOMMU_MMIO_COUNTER_BANK_1_CNT_0_1)/sizeof(mmIOMMU_MMIO_COUNTER_BANK_1_CNT_0_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_0_0", REG_MMIO, 0x0002, 3, &mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_0_0[0], sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_0_0)/sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_0_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_0_1", REG_MMIO, 0x0003, 3, &mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_0_1[0], sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_0_1)/sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_0_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_0_0", REG_MMIO, 0x0004, 3, &mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_0_0[0], sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_0_0)/sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_0_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_0_1", REG_MMIO, 0x0005, 3, &mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_0_1[0], sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_0_1)/sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_0_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_0_0", REG_MMIO, 0x0006, 3, &mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_0_0[0], sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_0_0)/sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_0_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_0_1", REG_MMIO, 0x0007, 3, &mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_0_1[0], sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_0_1)/sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_0_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_0_0", REG_MMIO, 0x0008, 3, &mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_0_0[0], sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_0_0)/sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_0_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_0_1", REG_MMIO, 0x0009, 3, &mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_0_1[0], sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_0_1)/sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_0_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_0_0", REG_MMIO, 0x000a, 3, &mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_0_0[0], sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_0_0)/sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_0_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_0_1", REG_MMIO, 0x000b, 3, &mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_0_1[0], sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_0_1)/sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_0_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_BANK_1_CNT_1_0", REG_MMIO, 0x0040, 3, &mmIOMMU_MMIO_COUNTER_BANK_1_CNT_1_0[0], sizeof(mmIOMMU_MMIO_COUNTER_BANK_1_CNT_1_0)/sizeof(mmIOMMU_MMIO_COUNTER_BANK_1_CNT_1_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_BANK_1_CNT_1_1", REG_MMIO, 0x0041, 3, &mmIOMMU_MMIO_COUNTER_BANK_1_CNT_1_1[0], sizeof(mmIOMMU_MMIO_COUNTER_BANK_1_CNT_1_1)/sizeof(mmIOMMU_MMIO_COUNTER_BANK_1_CNT_1_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_1_0", REG_MMIO, 0x0042, 3, &mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_1_0[0], sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_1_0)/sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_1_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_1_1", REG_MMIO, 0x0043, 3, &mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_1_1[0], sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_1_1)/sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_1_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_1_0", REG_MMIO, 0x0044, 3, &mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_1_0[0], sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_1_0)/sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_1_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_1_1", REG_MMIO, 0x0045, 3, &mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_1_1[0], sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_1_1)/sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_1_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_1_0", REG_MMIO, 0x0046, 3, &mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_1_0[0], sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_1_0)/sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_1_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_1_1", REG_MMIO, 0x0047, 3, &mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_1_1[0], sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_1_1)/sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_1_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_1_0", REG_MMIO, 0x0048, 3, &mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_1_0[0], sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_1_0)/sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_1_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_1_1", REG_MMIO, 0x0049, 3, &mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_1_1[0], sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_1_1)/sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_1_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_1_0", REG_MMIO, 0x004a, 3, &mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_1_0[0], sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_1_0)/sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_1_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_1_1", REG_MMIO, 0x004b, 3, &mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_1_1[0], sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_1_1)/sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_1_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_BANK_1_CNT_2_0", REG_MMIO, 0x0080, 3, &mmIOMMU_MMIO_COUNTER_BANK_1_CNT_2_0[0], sizeof(mmIOMMU_MMIO_COUNTER_BANK_1_CNT_2_0)/sizeof(mmIOMMU_MMIO_COUNTER_BANK_1_CNT_2_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_BANK_1_CNT_2_1", REG_MMIO, 0x0081, 3, &mmIOMMU_MMIO_COUNTER_BANK_1_CNT_2_1[0], sizeof(mmIOMMU_MMIO_COUNTER_BANK_1_CNT_2_1)/sizeof(mmIOMMU_MMIO_COUNTER_BANK_1_CNT_2_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_2_0", REG_MMIO, 0x0082, 3, &mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_2_0[0], sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_2_0)/sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_2_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_2_1", REG_MMIO, 0x0083, 3, &mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_2_1[0], sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_2_1)/sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_2_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_2_0", REG_MMIO, 0x0084, 3, &mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_2_0[0], sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_2_0)/sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_2_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_2_1", REG_MMIO, 0x0085, 3, &mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_2_1[0], sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_2_1)/sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_2_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_2_0", REG_MMIO, 0x0086, 3, &mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_2_0[0], sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_2_0)/sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_2_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_2_1", REG_MMIO, 0x0087, 3, &mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_2_1[0], sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_2_1)/sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_2_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_2_0", REG_MMIO, 0x0088, 3, &mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_2_0[0], sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_2_0)/sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_2_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_2_1", REG_MMIO, 0x0089, 3, &mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_2_1[0], sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_2_1)/sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_2_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_2_0", REG_MMIO, 0x008a, 3, &mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_2_0[0], sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_2_0)/sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_2_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_2_1", REG_MMIO, 0x008b, 3, &mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_2_1[0], sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_2_1)/sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_2_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_BANK_1_CNT_3_0", REG_MMIO, 0x00c0, 3, &mmIOMMU_MMIO_COUNTER_BANK_1_CNT_3_0[0], sizeof(mmIOMMU_MMIO_COUNTER_BANK_1_CNT_3_0)/sizeof(mmIOMMU_MMIO_COUNTER_BANK_1_CNT_3_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_BANK_1_CNT_3_1", REG_MMIO, 0x00c1, 3, &mmIOMMU_MMIO_COUNTER_BANK_1_CNT_3_1[0], sizeof(mmIOMMU_MMIO_COUNTER_BANK_1_CNT_3_1)/sizeof(mmIOMMU_MMIO_COUNTER_BANK_1_CNT_3_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_3_0", REG_MMIO, 0x00c2, 3, &mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_3_0[0], sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_3_0)/sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_3_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_3_1", REG_MMIO, 0x00c3, 3, &mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_3_1[0], sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_3_1)/sizeof(mmIOMMU_MMIO_COUNTER_SRC_BANK_1_CNT_3_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_3_0", REG_MMIO, 0x00c4, 3, &mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_3_0[0], sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_3_0)/sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_3_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_3_1", REG_MMIO, 0x00c5, 3, &mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_3_1[0], sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_3_1)/sizeof(mmIOMMU_MMIO_PASID_MATCH_BANK_1_CNT_3_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_3_0", REG_MMIO, 0x00c6, 3, &mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_3_0[0], sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_3_0)/sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_3_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_3_1", REG_MMIO, 0x00c7, 3, &mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_3_1[0], sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_3_1)/sizeof(mmIOMMU_MMIO_DOMAIN_MATCH_BANK_1_CNT_3_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_3_0", REG_MMIO, 0x00c8, 3, &mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_3_0[0], sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_3_0)/sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_3_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_3_1", REG_MMIO, 0x00c9, 3, &mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_3_1[0], sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_3_1)/sizeof(mmIOMMU_MMIO_DEVICEID_MATCH_BANK_1_CNT_3_1[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_3_0", REG_MMIO, 0x00ca, 3, &mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_3_0[0], sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_3_0)/sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_3_0[0]), 0, 0 },
	{ "mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_3_1", REG_MMIO, 0x00cb, 3, &mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_3_1[0], sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_3_1)/sizeof(mmIOMMU_MMIO_COUNTER_RPT_BANK_1_CNT_3_1[0]), 0, 0 },
	{ "mmMM_INDEX", REG_MMIO, 0x0000, 0, &mmMM_INDEX[0], sizeof(mmMM_INDEX)/sizeof(mmMM_INDEX[0]), 0, 0 },
	{ "mmMM_DATA", REG_MMIO, 0x0001, 0, &mmMM_DATA[0], sizeof(mmMM_DATA)/sizeof(mmMM_DATA[0]), 0, 0 },
	{ "mmMM_INDEX_HI", REG_MMIO, 0x0006, 0, &mmMM_INDEX_HI[0], sizeof(mmMM_INDEX_HI)/sizeof(mmMM_INDEX_HI[0]), 0, 0 },
	{ "mmSYSHUB_INDEX_OVLP", REG_MMIO, 0x0008, 0, &mmSYSHUB_INDEX_OVLP[0], sizeof(mmSYSHUB_INDEX_OVLP)/sizeof(mmSYSHUB_INDEX_OVLP[0]), 0, 0 },
	{ "mmSYSHUB_DATA_OVLP", REG_MMIO, 0x0009, 0, &mmSYSHUB_DATA_OVLP[0], sizeof(mmSYSHUB_DATA_OVLP)/sizeof(mmSYSHUB_DATA_OVLP[0]), 0, 0 },
	{ "mmPCIE_INDEX", REG_MMIO, 0x000c, 0, &mmPCIE_INDEX[0], sizeof(mmPCIE_INDEX)/sizeof(mmPCIE_INDEX[0]), 0, 0 },
	{ "mmPCIE_DATA", REG_MMIO, 0x000d, 0, &mmPCIE_DATA[0], sizeof(mmPCIE_DATA)/sizeof(mmPCIE_DATA[0]), 0, 0 },
	{ "mmPCIE_INDEX2", REG_MMIO, 0x000e, 0, &mmPCIE_INDEX2[0], sizeof(mmPCIE_INDEX2)/sizeof(mmPCIE_INDEX2[0]), 0, 0 },
	{ "mmPCIE_DATA2", REG_MMIO, 0x000f, 0, &mmPCIE_DATA2[0], sizeof(mmPCIE_DATA2)/sizeof(mmPCIE_DATA2[0]), 0, 0 },
	{ "mmSBIOS_SCRATCH_0", REG_MMIO, 0x0034, 1, &mmSBIOS_SCRATCH_0[0], sizeof(mmSBIOS_SCRATCH_0)/sizeof(mmSBIOS_SCRATCH_0[0]), 0, 0 },
	{ "mmSBIOS_SCRATCH_1", REG_MMIO, 0x0035, 1, &mmSBIOS_SCRATCH_1[0], sizeof(mmSBIOS_SCRATCH_1)/sizeof(mmSBIOS_SCRATCH_1[0]), 0, 0 },
	{ "mmSBIOS_SCRATCH_2", REG_MMIO, 0x0036, 1, &mmSBIOS_SCRATCH_2[0], sizeof(mmSBIOS_SCRATCH_2)/sizeof(mmSBIOS_SCRATCH_2[0]), 0, 0 },
	{ "mmSBIOS_SCRATCH_3", REG_MMIO, 0x0037, 1, &mmSBIOS_SCRATCH_3[0], sizeof(mmSBIOS_SCRATCH_3)/sizeof(mmSBIOS_SCRATCH_3[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_0", REG_MMIO, 0x0038, 1, &mmBIOS_SCRATCH_0[0], sizeof(mmBIOS_SCRATCH_0)/sizeof(mmBIOS_SCRATCH_0[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_1", REG_MMIO, 0x0039, 1, &mmBIOS_SCRATCH_1[0], sizeof(mmBIOS_SCRATCH_1)/sizeof(mmBIOS_SCRATCH_1[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_2", REG_MMIO, 0x003a, 1, &mmBIOS_SCRATCH_2[0], sizeof(mmBIOS_SCRATCH_2)/sizeof(mmBIOS_SCRATCH_2[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_3", REG_MMIO, 0x003b, 1, &mmBIOS_SCRATCH_3[0], sizeof(mmBIOS_SCRATCH_3)/sizeof(mmBIOS_SCRATCH_3[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_4", REG_MMIO, 0x003c, 1, &mmBIOS_SCRATCH_4[0], sizeof(mmBIOS_SCRATCH_4)/sizeof(mmBIOS_SCRATCH_4[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_5", REG_MMIO, 0x003d, 1, &mmBIOS_SCRATCH_5[0], sizeof(mmBIOS_SCRATCH_5)/sizeof(mmBIOS_SCRATCH_5[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_6", REG_MMIO, 0x003e, 1, &mmBIOS_SCRATCH_6[0], sizeof(mmBIOS_SCRATCH_6)/sizeof(mmBIOS_SCRATCH_6[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_7", REG_MMIO, 0x003f, 1, &mmBIOS_SCRATCH_7[0], sizeof(mmBIOS_SCRATCH_7)/sizeof(mmBIOS_SCRATCH_7[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_8", REG_MMIO, 0x0040, 1, &mmBIOS_SCRATCH_8[0], sizeof(mmBIOS_SCRATCH_8)/sizeof(mmBIOS_SCRATCH_8[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_9", REG_MMIO, 0x0041, 1, &mmBIOS_SCRATCH_9[0], sizeof(mmBIOS_SCRATCH_9)/sizeof(mmBIOS_SCRATCH_9[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_10", REG_MMIO, 0x0042, 1, &mmBIOS_SCRATCH_10[0], sizeof(mmBIOS_SCRATCH_10)/sizeof(mmBIOS_SCRATCH_10[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_11", REG_MMIO, 0x0043, 1, &mmBIOS_SCRATCH_11[0], sizeof(mmBIOS_SCRATCH_11)/sizeof(mmBIOS_SCRATCH_11[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_12", REG_MMIO, 0x0044, 1, &mmBIOS_SCRATCH_12[0], sizeof(mmBIOS_SCRATCH_12)/sizeof(mmBIOS_SCRATCH_12[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_13", REG_MMIO, 0x0045, 1, &mmBIOS_SCRATCH_13[0], sizeof(mmBIOS_SCRATCH_13)/sizeof(mmBIOS_SCRATCH_13[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_14", REG_MMIO, 0x0046, 1, &mmBIOS_SCRATCH_14[0], sizeof(mmBIOS_SCRATCH_14)/sizeof(mmBIOS_SCRATCH_14[0]), 0, 0 },
	{ "mmBIOS_SCRATCH_15", REG_MMIO, 0x0047, 1, &mmBIOS_SCRATCH_15[0], sizeof(mmBIOS_SCRATCH_15)/sizeof(mmBIOS_SCRATCH_15[0]), 0, 0 },
	{ "mmBIF_RLC_INTR_CNTL", REG_MMIO, 0x004c, 1, &mmBIF_RLC_INTR_CNTL[0], sizeof(mmBIF_RLC_INTR_CNTL)/sizeof(mmBIF_RLC_INTR_CNTL[0]), 0, 0 },
	{ "mmBIF_VCE_INTR_CNTL", REG_MMIO, 0x004d, 1, &mmBIF_VCE_INTR_CNTL[0], sizeof(mmBIF_VCE_INTR_CNTL)/sizeof(mmBIF_VCE_INTR_CNTL[0]), 0, 0 },
	{ "mmBIF_UVD_INTR_CNTL", REG_MMIO, 0x004e, 1, &mmBIF_UVD_INTR_CNTL[0], sizeof(mmBIF_UVD_INTR_CNTL)/sizeof(mmBIF_UVD_INTR_CNTL[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_ADDR0", REG_MMIO, 0x006c, 1, &mmGFX_MMIOREG_CAM_ADDR0[0], sizeof(mmGFX_MMIOREG_CAM_ADDR0)/sizeof(mmGFX_MMIOREG_CAM_ADDR0[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_REMAP_ADDR0", REG_MMIO, 0x006d, 1, &mmGFX_MMIOREG_CAM_REMAP_ADDR0[0], sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR0)/sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR0[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_ADDR1", REG_MMIO, 0x006e, 1, &mmGFX_MMIOREG_CAM_ADDR1[0], sizeof(mmGFX_MMIOREG_CAM_ADDR1)/sizeof(mmGFX_MMIOREG_CAM_ADDR1[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_REMAP_ADDR1", REG_MMIO, 0x006f, 1, &mmGFX_MMIOREG_CAM_REMAP_ADDR1[0], sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR1)/sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR1[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_ADDR2", REG_MMIO, 0x0070, 1, &mmGFX_MMIOREG_CAM_ADDR2[0], sizeof(mmGFX_MMIOREG_CAM_ADDR2)/sizeof(mmGFX_MMIOREG_CAM_ADDR2[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_REMAP_ADDR2", REG_MMIO, 0x0071, 1, &mmGFX_MMIOREG_CAM_REMAP_ADDR2[0], sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR2)/sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR2[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_ADDR3", REG_MMIO, 0x0072, 1, &mmGFX_MMIOREG_CAM_ADDR3[0], sizeof(mmGFX_MMIOREG_CAM_ADDR3)/sizeof(mmGFX_MMIOREG_CAM_ADDR3[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_REMAP_ADDR3", REG_MMIO, 0x0073, 1, &mmGFX_MMIOREG_CAM_REMAP_ADDR3[0], sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR3)/sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR3[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_ADDR4", REG_MMIO, 0x0074, 1, &mmGFX_MMIOREG_CAM_ADDR4[0], sizeof(mmGFX_MMIOREG_CAM_ADDR4)/sizeof(mmGFX_MMIOREG_CAM_ADDR4[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_REMAP_ADDR4", REG_MMIO, 0x0075, 1, &mmGFX_MMIOREG_CAM_REMAP_ADDR4[0], sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR4)/sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR4[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_ADDR5", REG_MMIO, 0x0076, 1, &mmGFX_MMIOREG_CAM_ADDR5[0], sizeof(mmGFX_MMIOREG_CAM_ADDR5)/sizeof(mmGFX_MMIOREG_CAM_ADDR5[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_REMAP_ADDR5", REG_MMIO, 0x0077, 1, &mmGFX_MMIOREG_CAM_REMAP_ADDR5[0], sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR5)/sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR5[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_ADDR6", REG_MMIO, 0x0078, 1, &mmGFX_MMIOREG_CAM_ADDR6[0], sizeof(mmGFX_MMIOREG_CAM_ADDR6)/sizeof(mmGFX_MMIOREG_CAM_ADDR6[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_REMAP_ADDR6", REG_MMIO, 0x0079, 1, &mmGFX_MMIOREG_CAM_REMAP_ADDR6[0], sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR6)/sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR6[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_ADDR7", REG_MMIO, 0x007a, 1, &mmGFX_MMIOREG_CAM_ADDR7[0], sizeof(mmGFX_MMIOREG_CAM_ADDR7)/sizeof(mmGFX_MMIOREG_CAM_ADDR7[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_REMAP_ADDR7", REG_MMIO, 0x007b, 1, &mmGFX_MMIOREG_CAM_REMAP_ADDR7[0], sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR7)/sizeof(mmGFX_MMIOREG_CAM_REMAP_ADDR7[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_CNTL", REG_MMIO, 0x007c, 1, &mmGFX_MMIOREG_CAM_CNTL[0], sizeof(mmGFX_MMIOREG_CAM_CNTL)/sizeof(mmGFX_MMIOREG_CAM_CNTL[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_ZERO_CPL", REG_MMIO, 0x007d, 1, &mmGFX_MMIOREG_CAM_ZERO_CPL[0], sizeof(mmGFX_MMIOREG_CAM_ZERO_CPL)/sizeof(mmGFX_MMIOREG_CAM_ZERO_CPL[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_ONE_CPL", REG_MMIO, 0x007e, 1, &mmGFX_MMIOREG_CAM_ONE_CPL[0], sizeof(mmGFX_MMIOREG_CAM_ONE_CPL)/sizeof(mmGFX_MMIOREG_CAM_ONE_CPL[0]), 0, 0 },
	{ "mmGFX_MMIOREG_CAM_PROGRAMMABLE_CPL", REG_MMIO, 0x007f, 1, &mmGFX_MMIOREG_CAM_PROGRAMMABLE_CPL[0], sizeof(mmGFX_MMIOREG_CAM_PROGRAMMABLE_CPL)/sizeof(mmGFX_MMIOREG_CAM_PROGRAMMABLE_CPL[0]), 0, 0 },
	{ "mmSYSHUB_INDEX", REG_MMIO, 0x0008, 0, &mmSYSHUB_INDEX[0], sizeof(mmSYSHUB_INDEX)/sizeof(mmSYSHUB_INDEX[0]), 0, 0 },
	{ "mmSYSHUB_DATA", REG_MMIO, 0x0009, 0, &mmSYSHUB_DATA[0], sizeof(mmSYSHUB_DATA)/sizeof(mmSYSHUB_DATA[0]), 0, 0 },
	{ "mmRCC_DEV0_EPF0_STRAP0", REG_MMIO, 0x000f, 2, &mmRCC_DEV0_EPF0_STRAP0[0], sizeof(mmRCC_DEV0_EPF0_STRAP0)/sizeof(mmRCC_DEV0_EPF0_STRAP0[0]), 0, 0 },
	{ "mmEP_PCIE_SCRATCH", REG_MMIO, 0x0023, 2, &mmEP_PCIE_SCRATCH[0], sizeof(mmEP_PCIE_SCRATCH)/sizeof(mmEP_PCIE_SCRATCH[0]), 0, 0 },
	{ "mmEP_PCIE_CNTL", REG_MMIO, 0x0025, 2, &mmEP_PCIE_CNTL[0], sizeof(mmEP_PCIE_CNTL)/sizeof(mmEP_PCIE_CNTL[0]), 0, 0 },
	{ "mmEP_PCIE_INT_CNTL", REG_MMIO, 0x0026, 2, &mmEP_PCIE_INT_CNTL[0], sizeof(mmEP_PCIE_INT_CNTL)/sizeof(mmEP_PCIE_INT_CNTL[0]), 0, 0 },
	{ "mmEP_PCIE_INT_STATUS", REG_MMIO, 0x0027, 2, &mmEP_PCIE_INT_STATUS[0], sizeof(mmEP_PCIE_INT_STATUS)/sizeof(mmEP_PCIE_INT_STATUS[0]), 0, 0 },
	{ "mmEP_PCIE_RX_CNTL2", REG_MMIO, 0x0028, 2, &mmEP_PCIE_RX_CNTL2[0], sizeof(mmEP_PCIE_RX_CNTL2)/sizeof(mmEP_PCIE_RX_CNTL2[0]), 0, 0 },
	{ "mmEP_PCIE_BUS_CNTL", REG_MMIO, 0x0029, 2, &mmEP_PCIE_BUS_CNTL[0], sizeof(mmEP_PCIE_BUS_CNTL)/sizeof(mmEP_PCIE_BUS_CNTL[0]), 0, 0 },
	{ "mmEP_PCIE_CFG_CNTL", REG_MMIO, 0x002a, 2, &mmEP_PCIE_CFG_CNTL[0], sizeof(mmEP_PCIE_CFG_CNTL)/sizeof(mmEP_PCIE_CFG_CNTL[0]), 0, 0 },
	{ "mmEP_PCIE_TX_LTR_CNTL", REG_MMIO, 0x002c, 2, &mmEP_PCIE_TX_LTR_CNTL[0], sizeof(mmEP_PCIE_TX_LTR_CNTL)/sizeof(mmEP_PCIE_TX_LTR_CNTL[0]), 0, 0 },
	{ "mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_0", REG_MMIO, 0x002d, 2, &mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_0[0], sizeof(mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_0)/sizeof(mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_0[0]), 0, 0 },
	{ "mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_1", REG_MMIO, 0x002d, 2, &mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_1[0], sizeof(mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_1)/sizeof(mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_1[0]), 0, 0 },
	{ "mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_2", REG_MMIO, 0x002d, 2, &mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_2[0], sizeof(mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_2)/sizeof(mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_2[0]), 0, 0 },
	{ "mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_3", REG_MMIO, 0x002d, 2, &mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_3[0], sizeof(mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_3)/sizeof(mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_3[0]), 0, 0 },
	{ "mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_4", REG_MMIO, 0x002e, 2, &mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_4[0], sizeof(mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_4)/sizeof(mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_4[0]), 0, 0 },
	{ "mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_5", REG_MMIO, 0x002e, 2, &mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_5[0], sizeof(mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_5)/sizeof(mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_5[0]), 0, 0 },
	{ "mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_6", REG_MMIO, 0x002e, 2, &mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_6[0], sizeof(mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_6)/sizeof(mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_6[0]), 0, 0 },
	{ "mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_7", REG_MMIO, 0x002e, 2, &mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_7[0], sizeof(mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_7)/sizeof(mmPCIE_F1_DPA_SUBSTATE_PWR_ALLOC_7[0]), 0, 0 },
	{ "mmEP_PCIE_F0_DPA_CAP", REG_MMIO, 0x0032, 2, &mmEP_PCIE_F0_DPA_CAP[0], sizeof(mmEP_PCIE_F0_DPA_CAP)/sizeof(mmEP_PCIE_F0_DPA_CAP[0]), 0, 0 },
	{ "mmEP_PCIE_F0_DPA_LATENCY_INDICATOR", REG_MMIO, 0x0033, 2, &mmEP_PCIE_F0_DPA_LATENCY_INDICATOR[0], sizeof(mmEP_PCIE_F0_DPA_LATENCY_INDICATOR)/sizeof(mmEP_PCIE_F0_DPA_LATENCY_INDICATOR[0]), 0, 0 },
	{ "mmEP_PCIE_F0_DPA_CNTL", REG_MMIO, 0x0033, 2, &mmEP_PCIE_F0_DPA_CNTL[0], sizeof(mmEP_PCIE_F0_DPA_CNTL)/sizeof(mmEP_PCIE_F0_DPA_CNTL[0]), 0, 0 },
	{ "mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0", REG_MMIO, 0x0033, 2, &mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0[0], sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0)/sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_0[0]), 0, 0 },
	{ "mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1", REG_MMIO, 0x0034, 2, &mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1[0], sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1)/sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_1[0]), 0, 0 },
	{ "mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2", REG_MMIO, 0x0034, 2, &mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2[0], sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2)/sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_2[0]), 0, 0 },
	{ "mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3", REG_MMIO, 0x0034, 2, &mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3[0], sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3)/sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_3[0]), 0, 0 },
	{ "mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4", REG_MMIO, 0x0034, 2, &mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4[0], sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4)/sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_4[0]), 0, 0 },
	{ "mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5", REG_MMIO, 0x0035, 2, &mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5[0], sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5)/sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_5[0]), 0, 0 },
	{ "mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6", REG_MMIO, 0x0035, 2, &mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6[0], sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6)/sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_6[0]), 0, 0 },
	{ "mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7", REG_MMIO, 0x0035, 2, &mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7[0], sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7)/sizeof(mmPCIE_F0_DPA_SUBSTATE_PWR_ALLOC_7[0]), 0, 0 },
	{ "mmEP_PCIE_PME_CONTROL", REG_MMIO, 0x0035, 2, &mmEP_PCIE_PME_CONTROL[0], sizeof(mmEP_PCIE_PME_CONTROL)/sizeof(mmEP_PCIE_PME_CONTROL[0]), 0, 0 },
	{ "mmEP_PCIEP_RESERVED", REG_MMIO, 0x0036, 2, &mmEP_PCIEP_RESERVED[0], sizeof(mmEP_PCIEP_RESERVED)/sizeof(mmEP_PCIEP_RESERVED[0]), 0, 0 },
	{ "mmEP_PCIE_TX_CNTL", REG_MMIO, 0x0038, 2, &mmEP_PCIE_TX_CNTL[0], sizeof(mmEP_PCIE_TX_CNTL)/sizeof(mmEP_PCIE_TX_CNTL[0]), 0, 0 },
	{ "mmEP_PCIE_TX_REQUESTER_ID", REG_MMIO, 0x0039, 2, &mmEP_PCIE_TX_REQUESTER_ID[0], sizeof(mmEP_PCIE_TX_REQUESTER_ID)/sizeof(mmEP_PCIE_TX_REQUESTER_ID[0]), 0, 0 },
	{ "mmEP_PCIE_ERR_CNTL", REG_MMIO, 0x003a, 2, &mmEP_PCIE_ERR_CNTL[0], sizeof(mmEP_PCIE_ERR_CNTL)/sizeof(mmEP_PCIE_ERR_CNTL[0]), 0, 0 },
	{ "mmEP_PCIE_RX_CNTL", REG_MMIO, 0x003b, 2, &mmEP_PCIE_RX_CNTL[0], sizeof(mmEP_PCIE_RX_CNTL)/sizeof(mmEP_PCIE_RX_CNTL[0]), 0, 0 },
	{ "mmEP_PCIE_LC_SPEED_CNTL", REG_MMIO, 0x003c, 2, &mmEP_PCIE_LC_SPEED_CNTL[0], sizeof(mmEP_PCIE_LC_SPEED_CNTL)/sizeof(mmEP_PCIE_LC_SPEED_CNTL[0]), 0, 0 },
	{ "mmDN_PCIE_RESERVED", REG_MMIO, 0x0040, 2, &mmDN_PCIE_RESERVED[0], sizeof(mmDN_PCIE_RESERVED)/sizeof(mmDN_PCIE_RESERVED[0]), 0, 0 },
	{ "mmDN_PCIE_SCRATCH", REG_MMIO, 0x0041, 2, &mmDN_PCIE_SCRATCH[0], sizeof(mmDN_PCIE_SCRATCH)/sizeof(mmDN_PCIE_SCRATCH[0]), 0, 0 },
	{ "mmDN_PCIE_CNTL", REG_MMIO, 0x0043, 2, &mmDN_PCIE_CNTL[0], sizeof(mmDN_PCIE_CNTL)/sizeof(mmDN_PCIE_CNTL[0]), 0, 0 },
	{ "mmDN_PCIE_CONFIG_CNTL", REG_MMIO, 0x0044, 2, &mmDN_PCIE_CONFIG_CNTL[0], sizeof(mmDN_PCIE_CONFIG_CNTL)/sizeof(mmDN_PCIE_CONFIG_CNTL[0]), 0, 0 },
	{ "mmDN_PCIE_RX_CNTL2", REG_MMIO, 0x0045, 2, &mmDN_PCIE_RX_CNTL2[0], sizeof(mmDN_PCIE_RX_CNTL2)/sizeof(mmDN_PCIE_RX_CNTL2[0]), 0, 0 },
	{ "mmDN_PCIE_BUS_CNTL", REG_MMIO, 0x0046, 2, &mmDN_PCIE_BUS_CNTL[0], sizeof(mmDN_PCIE_BUS_CNTL)/sizeof(mmDN_PCIE_BUS_CNTL[0]), 0, 0 },
	{ "mmDN_PCIE_CFG_CNTL", REG_MMIO, 0x0047, 2, &mmDN_PCIE_CFG_CNTL[0], sizeof(mmDN_PCIE_CFG_CNTL)/sizeof(mmDN_PCIE_CFG_CNTL[0]), 0, 0 },
	{ "mmPCIE_ERR_CNTL", REG_MMIO, 0x004f, 2, &mmPCIE_ERR_CNTL[0], sizeof(mmPCIE_ERR_CNTL)/sizeof(mmPCIE_ERR_CNTL[0]), 0, 0 },
	{ "mmPCIE_RX_CNTL", REG_MMIO, 0x0050, 2, &mmPCIE_RX_CNTL[0], sizeof(mmPCIE_RX_CNTL)/sizeof(mmPCIE_RX_CNTL[0]), 0, 0 },
	{ "mmPCIE_LC_SPEED_CNTL", REG_MMIO, 0x0051, 2, &mmPCIE_LC_SPEED_CNTL[0], sizeof(mmPCIE_LC_SPEED_CNTL)/sizeof(mmPCIE_LC_SPEED_CNTL[0]), 0, 0 },
	{ "mmPCIE_LC_CNTL2", REG_MMIO, 0x0052, 2, &mmPCIE_LC_CNTL2[0], sizeof(mmPCIE_LC_CNTL2)/sizeof(mmPCIE_LC_CNTL2[0]), 0, 0 },
	{ "mmPCIEP_STRAP_MISC", REG_MMIO, 0x0053, 2, &mmPCIEP_STRAP_MISC[0], sizeof(mmPCIEP_STRAP_MISC)/sizeof(mmPCIEP_STRAP_MISC[0]), 0, 0 },
	{ "mmLTR_MSG_INFO_FROM_EP", REG_MMIO, 0x0054, 2, &mmLTR_MSG_INFO_FROM_EP[0], sizeof(mmLTR_MSG_INFO_FROM_EP)/sizeof(mmLTR_MSG_INFO_FROM_EP[0]), 0, 0 },
	{ "mmRCC_ERR_LOG", REG_MMIO, 0x0085, 2, &mmRCC_ERR_LOG[0], sizeof(mmRCC_ERR_LOG)/sizeof(mmRCC_ERR_LOG[0]), 0, 0 },
	{ "mmRCC_DOORBELL_APER_EN", REG_MMIO, 0x00c0, 2, &mmRCC_DOORBELL_APER_EN[0], sizeof(mmRCC_DOORBELL_APER_EN)/sizeof(mmRCC_DOORBELL_APER_EN[0]), 0, 0 },
	{ "mmRCC_CONFIG_MEMSIZE", REG_MMIO, 0x00c3, 2, &mmRCC_CONFIG_MEMSIZE[0], sizeof(mmRCC_CONFIG_MEMSIZE)/sizeof(mmRCC_CONFIG_MEMSIZE[0]), 0, 0 },
	{ "mmRCC_CONFIG_RESERVED", REG_MMIO, 0x00c4, 2, &mmRCC_CONFIG_RESERVED[0], sizeof(mmRCC_CONFIG_RESERVED)/sizeof(mmRCC_CONFIG_RESERVED[0]), 0, 0 },
	{ "mmRCC_IOV_FUNC_IDENTIFIER", REG_MMIO, 0x00c5, 2, &mmRCC_IOV_FUNC_IDENTIFIER[0], sizeof(mmRCC_IOV_FUNC_IDENTIFIER)/sizeof(mmRCC_IOV_FUNC_IDENTIFIER[0]), 0, 0 },
	{ "mmRCC_ERR_INT_CNTL", REG_MMIO, 0x0086, 2, &mmRCC_ERR_INT_CNTL[0], sizeof(mmRCC_ERR_INT_CNTL)/sizeof(mmRCC_ERR_INT_CNTL[0]), 0, 0 },
	{ "mmRCC_BACO_CNTL_MISC", REG_MMIO, 0x0087, 2, &mmRCC_BACO_CNTL_MISC[0], sizeof(mmRCC_BACO_CNTL_MISC)/sizeof(mmRCC_BACO_CNTL_MISC[0]), 0, 0 },
	{ "mmRCC_RESET_EN", REG_MMIO, 0x0088, 2, &mmRCC_RESET_EN[0], sizeof(mmRCC_RESET_EN)/sizeof(mmRCC_RESET_EN[0]), 0, 0 },
	{ "mmRCC_VDM_SUPPORT", REG_MMIO, 0x0089, 2, &mmRCC_VDM_SUPPORT[0], sizeof(mmRCC_VDM_SUPPORT)/sizeof(mmRCC_VDM_SUPPORT[0]), 0, 0 },
	{ "mmRCC_PEER_REG_RANGE0", REG_MMIO, 0x00be, 2, &mmRCC_PEER_REG_RANGE0[0], sizeof(mmRCC_PEER_REG_RANGE0)/sizeof(mmRCC_PEER_REG_RANGE0[0]), 0, 0 },
	{ "mmRCC_PEER_REG_RANGE1", REG_MMIO, 0x00bf, 2, &mmRCC_PEER_REG_RANGE1[0], sizeof(mmRCC_PEER_REG_RANGE1)/sizeof(mmRCC_PEER_REG_RANGE1[0]), 0, 0 },
	{ "mmRCC_BUS_CNTL", REG_MMIO, 0x00c1, 2, &mmRCC_BUS_CNTL[0], sizeof(mmRCC_BUS_CNTL)/sizeof(mmRCC_BUS_CNTL[0]), 0, 0 },
	{ "mmRCC_CONFIG_CNTL", REG_MMIO, 0x00c2, 2, &mmRCC_CONFIG_CNTL[0], sizeof(mmRCC_CONFIG_CNTL)/sizeof(mmRCC_CONFIG_CNTL[0]), 0, 0 },
	{ "mmRCC_CONFIG_F0_BASE", REG_MMIO, 0x00c6, 2, &mmRCC_CONFIG_F0_BASE[0], sizeof(mmRCC_CONFIG_F0_BASE)/sizeof(mmRCC_CONFIG_F0_BASE[0]), 0, 0 },
	{ "mmRCC_CONFIG_APER_SIZE", REG_MMIO, 0x00c7, 2, &mmRCC_CONFIG_APER_SIZE[0], sizeof(mmRCC_CONFIG_APER_SIZE)/sizeof(mmRCC_CONFIG_APER_SIZE[0]), 0, 0 },
	{ "mmRCC_CONFIG_REG_APER_SIZE", REG_MMIO, 0x00c8, 2, &mmRCC_CONFIG_REG_APER_SIZE[0], sizeof(mmRCC_CONFIG_REG_APER_SIZE)/sizeof(mmRCC_CONFIG_REG_APER_SIZE[0]), 0, 0 },
	{ "mmRCC_XDMA_LO", REG_MMIO, 0x00c9, 2, &mmRCC_XDMA_LO[0], sizeof(mmRCC_XDMA_LO)/sizeof(mmRCC_XDMA_LO[0]), 0, 0 },
	{ "mmRCC_XDMA_HI", REG_MMIO, 0x00ca, 2, &mmRCC_XDMA_HI[0], sizeof(mmRCC_XDMA_HI)/sizeof(mmRCC_XDMA_HI[0]), 0, 0 },
	{ "mmRCC_FEATURES_CONTROL_MISC", REG_MMIO, 0x00cb, 2, &mmRCC_FEATURES_CONTROL_MISC[0], sizeof(mmRCC_FEATURES_CONTROL_MISC)/sizeof(mmRCC_FEATURES_CONTROL_MISC[0]), 0, 0 },
	{ "mmRCC_BUSNUM_CNTL1", REG_MMIO, 0x00cc, 2, &mmRCC_BUSNUM_CNTL1[0], sizeof(mmRCC_BUSNUM_CNTL1)/sizeof(mmRCC_BUSNUM_CNTL1[0]), 0, 0 },
	{ "mmRCC_BUSNUM_LIST0", REG_MMIO, 0x00cd, 2, &mmRCC_BUSNUM_LIST0[0], sizeof(mmRCC_BUSNUM_LIST0)/sizeof(mmRCC_BUSNUM_LIST0[0]), 0, 0 },
	{ "mmRCC_BUSNUM_LIST1", REG_MMIO, 0x00ce, 2, &mmRCC_BUSNUM_LIST1[0], sizeof(mmRCC_BUSNUM_LIST1)/sizeof(mmRCC_BUSNUM_LIST1[0]), 0, 0 },
	{ "mmRCC_BUSNUM_CNTL2", REG_MMIO, 0x00cf, 2, &mmRCC_BUSNUM_CNTL2[0], sizeof(mmRCC_BUSNUM_CNTL2)/sizeof(mmRCC_BUSNUM_CNTL2[0]), 0, 0 },
	{ "mmRCC_CAPTURE_HOST_BUSNUM", REG_MMIO, 0x00d0, 2, &mmRCC_CAPTURE_HOST_BUSNUM[0], sizeof(mmRCC_CAPTURE_HOST_BUSNUM)/sizeof(mmRCC_CAPTURE_HOST_BUSNUM[0]), 0, 0 },
	{ "mmRCC_HOST_BUSNUM", REG_MMIO, 0x00d1, 2, &mmRCC_HOST_BUSNUM[0], sizeof(mmRCC_HOST_BUSNUM)/sizeof(mmRCC_HOST_BUSNUM[0]), 0, 0 },
	{ "mmRCC_PEER0_FB_OFFSET_HI", REG_MMIO, 0x00d2, 2, &mmRCC_PEER0_FB_OFFSET_HI[0], sizeof(mmRCC_PEER0_FB_OFFSET_HI)/sizeof(mmRCC_PEER0_FB_OFFSET_HI[0]), 0, 0 },
	{ "mmRCC_PEER0_FB_OFFSET_LO", REG_MMIO, 0x00d3, 2, &mmRCC_PEER0_FB_OFFSET_LO[0], sizeof(mmRCC_PEER0_FB_OFFSET_LO)/sizeof(mmRCC_PEER0_FB_OFFSET_LO[0]), 0, 0 },
	{ "mmRCC_PEER1_FB_OFFSET_HI", REG_MMIO, 0x00d4, 2, &mmRCC_PEER1_FB_OFFSET_HI[0], sizeof(mmRCC_PEER1_FB_OFFSET_HI)/sizeof(mmRCC_PEER1_FB_OFFSET_HI[0]), 0, 0 },
	{ "mmRCC_PEER1_FB_OFFSET_LO", REG_MMIO, 0x00d5, 2, &mmRCC_PEER1_FB_OFFSET_LO[0], sizeof(mmRCC_PEER1_FB_OFFSET_LO)/sizeof(mmRCC_PEER1_FB_OFFSET_LO[0]), 0, 0 },
	{ "mmRCC_PEER2_FB_OFFSET_HI", REG_MMIO, 0x00d6, 2, &mmRCC_PEER2_FB_OFFSET_HI[0], sizeof(mmRCC_PEER2_FB_OFFSET_HI)/sizeof(mmRCC_PEER2_FB_OFFSET_HI[0]), 0, 0 },
	{ "mmRCC_PEER2_FB_OFFSET_LO", REG_MMIO, 0x00d7, 2, &mmRCC_PEER2_FB_OFFSET_LO[0], sizeof(mmRCC_PEER2_FB_OFFSET_LO)/sizeof(mmRCC_PEER2_FB_OFFSET_LO[0]), 0, 0 },
	{ "mmRCC_PEER3_FB_OFFSET_HI", REG_MMIO, 0x00d8, 2, &mmRCC_PEER3_FB_OFFSET_HI[0], sizeof(mmRCC_PEER3_FB_OFFSET_HI)/sizeof(mmRCC_PEER3_FB_OFFSET_HI[0]), 0, 0 },
	{ "mmRCC_PEER3_FB_OFFSET_LO", REG_MMIO, 0x00d9, 2, &mmRCC_PEER3_FB_OFFSET_LO[0], sizeof(mmRCC_PEER3_FB_OFFSET_LO)/sizeof(mmRCC_PEER3_FB_OFFSET_LO[0]), 0, 0 },
	{ "mmRCC_CMN_LINK_CNTL", REG_MMIO, 0x00de, 2, &mmRCC_CMN_LINK_CNTL[0], sizeof(mmRCC_CMN_LINK_CNTL)/sizeof(mmRCC_CMN_LINK_CNTL[0]), 0, 0 },
	{ "mmRCC_EP_REQUESTERID_RESTORE", REG_MMIO, 0x00df, 2, &mmRCC_EP_REQUESTERID_RESTORE[0], sizeof(mmRCC_EP_REQUESTERID_RESTORE)/sizeof(mmRCC_EP_REQUESTERID_RESTORE[0]), 0, 0 },
	{ "mmRCC_LTR_LSWITCH_CNTL", REG_MMIO, 0x00e0, 2, &mmRCC_LTR_LSWITCH_CNTL[0], sizeof(mmRCC_LTR_LSWITCH_CNTL)/sizeof(mmRCC_LTR_LSWITCH_CNTL[0]), 0, 0 },
	{ "mmRCC_MH_ARB_CNTL", REG_MMIO, 0x00e1, 2, &mmRCC_MH_ARB_CNTL[0], sizeof(mmRCC_MH_ARB_CNTL)/sizeof(mmRCC_MH_ARB_CNTL[0]), 0, 0 },
	{ "mmBIF_MM_INDACCESS_CNTL", REG_MMIO, 0x00e6, 2, &mmBIF_MM_INDACCESS_CNTL[0], sizeof(mmBIF_MM_INDACCESS_CNTL)/sizeof(mmBIF_MM_INDACCESS_CNTL[0]), 0, 0 },
	{ "mmBUS_CNTL", REG_MMIO, 0x00e7, 2, &mmBUS_CNTL[0], sizeof(mmBUS_CNTL)/sizeof(mmBUS_CNTL[0]), 0, 0 },
	{ "mmBIF_SCRATCH0", REG_MMIO, 0x00e8, 2, &mmBIF_SCRATCH0[0], sizeof(mmBIF_SCRATCH0)/sizeof(mmBIF_SCRATCH0[0]), 0, 0 },
	{ "mmBIF_SCRATCH1", REG_MMIO, 0x00e9, 2, &mmBIF_SCRATCH1[0], sizeof(mmBIF_SCRATCH1)/sizeof(mmBIF_SCRATCH1[0]), 0, 0 },
	{ "mmBX_RESET_EN", REG_MMIO, 0x00ed, 2, &mmBX_RESET_EN[0], sizeof(mmBX_RESET_EN)/sizeof(mmBX_RESET_EN[0]), 0, 0 },
	{ "mmMM_CFGREGS_CNTL", REG_MMIO, 0x00ee, 2, &mmMM_CFGREGS_CNTL[0], sizeof(mmMM_CFGREGS_CNTL)/sizeof(mmMM_CFGREGS_CNTL[0]), 0, 0 },
	{ "mmBX_RESET_CNTL", REG_MMIO, 0x00f0, 2, &mmBX_RESET_CNTL[0], sizeof(mmBX_RESET_CNTL)/sizeof(mmBX_RESET_CNTL[0]), 0, 0 },
	{ "mmINTERRUPT_CNTL", REG_MMIO, 0x00f1, 2, &mmINTERRUPT_CNTL[0], sizeof(mmINTERRUPT_CNTL)/sizeof(mmINTERRUPT_CNTL[0]), 0, 0 },
	{ "mmINTERRUPT_CNTL2", REG_MMIO, 0x00f2, 2, &mmINTERRUPT_CNTL2[0], sizeof(mmINTERRUPT_CNTL2)/sizeof(mmINTERRUPT_CNTL2[0]), 0, 0 },
	{ "mmCLKREQB_PAD_CNTL", REG_MMIO, 0x00f8, 2, &mmCLKREQB_PAD_CNTL[0], sizeof(mmCLKREQB_PAD_CNTL)/sizeof(mmCLKREQB_PAD_CNTL[0]), 0, 0 },
	{ "mmBIF_FEATURES_CONTROL_MISC", REG_MMIO, 0x00fb, 2, &mmBIF_FEATURES_CONTROL_MISC[0], sizeof(mmBIF_FEATURES_CONTROL_MISC)/sizeof(mmBIF_FEATURES_CONTROL_MISC[0]), 0, 0 },
	{ "mmBIF_DOORBELL_CNTL", REG_MMIO, 0x00fc, 2, &mmBIF_DOORBELL_CNTL[0], sizeof(mmBIF_DOORBELL_CNTL)/sizeof(mmBIF_DOORBELL_CNTL[0]), 0, 0 },
	{ "mmBIF_DOORBELL_INT_CNTL", REG_MMIO, 0x00fd, 2, &mmBIF_DOORBELL_INT_CNTL[0], sizeof(mmBIF_DOORBELL_INT_CNTL)/sizeof(mmBIF_DOORBELL_INT_CNTL[0]), 0, 0 },
	{ "mmBIF_FB_EN", REG_MMIO, 0x00ff, 2, &mmBIF_FB_EN[0], sizeof(mmBIF_FB_EN)/sizeof(mmBIF_FB_EN[0]), 0, 0 },
	{ "mmBIF_BUSY_DELAY_CNTR", REG_MMIO, 0x0100, 2, &mmBIF_BUSY_DELAY_CNTR[0], sizeof(mmBIF_BUSY_DELAY_CNTR)/sizeof(mmBIF_BUSY_DELAY_CNTR[0]), 0, 0 },
	{ "mmBIF_MST_TRANS_PENDING_VF", REG_MMIO, 0x0109, 2, &mmBIF_MST_TRANS_PENDING_VF[0], sizeof(mmBIF_MST_TRANS_PENDING_VF)/sizeof(mmBIF_MST_TRANS_PENDING_VF[0]), 0, 0 },
	{ "mmBIF_SLV_TRANS_PENDING_VF", REG_MMIO, 0x010a, 2, &mmBIF_SLV_TRANS_PENDING_VF[0], sizeof(mmBIF_SLV_TRANS_PENDING_VF)/sizeof(mmBIF_SLV_TRANS_PENDING_VF[0]), 0, 0 },
	{ "mmBACO_CNTL", REG_MMIO, 0x010b, 2, &mmBACO_CNTL[0], sizeof(mmBACO_CNTL)/sizeof(mmBACO_CNTL[0]), 0, 0 },
	{ "mmBIF_BACO_EXIT_TIME0", REG_MMIO, 0x010c, 2, &mmBIF_BACO_EXIT_TIME0[0], sizeof(mmBIF_BACO_EXIT_TIME0)/sizeof(mmBIF_BACO_EXIT_TIME0[0]), 0, 0 },
	{ "mmBIF_BACO_EXIT_TIMER1", REG_MMIO, 0x010d, 2, &mmBIF_BACO_EXIT_TIMER1[0], sizeof(mmBIF_BACO_EXIT_TIMER1)/sizeof(mmBIF_BACO_EXIT_TIMER1[0]), 0, 0 },
	{ "mmBIF_BACO_EXIT_TIMER2", REG_MMIO, 0x010e, 2, &mmBIF_BACO_EXIT_TIMER2[0], sizeof(mmBIF_BACO_EXIT_TIMER2)/sizeof(mmBIF_BACO_EXIT_TIMER2[0]), 0, 0 },
	{ "mmBIF_BACO_EXIT_TIMER3", REG_MMIO, 0x010f, 2, &mmBIF_BACO_EXIT_TIMER3[0], sizeof(mmBIF_BACO_EXIT_TIMER3)/sizeof(mmBIF_BACO_EXIT_TIMER3[0]), 0, 0 },
	{ "mmBIF_BACO_EXIT_TIMER4", REG_MMIO, 0x0110, 2, &mmBIF_BACO_EXIT_TIMER4[0], sizeof(mmBIF_BACO_EXIT_TIMER4)/sizeof(mmBIF_BACO_EXIT_TIMER4[0]), 0, 0 },
	{ "mmMEM_TYPE_CNTL", REG_MMIO, 0x0111, 2, &mmMEM_TYPE_CNTL[0], sizeof(mmMEM_TYPE_CNTL)/sizeof(mmMEM_TYPE_CNTL[0]), 0, 0 },
	{ "mmSMU_BIF_VDDGFX_PWR_STATUS", REG_MMIO, 0x0113, 2, &mmSMU_BIF_VDDGFX_PWR_STATUS[0], sizeof(mmSMU_BIF_VDDGFX_PWR_STATUS)/sizeof(mmSMU_BIF_VDDGFX_PWR_STATUS[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX0_LOWER", REG_MMIO, 0x0114, 2, &mmBIF_VDDGFX_GFX0_LOWER[0], sizeof(mmBIF_VDDGFX_GFX0_LOWER)/sizeof(mmBIF_VDDGFX_GFX0_LOWER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX0_UPPER", REG_MMIO, 0x0115, 2, &mmBIF_VDDGFX_GFX0_UPPER[0], sizeof(mmBIF_VDDGFX_GFX0_UPPER)/sizeof(mmBIF_VDDGFX_GFX0_UPPER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX1_LOWER", REG_MMIO, 0x0116, 2, &mmBIF_VDDGFX_GFX1_LOWER[0], sizeof(mmBIF_VDDGFX_GFX1_LOWER)/sizeof(mmBIF_VDDGFX_GFX1_LOWER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX1_UPPER", REG_MMIO, 0x0117, 2, &mmBIF_VDDGFX_GFX1_UPPER[0], sizeof(mmBIF_VDDGFX_GFX1_UPPER)/sizeof(mmBIF_VDDGFX_GFX1_UPPER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX2_LOWER", REG_MMIO, 0x0118, 2, &mmBIF_VDDGFX_GFX2_LOWER[0], sizeof(mmBIF_VDDGFX_GFX2_LOWER)/sizeof(mmBIF_VDDGFX_GFX2_LOWER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX2_UPPER", REG_MMIO, 0x0119, 2, &mmBIF_VDDGFX_GFX2_UPPER[0], sizeof(mmBIF_VDDGFX_GFX2_UPPER)/sizeof(mmBIF_VDDGFX_GFX2_UPPER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX3_LOWER", REG_MMIO, 0x011a, 2, &mmBIF_VDDGFX_GFX3_LOWER[0], sizeof(mmBIF_VDDGFX_GFX3_LOWER)/sizeof(mmBIF_VDDGFX_GFX3_LOWER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX3_UPPER", REG_MMIO, 0x011b, 2, &mmBIF_VDDGFX_GFX3_UPPER[0], sizeof(mmBIF_VDDGFX_GFX3_UPPER)/sizeof(mmBIF_VDDGFX_GFX3_UPPER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX4_LOWER", REG_MMIO, 0x011c, 2, &mmBIF_VDDGFX_GFX4_LOWER[0], sizeof(mmBIF_VDDGFX_GFX4_LOWER)/sizeof(mmBIF_VDDGFX_GFX4_LOWER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX4_UPPER", REG_MMIO, 0x011d, 2, &mmBIF_VDDGFX_GFX4_UPPER[0], sizeof(mmBIF_VDDGFX_GFX4_UPPER)/sizeof(mmBIF_VDDGFX_GFX4_UPPER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX5_LOWER", REG_MMIO, 0x011e, 2, &mmBIF_VDDGFX_GFX5_LOWER[0], sizeof(mmBIF_VDDGFX_GFX5_LOWER)/sizeof(mmBIF_VDDGFX_GFX5_LOWER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_GFX5_UPPER", REG_MMIO, 0x011f, 2, &mmBIF_VDDGFX_GFX5_UPPER[0], sizeof(mmBIF_VDDGFX_GFX5_UPPER)/sizeof(mmBIF_VDDGFX_GFX5_UPPER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_RSV1_LOWER", REG_MMIO, 0x0120, 2, &mmBIF_VDDGFX_RSV1_LOWER[0], sizeof(mmBIF_VDDGFX_RSV1_LOWER)/sizeof(mmBIF_VDDGFX_RSV1_LOWER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_RSV1_UPPER", REG_MMIO, 0x0121, 2, &mmBIF_VDDGFX_RSV1_UPPER[0], sizeof(mmBIF_VDDGFX_RSV1_UPPER)/sizeof(mmBIF_VDDGFX_RSV1_UPPER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_RSV2_LOWER", REG_MMIO, 0x0122, 2, &mmBIF_VDDGFX_RSV2_LOWER[0], sizeof(mmBIF_VDDGFX_RSV2_LOWER)/sizeof(mmBIF_VDDGFX_RSV2_LOWER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_RSV2_UPPER", REG_MMIO, 0x0123, 2, &mmBIF_VDDGFX_RSV2_UPPER[0], sizeof(mmBIF_VDDGFX_RSV2_UPPER)/sizeof(mmBIF_VDDGFX_RSV2_UPPER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_RSV3_LOWER", REG_MMIO, 0x0124, 2, &mmBIF_VDDGFX_RSV3_LOWER[0], sizeof(mmBIF_VDDGFX_RSV3_LOWER)/sizeof(mmBIF_VDDGFX_RSV3_LOWER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_RSV3_UPPER", REG_MMIO, 0x0125, 2, &mmBIF_VDDGFX_RSV3_UPPER[0], sizeof(mmBIF_VDDGFX_RSV3_UPPER)/sizeof(mmBIF_VDDGFX_RSV3_UPPER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_RSV4_LOWER", REG_MMIO, 0x0126, 2, &mmBIF_VDDGFX_RSV4_LOWER[0], sizeof(mmBIF_VDDGFX_RSV4_LOWER)/sizeof(mmBIF_VDDGFX_RSV4_LOWER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_RSV4_UPPER", REG_MMIO, 0x0127, 2, &mmBIF_VDDGFX_RSV4_UPPER[0], sizeof(mmBIF_VDDGFX_RSV4_UPPER)/sizeof(mmBIF_VDDGFX_RSV4_UPPER[0]), 0, 0 },
	{ "mmBIF_VDDGFX_FB_CMP", REG_MMIO, 0x0128, 2, &mmBIF_VDDGFX_FB_CMP[0], sizeof(mmBIF_VDDGFX_FB_CMP)/sizeof(mmBIF_VDDGFX_FB_CMP[0]), 0, 0 },
	{ "mmBIF_DOORBELL_GBLAPER1_LOWER", REG_MMIO, 0x0129, 2, &mmBIF_DOORBELL_GBLAPER1_LOWER[0], sizeof(mmBIF_DOORBELL_GBLAPER1_LOWER)/sizeof(mmBIF_DOORBELL_GBLAPER1_LOWER[0]), 0, 0 },
	{ "mmBIF_DOORBELL_GBLAPER1_UPPER", REG_MMIO, 0x012a, 2, &mmBIF_DOORBELL_GBLAPER1_UPPER[0], sizeof(mmBIF_DOORBELL_GBLAPER1_UPPER)/sizeof(mmBIF_DOORBELL_GBLAPER1_UPPER[0]), 0, 0 },
	{ "mmBIF_DOORBELL_GBLAPER2_LOWER", REG_MMIO, 0x012b, 2, &mmBIF_DOORBELL_GBLAPER2_LOWER[0], sizeof(mmBIF_DOORBELL_GBLAPER2_LOWER)/sizeof(mmBIF_DOORBELL_GBLAPER2_LOWER[0]), 0, 0 },
	{ "mmBIF_DOORBELL_GBLAPER2_UPPER", REG_MMIO, 0x012c, 2, &mmBIF_DOORBELL_GBLAPER2_UPPER[0], sizeof(mmBIF_DOORBELL_GBLAPER2_UPPER)/sizeof(mmBIF_DOORBELL_GBLAPER2_UPPER[0]), 0, 0 },
	{ "mmREMAP_HDP_MEM_FLUSH_CNTL", REG_MMIO, 0x012d, 2, &mmREMAP_HDP_MEM_FLUSH_CNTL[0], sizeof(mmREMAP_HDP_MEM_FLUSH_CNTL)/sizeof(mmREMAP_HDP_MEM_FLUSH_CNTL[0]), 0, 0 },
	{ "mmREMAP_HDP_REG_FLUSH_CNTL", REG_MMIO, 0x012e, 2, &mmREMAP_HDP_REG_FLUSH_CNTL[0], sizeof(mmREMAP_HDP_REG_FLUSH_CNTL)/sizeof(mmREMAP_HDP_REG_FLUSH_CNTL[0]), 0, 0 },
	{ "mmBIF_RB_CNTL", REG_MMIO, 0x012f, 2, &mmBIF_RB_CNTL[0], sizeof(mmBIF_RB_CNTL)/sizeof(mmBIF_RB_CNTL[0]), 0, 0 },
	{ "mmBIF_RB_BASE", REG_MMIO, 0x0130, 2, &mmBIF_RB_BASE[0], sizeof(mmBIF_RB_BASE)/sizeof(mmBIF_RB_BASE[0]), 0, 0 },
	{ "mmBIF_RB_RPTR", REG_MMIO, 0x0131, 2, &mmBIF_RB_RPTR[0], sizeof(mmBIF_RB_RPTR)/sizeof(mmBIF_RB_RPTR[0]), 0, 0 },
	{ "mmBIF_RB_WPTR", REG_MMIO, 0x0132, 2, &mmBIF_RB_WPTR[0], sizeof(mmBIF_RB_WPTR)/sizeof(mmBIF_RB_WPTR[0]), 0, 0 },
	{ "mmBIF_RB_WPTR_ADDR_HI", REG_MMIO, 0x0133, 2, &mmBIF_RB_WPTR_ADDR_HI[0], sizeof(mmBIF_RB_WPTR_ADDR_HI)/sizeof(mmBIF_RB_WPTR_ADDR_HI[0]), 0, 0 },
	{ "mmBIF_RB_WPTR_ADDR_LO", REG_MMIO, 0x0134, 2, &mmBIF_RB_WPTR_ADDR_LO[0], sizeof(mmBIF_RB_WPTR_ADDR_LO)/sizeof(mmBIF_RB_WPTR_ADDR_LO[0]), 0, 0 },
	{ "mmMAILBOX_INDEX", REG_MMIO, 0x0135, 2, &mmMAILBOX_INDEX[0], sizeof(mmMAILBOX_INDEX)/sizeof(mmMAILBOX_INDEX[0]), 0, 0 },
	{ "mmBIF_UVD_GPUIOV_CFG_SIZE", REG_MMIO, 0x0143, 2, &mmBIF_UVD_GPUIOV_CFG_SIZE[0], sizeof(mmBIF_UVD_GPUIOV_CFG_SIZE)/sizeof(mmBIF_UVD_GPUIOV_CFG_SIZE[0]), 0, 0 },
	{ "mmBIF_VCE_GPUIOV_CFG_SIZE", REG_MMIO, 0x0144, 2, &mmBIF_VCE_GPUIOV_CFG_SIZE[0], sizeof(mmBIF_VCE_GPUIOV_CFG_SIZE)/sizeof(mmBIF_VCE_GPUIOV_CFG_SIZE[0]), 0, 0 },
	{ "mmBIF_GFX_SDMA_GPUIOV_CFG_SIZE", REG_MMIO, 0x0145, 2, &mmBIF_GFX_SDMA_GPUIOV_CFG_SIZE[0], sizeof(mmBIF_GFX_SDMA_GPUIOV_CFG_SIZE)/sizeof(mmBIF_GFX_SDMA_GPUIOV_CFG_SIZE[0]), 0, 0 },
	{ "mmBIF_PERSTB_PAD_CNTL", REG_MMIO, 0x0148, 2, &mmBIF_PERSTB_PAD_CNTL[0], sizeof(mmBIF_PERSTB_PAD_CNTL)/sizeof(mmBIF_PERSTB_PAD_CNTL[0]), 0, 0 },
	{ "mmBIF_PX_EN_PAD_CNTL", REG_MMIO, 0x0149, 2, &mmBIF_PX_EN_PAD_CNTL[0], sizeof(mmBIF_PX_EN_PAD_CNTL)/sizeof(mmBIF_PX_EN_PAD_CNTL[0]), 0, 0 },
	{ "mmBIF_REFPADKIN_PAD_CNTL", REG_MMIO, 0x014a, 2, &mmBIF_REFPADKIN_PAD_CNTL[0], sizeof(mmBIF_REFPADKIN_PAD_CNTL)/sizeof(mmBIF_REFPADKIN_PAD_CNTL[0]), 0, 0 },
	{ "mmBIF_CLKREQB_PAD_CNTL", REG_MMIO, 0x014b, 2, &mmBIF_CLKREQB_PAD_CNTL[0], sizeof(mmBIF_CLKREQB_PAD_CNTL)/sizeof(mmBIF_CLKREQB_PAD_CNTL[0]), 0, 0 },
	{ "mmBIF_BME_STATUS", REG_MMIO, 0x00eb, 2, &mmBIF_BME_STATUS[0], sizeof(mmBIF_BME_STATUS)/sizeof(mmBIF_BME_STATUS[0]), 0, 0 },
	{ "mmBIF_ATOMIC_ERR_LOG", REG_MMIO, 0x00ec, 2, &mmBIF_ATOMIC_ERR_LOG[0], sizeof(mmBIF_ATOMIC_ERR_LOG)/sizeof(mmBIF_ATOMIC_ERR_LOG[0]), 0, 0 },
	{ "mmDOORBELL_SELFRING_GPA_APER_BASE_HIGH", REG_MMIO, 0x00f3, 2, &mmDOORBELL_SELFRING_GPA_APER_BASE_HIGH[0], sizeof(mmDOORBELL_SELFRING_GPA_APER_BASE_HIGH)/sizeof(mmDOORBELL_SELFRING_GPA_APER_BASE_HIGH[0]), 0, 0 },
	{ "mmDOORBELL_SELFRING_GPA_APER_BASE_LOW", REG_MMIO, 0x00f4, 2, &mmDOORBELL_SELFRING_GPA_APER_BASE_LOW[0], sizeof(mmDOORBELL_SELFRING_GPA_APER_BASE_LOW)/sizeof(mmDOORBELL_SELFRING_GPA_APER_BASE_LOW[0]), 0, 0 },
	{ "mmDOORBELL_SELFRING_GPA_APER_CNTL", REG_MMIO, 0x00f5, 2, &mmDOORBELL_SELFRING_GPA_APER_CNTL[0], sizeof(mmDOORBELL_SELFRING_GPA_APER_CNTL)/sizeof(mmDOORBELL_SELFRING_GPA_APER_CNTL[0]), 0, 0 },
	{ "mmHDP_REG_COHERENCY_FLUSH_CNTL", REG_MMIO, 0x00f6, 2, &mmHDP_REG_COHERENCY_FLUSH_CNTL[0], sizeof(mmHDP_REG_COHERENCY_FLUSH_CNTL)/sizeof(mmHDP_REG_COHERENCY_FLUSH_CNTL[0]), 0, 0 },
	{ "mmHDP_MEM_COHERENCY_FLUSH_CNTL", REG_MMIO, 0x00f7, 2, &mmHDP_MEM_COHERENCY_FLUSH_CNTL[0], sizeof(mmHDP_MEM_COHERENCY_FLUSH_CNTL)/sizeof(mmHDP_MEM_COHERENCY_FLUSH_CNTL[0]), 0, 0 },
	{ "mmGPU_HDP_FLUSH_REQ", REG_MMIO, 0x0106, 2, &mmGPU_HDP_FLUSH_REQ[0], sizeof(mmGPU_HDP_FLUSH_REQ)/sizeof(mmGPU_HDP_FLUSH_REQ[0]), 0, 0 },
	{ "mmGPU_HDP_FLUSH_DONE", REG_MMIO, 0x0107, 2, &mmGPU_HDP_FLUSH_DONE[0], sizeof(mmGPU_HDP_FLUSH_DONE)/sizeof(mmGPU_HDP_FLUSH_DONE[0]), 0, 0 },
	{ "mmBIF_TRANS_PENDING", REG_MMIO, 0x0108, 2, &mmBIF_TRANS_PENDING[0], sizeof(mmBIF_TRANS_PENDING)/sizeof(mmBIF_TRANS_PENDING[0]), 0, 0 },
	{ "mmMAILBOX_MSGBUF_TRN_DW0", REG_MMIO, 0x0136, 2, &mmMAILBOX_MSGBUF_TRN_DW0[0], sizeof(mmMAILBOX_MSGBUF_TRN_DW0)/sizeof(mmMAILBOX_MSGBUF_TRN_DW0[0]), 0, 0 },
	{ "mmMAILBOX_MSGBUF_TRN_DW1", REG_MMIO, 0x0137, 2, &mmMAILBOX_MSGBUF_TRN_DW1[0], sizeof(mmMAILBOX_MSGBUF_TRN_DW1)/sizeof(mmMAILBOX_MSGBUF_TRN_DW1[0]), 0, 0 },
	{ "mmMAILBOX_MSGBUF_TRN_DW2", REG_MMIO, 0x0138, 2, &mmMAILBOX_MSGBUF_TRN_DW2[0], sizeof(mmMAILBOX_MSGBUF_TRN_DW2)/sizeof(mmMAILBOX_MSGBUF_TRN_DW2[0]), 0, 0 },
	{ "mmMAILBOX_MSGBUF_TRN_DW3", REG_MMIO, 0x0139, 2, &mmMAILBOX_MSGBUF_TRN_DW3[0], sizeof(mmMAILBOX_MSGBUF_TRN_DW3)/sizeof(mmMAILBOX_MSGBUF_TRN_DW3[0]), 0, 0 },
	{ "mmMAILBOX_MSGBUF_RCV_DW0", REG_MMIO, 0x013a, 2, &mmMAILBOX_MSGBUF_RCV_DW0[0], sizeof(mmMAILBOX_MSGBUF_RCV_DW0)/sizeof(mmMAILBOX_MSGBUF_RCV_DW0[0]), 0, 0 },
	{ "mmMAILBOX_MSGBUF_RCV_DW1", REG_MMIO, 0x013b, 2, &mmMAILBOX_MSGBUF_RCV_DW1[0], sizeof(mmMAILBOX_MSGBUF_RCV_DW1)/sizeof(mmMAILBOX_MSGBUF_RCV_DW1[0]), 0, 0 },
	{ "mmMAILBOX_MSGBUF_RCV_DW2", REG_MMIO, 0x013c, 2, &mmMAILBOX_MSGBUF_RCV_DW2[0], sizeof(mmMAILBOX_MSGBUF_RCV_DW2)/sizeof(mmMAILBOX_MSGBUF_RCV_DW2[0]), 0, 0 },
	{ "mmMAILBOX_MSGBUF_RCV_DW3", REG_MMIO, 0x013d, 2, &mmMAILBOX_MSGBUF_RCV_DW3[0], sizeof(mmMAILBOX_MSGBUF_RCV_DW3)/sizeof(mmMAILBOX_MSGBUF_RCV_DW3[0]), 0, 0 },
	{ "mmMAILBOX_CONTROL", REG_MMIO, 0x013e, 2, &mmMAILBOX_CONTROL[0], sizeof(mmMAILBOX_CONTROL)/sizeof(mmMAILBOX_CONTROL[0]), 0, 0 },
	{ "mmMAILBOX_INT_CNTL", REG_MMIO, 0x013f, 2, &mmMAILBOX_INT_CNTL[0], sizeof(mmMAILBOX_INT_CNTL)/sizeof(mmMAILBOX_INT_CNTL[0]), 0, 0 },
	{ "mmBIF_VMHV_MAILBOX", REG_MMIO, 0x0140, 2, &mmBIF_VMHV_MAILBOX[0], sizeof(mmBIF_VMHV_MAILBOX)/sizeof(mmBIF_VMHV_MAILBOX[0]), 0, 0 },
	{ "mmNGDC_SDP_PORT_CTRL", REG_MMIO, 0x01c2, 2, &mmNGDC_SDP_PORT_CTRL[0], sizeof(mmNGDC_SDP_PORT_CTRL)/sizeof(mmNGDC_SDP_PORT_CTRL[0]), 0, 0 },
	{ "mmSHUB_REGS_IF_CTL", REG_MMIO, 0x01c3, 2, &mmSHUB_REGS_IF_CTL[0], sizeof(mmSHUB_REGS_IF_CTL)/sizeof(mmSHUB_REGS_IF_CTL[0]), 0, 0 },
	{ "mmNGDC_RESERVED_0", REG_MMIO, 0x01cb, 2, &mmNGDC_RESERVED_0[0], sizeof(mmNGDC_RESERVED_0)/sizeof(mmNGDC_RESERVED_0[0]), 0, 0 },
	{ "mmNGDC_RESERVED_1", REG_MMIO, 0x01cc, 2, &mmNGDC_RESERVED_1[0], sizeof(mmNGDC_RESERVED_1)/sizeof(mmNGDC_RESERVED_1[0]), 0, 0 },
	{ "mmNGDC_SDP_PORT_CTRL_SOCCLK", REG_MMIO, 0x01cd, 2, &mmNGDC_SDP_PORT_CTRL_SOCCLK[0], sizeof(mmNGDC_SDP_PORT_CTRL_SOCCLK)/sizeof(mmNGDC_SDP_PORT_CTRL_SOCCLK[0]), 0, 0 },
	{ "mmBIF_SDMA0_DOORBELL_RANGE", REG_MMIO, 0x01d0, 2, &mmBIF_SDMA0_DOORBELL_RANGE[0], sizeof(mmBIF_SDMA0_DOORBELL_RANGE)/sizeof(mmBIF_SDMA0_DOORBELL_RANGE[0]), 0, 0 },
	{ "mmBIF_SDMA1_DOORBELL_RANGE", REG_MMIO, 0x01d1, 2, &mmBIF_SDMA1_DOORBELL_RANGE[0], sizeof(mmBIF_SDMA1_DOORBELL_RANGE)/sizeof(mmBIF_SDMA1_DOORBELL_RANGE[0]), 0, 0 },
	{ "mmBIF_IH_DOORBELL_RANGE", REG_MMIO, 0x01d2, 2, &mmBIF_IH_DOORBELL_RANGE[0], sizeof(mmBIF_IH_DOORBELL_RANGE)/sizeof(mmBIF_IH_DOORBELL_RANGE[0]), 0, 0 },
	{ "mmBIF_MMSCH0_DOORBELL_RANGE", REG_MMIO, 0x01d3, 2, &mmBIF_MMSCH0_DOORBELL_RANGE[0], sizeof(mmBIF_MMSCH0_DOORBELL_RANGE)/sizeof(mmBIF_MMSCH0_DOORBELL_RANGE[0]), 0, 0 },
	{ "mmATDMA_MISC_CNTL", REG_MMIO, 0x01dd, 2, &mmATDMA_MISC_CNTL[0], sizeof(mmATDMA_MISC_CNTL)/sizeof(mmATDMA_MISC_CNTL[0]), 0, 0 },
	{ "mmBIF_DOORBELL_FENCE_CNTL", REG_MMIO, 0x01de, 2, &mmBIF_DOORBELL_FENCE_CNTL[0], sizeof(mmBIF_DOORBELL_FENCE_CNTL)/sizeof(mmBIF_DOORBELL_FENCE_CNTL[0]), 0, 0 },
	{ "mmS2A_MISC_CNTL", REG_MMIO, 0x01df, 2, &mmS2A_MISC_CNTL[0], sizeof(mmS2A_MISC_CNTL)/sizeof(mmS2A_MISC_CNTL[0]), 0, 0 },
	{ "mmGDC_PG_MISC_CNTL", REG_MMIO, 0x01f0, 2, &mmGDC_PG_MISC_CNTL[0], sizeof(mmGDC_PG_MISC_CNTL)/sizeof(mmGDC_PG_MISC_CNTL[0]), 0, 0 },
	{ "mmGFXMSIX_VECT0_ADDR_LO", REG_MMIO, 0x0400, 3, &mmGFXMSIX_VECT0_ADDR_LO[0], sizeof(mmGFXMSIX_VECT0_ADDR_LO)/sizeof(mmGFXMSIX_VECT0_ADDR_LO[0]), 0, 0 },
	{ "mmGFXMSIX_VECT0_ADDR_HI", REG_MMIO, 0x0401, 3, &mmGFXMSIX_VECT0_ADDR_HI[0], sizeof(mmGFXMSIX_VECT0_ADDR_HI)/sizeof(mmGFXMSIX_VECT0_ADDR_HI[0]), 0, 0 },
	{ "mmGFXMSIX_VECT0_MSG_DATA", REG_MMIO, 0x0402, 3, &mmGFXMSIX_VECT0_MSG_DATA[0], sizeof(mmGFXMSIX_VECT0_MSG_DATA)/sizeof(mmGFXMSIX_VECT0_MSG_DATA[0]), 0, 0 },
	{ "mmGFXMSIX_VECT0_CONTROL", REG_MMIO, 0x0403, 3, &mmGFXMSIX_VECT0_CONTROL[0], sizeof(mmGFXMSIX_VECT0_CONTROL)/sizeof(mmGFXMSIX_VECT0_CONTROL[0]), 0, 0 },
	{ "mmGFXMSIX_VECT1_ADDR_LO", REG_MMIO, 0x0404, 3, &mmGFXMSIX_VECT1_ADDR_LO[0], sizeof(mmGFXMSIX_VECT1_ADDR_LO)/sizeof(mmGFXMSIX_VECT1_ADDR_LO[0]), 0, 0 },
	{ "mmGFXMSIX_VECT1_ADDR_HI", REG_MMIO, 0x0405, 3, &mmGFXMSIX_VECT1_ADDR_HI[0], sizeof(mmGFXMSIX_VECT1_ADDR_HI)/sizeof(mmGFXMSIX_VECT1_ADDR_HI[0]), 0, 0 },
	{ "mmGFXMSIX_VECT1_MSG_DATA", REG_MMIO, 0x0406, 3, &mmGFXMSIX_VECT1_MSG_DATA[0], sizeof(mmGFXMSIX_VECT1_MSG_DATA)/sizeof(mmGFXMSIX_VECT1_MSG_DATA[0]), 0, 0 },
	{ "mmGFXMSIX_VECT1_CONTROL", REG_MMIO, 0x0407, 3, &mmGFXMSIX_VECT1_CONTROL[0], sizeof(mmGFXMSIX_VECT1_CONTROL)/sizeof(mmGFXMSIX_VECT1_CONTROL[0]), 0, 0 },
	{ "mmGFXMSIX_VECT2_ADDR_LO", REG_MMIO, 0x0408, 3, &mmGFXMSIX_VECT2_ADDR_LO[0], sizeof(mmGFXMSIX_VECT2_ADDR_LO)/sizeof(mmGFXMSIX_VECT2_ADDR_LO[0]), 0, 0 },
	{ "mmGFXMSIX_VECT2_ADDR_HI", REG_MMIO, 0x0409, 3, &mmGFXMSIX_VECT2_ADDR_HI[0], sizeof(mmGFXMSIX_VECT2_ADDR_HI)/sizeof(mmGFXMSIX_VECT2_ADDR_HI[0]), 0, 0 },
	{ "mmGFXMSIX_VECT2_MSG_DATA", REG_MMIO, 0x040a, 3, &mmGFXMSIX_VECT2_MSG_DATA[0], sizeof(mmGFXMSIX_VECT2_MSG_DATA)/sizeof(mmGFXMSIX_VECT2_MSG_DATA[0]), 0, 0 },
	{ "mmGFXMSIX_VECT2_CONTROL", REG_MMIO, 0x040b, 3, &mmGFXMSIX_VECT2_CONTROL[0], sizeof(mmGFXMSIX_VECT2_CONTROL)/sizeof(mmGFXMSIX_VECT2_CONTROL[0]), 0, 0 },
	{ "mmGFXMSIX_PBA", REG_MMIO, 0x0800, 3, &mmGFXMSIX_PBA[0], sizeof(mmGFXMSIX_PBA)/sizeof(mmGFXMSIX_PBA[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_SYSHUB_DS_CTRL_SOCCLK", REG_SMC, 0x10000, 0, &ixSYSHUB_MMREG_IND_SYSHUB_DS_CTRL_SOCCLK[0], sizeof(ixSYSHUB_MMREG_IND_SYSHUB_DS_CTRL_SOCCLK)/sizeof(ixSYSHUB_MMREG_IND_SYSHUB_DS_CTRL_SOCCLK[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_SYSHUB_DS_CTRL2_SOCCLK", REG_SMC, 0x10004, 0, &ixSYSHUB_MMREG_IND_SYSHUB_DS_CTRL2_SOCCLK[0], sizeof(ixSYSHUB_MMREG_IND_SYSHUB_DS_CTRL2_SOCCLK)/sizeof(ixSYSHUB_MMREG_IND_SYSHUB_DS_CTRL2_SOCCLK[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_SYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SOCCLK", REG_SMC, 0x10008, 0, &ixSYSHUB_MMREG_IND_SYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SOCCLK[0], sizeof(ixSYSHUB_MMREG_IND_SYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SOCCLK)/sizeof(ixSYSHUB_MMREG_IND_SYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SOCCLK[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_SYSHUB_BGEN_ENHANCEMENT_IMM_EN_SOCCLK", REG_SMC, 0x1000c, 0, &ixSYSHUB_MMREG_IND_SYSHUB_BGEN_ENHANCEMENT_IMM_EN_SOCCLK[0], sizeof(ixSYSHUB_MMREG_IND_SYSHUB_BGEN_ENHANCEMENT_IMM_EN_SOCCLK)/sizeof(ixSYSHUB_MMREG_IND_SYSHUB_BGEN_ENHANCEMENT_IMM_EN_SOCCLK[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_SYSHUB_QOS_CNTL", REG_SMC, 0x10010, 0, &ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_SYSHUB_QOS_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_SYSHUB_QOS_CNTL)/sizeof(ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_SYSHUB_QOS_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_DMA_CLK0_SW1_SYSHUB_QOS_CNTL", REG_SMC, 0x10014, 0, &ixSYSHUB_MMREG_IND_DMA_CLK0_SW1_SYSHUB_QOS_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_DMA_CLK0_SW1_SYSHUB_QOS_CNTL)/sizeof(ixSYSHUB_MMREG_IND_DMA_CLK0_SW1_SYSHUB_QOS_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_DMA_CLK0_SW2_SYSHUB_QOS_CNTL", REG_SMC, 0x10018, 0, &ixSYSHUB_MMREG_IND_DMA_CLK0_SW2_SYSHUB_QOS_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_DMA_CLK0_SW2_SYSHUB_QOS_CNTL)/sizeof(ixSYSHUB_MMREG_IND_DMA_CLK0_SW2_SYSHUB_QOS_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_CL0_CNTL", REG_SMC, 0x1001c, 0, &ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_CL0_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_CL0_CNTL)/sizeof(ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_CL0_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_CL1_CNTL", REG_SMC, 0x10020, 0, &ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_CL1_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_CL1_CNTL)/sizeof(ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_CL1_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_CL2_CNTL", REG_SMC, 0x10024, 0, &ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_CL2_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_CL2_CNTL)/sizeof(ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_CL2_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_CL3_CNTL", REG_SMC, 0x10028, 0, &ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_CL3_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_CL3_CNTL)/sizeof(ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_CL3_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_CL4_CNTL", REG_SMC, 0x1002c, 0, &ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_CL4_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_CL4_CNTL)/sizeof(ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_CL4_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_CL5_CNTL", REG_SMC, 0x10030, 0, &ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_CL5_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_CL5_CNTL)/sizeof(ixSYSHUB_MMREG_IND_DMA_CLK0_SW0_CL5_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_DMA_CLK0_SW1_CL0_CNTL", REG_SMC, 0x10034, 0, &ixSYSHUB_MMREG_IND_DMA_CLK0_SW1_CL0_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_DMA_CLK0_SW1_CL0_CNTL)/sizeof(ixSYSHUB_MMREG_IND_DMA_CLK0_SW1_CL0_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_DMA_CLK0_SW2_CL0_CNTL", REG_SMC, 0x10038, 0, &ixSYSHUB_MMREG_IND_DMA_CLK0_SW2_CL0_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_DMA_CLK0_SW2_CL0_CNTL)/sizeof(ixSYSHUB_MMREG_IND_DMA_CLK0_SW2_CL0_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_HST_CLK0_SW0_CL0_CNTL", REG_SMC, 0x10100, 0, &ixSYSHUB_MMREG_IND_HST_CLK0_SW0_CL0_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_HST_CLK0_SW0_CL0_CNTL)/sizeof(ixSYSHUB_MMREG_IND_HST_CLK0_SW0_CL0_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_HST_CLK0_SW0_CL1_CNTL", REG_SMC, 0x10104, 0, &ixSYSHUB_MMREG_IND_HST_CLK0_SW0_CL1_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_HST_CLK0_SW0_CL1_CNTL)/sizeof(ixSYSHUB_MMREG_IND_HST_CLK0_SW0_CL1_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_HST_CLK0_SW0_CL2_CNTL", REG_SMC, 0x10108, 0, &ixSYSHUB_MMREG_IND_HST_CLK0_SW0_CL2_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_HST_CLK0_SW0_CL2_CNTL)/sizeof(ixSYSHUB_MMREG_IND_HST_CLK0_SW0_CL2_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_HST_CLK0_SW1_CL0_CNTL", REG_SMC, 0x1010c, 0, &ixSYSHUB_MMREG_IND_HST_CLK0_SW1_CL0_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_HST_CLK0_SW1_CL0_CNTL)/sizeof(ixSYSHUB_MMREG_IND_HST_CLK0_SW1_CL0_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_HST_CLK0_SW1_CL1_CNTL", REG_SMC, 0x10110, 0, &ixSYSHUB_MMREG_IND_HST_CLK0_SW1_CL1_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_HST_CLK0_SW1_CL1_CNTL)/sizeof(ixSYSHUB_MMREG_IND_HST_CLK0_SW1_CL1_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_HST_CLK0_SW1_CL2_CNTL", REG_SMC, 0x10114, 0, &ixSYSHUB_MMREG_IND_HST_CLK0_SW1_CL2_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_HST_CLK0_SW1_CL2_CNTL)/sizeof(ixSYSHUB_MMREG_IND_HST_CLK0_SW1_CL2_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_HST_CLK0_SW1_CL3_CNTL", REG_SMC, 0x10118, 0, &ixSYSHUB_MMREG_IND_HST_CLK0_SW1_CL3_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_HST_CLK0_SW1_CL3_CNTL)/sizeof(ixSYSHUB_MMREG_IND_HST_CLK0_SW1_CL3_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_HST_CLK0_SW1_CL4_CNTL", REG_SMC, 0x1011c, 0, &ixSYSHUB_MMREG_IND_HST_CLK0_SW1_CL4_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_HST_CLK0_SW1_CL4_CNTL)/sizeof(ixSYSHUB_MMREG_IND_HST_CLK0_SW1_CL4_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_SYSHUB_CG_CNTL", REG_SMC, 0x10300, 0, &ixSYSHUB_MMREG_IND_SYSHUB_CG_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_SYSHUB_CG_CNTL)/sizeof(ixSYSHUB_MMREG_IND_SYSHUB_CG_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_SYSHUB_TRANS_IDLE", REG_SMC, 0x10308, 0, &ixSYSHUB_MMREG_IND_SYSHUB_TRANS_IDLE[0], sizeof(ixSYSHUB_MMREG_IND_SYSHUB_TRANS_IDLE)/sizeof(ixSYSHUB_MMREG_IND_SYSHUB_TRANS_IDLE[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_SYSHUB_HP_TIMER", REG_SMC, 0x1030c, 0, &ixSYSHUB_MMREG_IND_SYSHUB_HP_TIMER[0], sizeof(ixSYSHUB_MMREG_IND_SYSHUB_HP_TIMER)/sizeof(ixSYSHUB_MMREG_IND_SYSHUB_HP_TIMER[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_SYSHUB_MGCG_CTRL_SOCCLK", REG_SMC, 0x10310, 0, &ixSYSHUB_MMREG_IND_SYSHUB_MGCG_CTRL_SOCCLK[0], sizeof(ixSYSHUB_MMREG_IND_SYSHUB_MGCG_CTRL_SOCCLK)/sizeof(ixSYSHUB_MMREG_IND_SYSHUB_MGCG_CTRL_SOCCLK[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_SYSUB_CPF_DOORBELL_RS_RESET", REG_SMC, 0x10314, 0, &ixSYSHUB_MMREG_IND_SYSUB_CPF_DOORBELL_RS_RESET[0], sizeof(ixSYSHUB_MMREG_IND_SYSUB_CPF_DOORBELL_RS_RESET)/sizeof(ixSYSHUB_MMREG_IND_SYSUB_CPF_DOORBELL_RS_RESET[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_SYSHUB_SCRATCH", REG_SMC, 0x10f00, 0, &ixSYSHUB_MMREG_IND_SYSHUB_SCRATCH[0], sizeof(ixSYSHUB_MMREG_IND_SYSHUB_SCRATCH)/sizeof(ixSYSHUB_MMREG_IND_SYSHUB_SCRATCH[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_SYSHUB_CL_MASK", REG_SMC, 0x10f04, 0, &ixSYSHUB_MMREG_IND_SYSHUB_CL_MASK[0], sizeof(ixSYSHUB_MMREG_IND_SYSHUB_CL_MASK)/sizeof(ixSYSHUB_MMREG_IND_SYSHUB_CL_MASK[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_SYSHUB_DS_CTRL_SHUBCLK", REG_SMC, 0x11000, 0, &ixSYSHUB_MMREG_IND_SYSHUB_DS_CTRL_SHUBCLK[0], sizeof(ixSYSHUB_MMREG_IND_SYSHUB_DS_CTRL_SHUBCLK)/sizeof(ixSYSHUB_MMREG_IND_SYSHUB_DS_CTRL_SHUBCLK[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_SYSHUB_DS_CTRL2_SHUBCLK", REG_SMC, 0x11004, 0, &ixSYSHUB_MMREG_IND_SYSHUB_DS_CTRL2_SHUBCLK[0], sizeof(ixSYSHUB_MMREG_IND_SYSHUB_DS_CTRL2_SHUBCLK)/sizeof(ixSYSHUB_MMREG_IND_SYSHUB_DS_CTRL2_SHUBCLK[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_SYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SHUBCLK", REG_SMC, 0x11008, 0, &ixSYSHUB_MMREG_IND_SYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SHUBCLK[0], sizeof(ixSYSHUB_MMREG_IND_SYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SHUBCLK)/sizeof(ixSYSHUB_MMREG_IND_SYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SHUBCLK[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_SYSHUB_BGEN_ENHANCEMENT_IMM_EN_SHUBCLK", REG_SMC, 0x1100c, 0, &ixSYSHUB_MMREG_IND_SYSHUB_BGEN_ENHANCEMENT_IMM_EN_SHUBCLK[0], sizeof(ixSYSHUB_MMREG_IND_SYSHUB_BGEN_ENHANCEMENT_IMM_EN_SHUBCLK)/sizeof(ixSYSHUB_MMREG_IND_SYSHUB_BGEN_ENHANCEMENT_IMM_EN_SHUBCLK[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_DMA_CLK1_SW0_SYSHUB_QOS_CNTL", REG_SMC, 0x11010, 0, &ixSYSHUB_MMREG_IND_DMA_CLK1_SW0_SYSHUB_QOS_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_DMA_CLK1_SW0_SYSHUB_QOS_CNTL)/sizeof(ixSYSHUB_MMREG_IND_DMA_CLK1_SW0_SYSHUB_QOS_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_DMA_CLK1_SW1_SYSHUB_QOS_CNTL", REG_SMC, 0x11014, 0, &ixSYSHUB_MMREG_IND_DMA_CLK1_SW1_SYSHUB_QOS_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_DMA_CLK1_SW1_SYSHUB_QOS_CNTL)/sizeof(ixSYSHUB_MMREG_IND_DMA_CLK1_SW1_SYSHUB_QOS_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_DMA_CLK1_SW0_CL0_CNTL", REG_SMC, 0x11018, 0, &ixSYSHUB_MMREG_IND_DMA_CLK1_SW0_CL0_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_DMA_CLK1_SW0_CL0_CNTL)/sizeof(ixSYSHUB_MMREG_IND_DMA_CLK1_SW0_CL0_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_DMA_CLK1_SW0_CL1_CNTL", REG_SMC, 0x1101c, 0, &ixSYSHUB_MMREG_IND_DMA_CLK1_SW0_CL1_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_DMA_CLK1_SW0_CL1_CNTL)/sizeof(ixSYSHUB_MMREG_IND_DMA_CLK1_SW0_CL1_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_DMA_CLK1_SW0_CL2_CNTL", REG_SMC, 0x11020, 0, &ixSYSHUB_MMREG_IND_DMA_CLK1_SW0_CL2_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_DMA_CLK1_SW0_CL2_CNTL)/sizeof(ixSYSHUB_MMREG_IND_DMA_CLK1_SW0_CL2_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_DMA_CLK1_SW0_CL3_CNTL", REG_SMC, 0x11024, 0, &ixSYSHUB_MMREG_IND_DMA_CLK1_SW0_CL3_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_DMA_CLK1_SW0_CL3_CNTL)/sizeof(ixSYSHUB_MMREG_IND_DMA_CLK1_SW0_CL3_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_DMA_CLK1_SW0_CL4_CNTL", REG_SMC, 0x11028, 0, &ixSYSHUB_MMREG_IND_DMA_CLK1_SW0_CL4_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_DMA_CLK1_SW0_CL4_CNTL)/sizeof(ixSYSHUB_MMREG_IND_DMA_CLK1_SW0_CL4_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_DMA_CLK1_SW1_CL0_CNTL", REG_SMC, 0x1102c, 0, &ixSYSHUB_MMREG_IND_DMA_CLK1_SW1_CL0_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_DMA_CLK1_SW1_CL0_CNTL)/sizeof(ixSYSHUB_MMREG_IND_DMA_CLK1_SW1_CL0_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_DMA_CLK1_SW1_CL1_CNTL", REG_SMC, 0x11030, 0, &ixSYSHUB_MMREG_IND_DMA_CLK1_SW1_CL1_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_DMA_CLK1_SW1_CL1_CNTL)/sizeof(ixSYSHUB_MMREG_IND_DMA_CLK1_SW1_CL1_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_DMA_CLK1_SW1_CL2_CNTL", REG_SMC, 0x11034, 0, &ixSYSHUB_MMREG_IND_DMA_CLK1_SW1_CL2_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_DMA_CLK1_SW1_CL2_CNTL)/sizeof(ixSYSHUB_MMREG_IND_DMA_CLK1_SW1_CL2_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_DMA_CLK1_SW1_CL3_CNTL", REG_SMC, 0x11038, 0, &ixSYSHUB_MMREG_IND_DMA_CLK1_SW1_CL3_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_DMA_CLK1_SW1_CL3_CNTL)/sizeof(ixSYSHUB_MMREG_IND_DMA_CLK1_SW1_CL3_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_DMA_CLK1_SW1_CL4_CNTL", REG_SMC, 0x1103c, 0, &ixSYSHUB_MMREG_IND_DMA_CLK1_SW1_CL4_CNTL[0], sizeof(ixSYSHUB_MMREG_IND_DMA_CLK1_SW1_CL4_CNTL)/sizeof(ixSYSHUB_MMREG_IND_DMA_CLK1_SW1_CL4_CNTL[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_SYSHUB_MGCG_CTRL_SHUBCLK", REG_SMC, 0x11040, 0, &ixSYSHUB_MMREG_IND_SYSHUB_MGCG_CTRL_SHUBCLK[0], sizeof(ixSYSHUB_MMREG_IND_SYSHUB_MGCG_CTRL_SHUBCLK)/sizeof(ixSYSHUB_MMREG_IND_SYSHUB_MGCG_CTRL_SHUBCLK[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_NIC400_0_ASIB_0_FN_MOD", REG_SMC, 0x20108, 0, &ixSYSHUB_MMREG_IND_NIC400_0_ASIB_0_FN_MOD[0], sizeof(ixSYSHUB_MMREG_IND_NIC400_0_ASIB_0_FN_MOD)/sizeof(ixSYSHUB_MMREG_IND_NIC400_0_ASIB_0_FN_MOD[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_NIC400_0_AMIB_0_FN_MOD_BM_ISS", REG_SMC, 0x30008, 0, &ixSYSHUB_MMREG_IND_NIC400_0_AMIB_0_FN_MOD_BM_ISS[0], sizeof(ixSYSHUB_MMREG_IND_NIC400_0_AMIB_0_FN_MOD_BM_ISS)/sizeof(ixSYSHUB_MMREG_IND_NIC400_0_AMIB_0_FN_MOD_BM_ISS[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_NIC400_0_AMIB_1_FN_MOD_BM_ISS", REG_SMC, 0x31008, 0, &ixSYSHUB_MMREG_IND_NIC400_0_AMIB_1_FN_MOD_BM_ISS[0], sizeof(ixSYSHUB_MMREG_IND_NIC400_0_AMIB_1_FN_MOD_BM_ISS)/sizeof(ixSYSHUB_MMREG_IND_NIC400_0_AMIB_1_FN_MOD_BM_ISS[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_NIC400_1_ASIB_0_FN_MOD", REG_SMC, 0x40108, 0, &ixSYSHUB_MMREG_IND_NIC400_1_ASIB_0_FN_MOD[0], sizeof(ixSYSHUB_MMREG_IND_NIC400_1_ASIB_0_FN_MOD)/sizeof(ixSYSHUB_MMREG_IND_NIC400_1_ASIB_0_FN_MOD[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_NIC400_1_AMIB_0_FN_MOD", REG_SMC, 0x50008, 0, &ixSYSHUB_MMREG_IND_NIC400_1_AMIB_0_FN_MOD[0], sizeof(ixSYSHUB_MMREG_IND_NIC400_1_AMIB_0_FN_MOD)/sizeof(ixSYSHUB_MMREG_IND_NIC400_1_AMIB_0_FN_MOD[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_NIC400_1_AMIB_1_FN_MOD", REG_SMC, 0x51008, 0, &ixSYSHUB_MMREG_IND_NIC400_1_AMIB_1_FN_MOD[0], sizeof(ixSYSHUB_MMREG_IND_NIC400_1_AMIB_1_FN_MOD)/sizeof(ixSYSHUB_MMREG_IND_NIC400_1_AMIB_1_FN_MOD[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_NIC400_1_AMIB_2_FN_MOD", REG_SMC, 0x52008, 0, &ixSYSHUB_MMREG_IND_NIC400_1_AMIB_2_FN_MOD[0], sizeof(ixSYSHUB_MMREG_IND_NIC400_1_AMIB_2_FN_MOD)/sizeof(ixSYSHUB_MMREG_IND_NIC400_1_AMIB_2_FN_MOD[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_NIC400_2_ASIB_0_FN_MOD", REG_SMC, 0x60108, 0, &ixSYSHUB_MMREG_IND_NIC400_2_ASIB_0_FN_MOD[0], sizeof(ixSYSHUB_MMREG_IND_NIC400_2_ASIB_0_FN_MOD)/sizeof(ixSYSHUB_MMREG_IND_NIC400_2_ASIB_0_FN_MOD[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_NIC400_2_ASIB_1_FN_MOD", REG_SMC, 0x61108, 0, &ixSYSHUB_MMREG_IND_NIC400_2_ASIB_1_FN_MOD[0], sizeof(ixSYSHUB_MMREG_IND_NIC400_2_ASIB_1_FN_MOD)/sizeof(ixSYSHUB_MMREG_IND_NIC400_2_ASIB_1_FN_MOD[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_NIC400_2_ASIB_2_FN_MOD", REG_SMC, 0x62108, 0, &ixSYSHUB_MMREG_IND_NIC400_2_ASIB_2_FN_MOD[0], sizeof(ixSYSHUB_MMREG_IND_NIC400_2_ASIB_2_FN_MOD)/sizeof(ixSYSHUB_MMREG_IND_NIC400_2_ASIB_2_FN_MOD[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_NIC400_2_ASIB_3_FN_MOD", REG_SMC, 0x63108, 0, &ixSYSHUB_MMREG_IND_NIC400_2_ASIB_3_FN_MOD[0], sizeof(ixSYSHUB_MMREG_IND_NIC400_2_ASIB_3_FN_MOD)/sizeof(ixSYSHUB_MMREG_IND_NIC400_2_ASIB_3_FN_MOD[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_NIC400_2_ASIB_4_FN_MOD", REG_SMC, 0x64108, 0, &ixSYSHUB_MMREG_IND_NIC400_2_ASIB_4_FN_MOD[0], sizeof(ixSYSHUB_MMREG_IND_NIC400_2_ASIB_4_FN_MOD)/sizeof(ixSYSHUB_MMREG_IND_NIC400_2_ASIB_4_FN_MOD[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_NIC400_2_AMIB_0_FN_MOD_BM_ISS", REG_SMC, 0x70008, 0, &ixSYSHUB_MMREG_IND_NIC400_2_AMIB_0_FN_MOD_BM_ISS[0], sizeof(ixSYSHUB_MMREG_IND_NIC400_2_AMIB_0_FN_MOD_BM_ISS)/sizeof(ixSYSHUB_MMREG_IND_NIC400_2_AMIB_0_FN_MOD_BM_ISS[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_NIC400_5_ASIB_0_FN_MOD", REG_SMC, 0xc0108, 0, &ixSYSHUB_MMREG_IND_NIC400_5_ASIB_0_FN_MOD[0], sizeof(ixSYSHUB_MMREG_IND_NIC400_5_ASIB_0_FN_MOD)/sizeof(ixSYSHUB_MMREG_IND_NIC400_5_ASIB_0_FN_MOD[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_NIC400_5_ASIB_1_FN_MOD", REG_SMC, 0xc1108, 0, &ixSYSHUB_MMREG_IND_NIC400_5_ASIB_1_FN_MOD[0], sizeof(ixSYSHUB_MMREG_IND_NIC400_5_ASIB_1_FN_MOD)/sizeof(ixSYSHUB_MMREG_IND_NIC400_5_ASIB_1_FN_MOD[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_NIC400_5_ASIB_2_FN_MOD", REG_SMC, 0xc2108, 0, &ixSYSHUB_MMREG_IND_NIC400_5_ASIB_2_FN_MOD[0], sizeof(ixSYSHUB_MMREG_IND_NIC400_5_ASIB_2_FN_MOD)/sizeof(ixSYSHUB_MMREG_IND_NIC400_5_ASIB_2_FN_MOD[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_NIC400_5_ASIB_3_FN_MOD", REG_SMC, 0xc3108, 0, &ixSYSHUB_MMREG_IND_NIC400_5_ASIB_3_FN_MOD[0], sizeof(ixSYSHUB_MMREG_IND_NIC400_5_ASIB_3_FN_MOD)/sizeof(ixSYSHUB_MMREG_IND_NIC400_5_ASIB_3_FN_MOD[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_NIC400_5_ASIB_4_FN_MOD", REG_SMC, 0xc4108, 0, &ixSYSHUB_MMREG_IND_NIC400_5_ASIB_4_FN_MOD[0], sizeof(ixSYSHUB_MMREG_IND_NIC400_5_ASIB_4_FN_MOD)/sizeof(ixSYSHUB_MMREG_IND_NIC400_5_ASIB_4_FN_MOD[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_NIC400_5_AMIB_0_FN_MOD", REG_SMC, 0xd0008, 0, &ixSYSHUB_MMREG_IND_NIC400_5_AMIB_0_FN_MOD[0], sizeof(ixSYSHUB_MMREG_IND_NIC400_5_AMIB_0_FN_MOD)/sizeof(ixSYSHUB_MMREG_IND_NIC400_5_AMIB_0_FN_MOD[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_NIC400_4_ASIB_0_FN_MOD", REG_SMC, 0xe0108, 0, &ixSYSHUB_MMREG_IND_NIC400_4_ASIB_0_FN_MOD[0], sizeof(ixSYSHUB_MMREG_IND_NIC400_4_ASIB_0_FN_MOD)/sizeof(ixSYSHUB_MMREG_IND_NIC400_4_ASIB_0_FN_MOD[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_NIC400_4_ASIB_1_FN_MOD", REG_SMC, 0xe1108, 0, &ixSYSHUB_MMREG_IND_NIC400_4_ASIB_1_FN_MOD[0], sizeof(ixSYSHUB_MMREG_IND_NIC400_4_ASIB_1_FN_MOD)/sizeof(ixSYSHUB_MMREG_IND_NIC400_4_ASIB_1_FN_MOD[0]), 0, 0 },
	{ "ixSYSHUB_MMREG_IND_NIC400_4_AMIB_0_FN_MOD", REG_SMC, 0xf0008, 0, &ixSYSHUB_MMREG_IND_NIC400_4_AMIB_0_FN_MOD[0], sizeof(ixSYSHUB_MMREG_IND_NIC400_4_AMIB_0_FN_MOD)/sizeof(ixSYSHUB_MMREG_IND_NIC400_4_AMIB_0_FN_MOD[0]), 0, 0 },
