

================================================================
== Vivado HLS Report for 'mem_hw'
================================================================
* Date:           Mon Jun 11 15:06:19 2018

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        mem_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  800.00|     11.30|      100.00|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+----------+
    |      Latency      |      Interval     | Pipeline |
    |   min   |   max   |   min   |   max   |   Type   |
    +---------+---------+---------+---------+----------+
    |  1048325|  1048325|  1048324|  1048324| dataflow |
    +---------+---------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +-------------------+----------------+---------+---------+---------+---------+---------+
        |                   |                |      Latency      |      Interval     | Pipeline|
        |      Instance     |     Module     |   min   |   max   |   min   |   max   |   Type  |
        +-------------------+----------------+---------+---------+---------+---------+---------+
        |mem_write_U0       |mem_write       |  1048323|  1048323|  1048323|  1048323|   none  |
        |mem_read_U0        |mem_read        |        2|        2|        2|        2|   none  |
        |mem_hw_entry3_U0   |mem_hw_entry3   |        0|        0|        0|        0|   none  |
        |mem_hw_entry28_U0  |mem_hw_entry28  |        0|        0|        0|        0|   none  |
        +-------------------+----------------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     78|
|FIFO             |        0|      -|       0|      2|
|Instance         |        2|      -|     399|    841|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     54|
|Register         |        -|      -|       9|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     408|    975|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |          Instance          |          Module          | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |mem_hw_CONTROL_BUS_s_axi_U  |mem_hw_CONTROL_BUS_s_axi  |        2|      0|  192|  238|
    |mem_hw_entry28_U0           |mem_hw_entry28            |        0|      0|    2|   29|
    |mem_hw_entry3_U0            |mem_hw_entry3             |        0|      0|    3|   29|
    |mem_read_U0                 |mem_read                  |        0|      0|   14|  100|
    |mem_write_U0                |mem_write                 |        0|      0|  188|  445|
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |Total                       |                          |        2|      0|  399|  841|
    +----------------------------+--------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+---+----+------+-----+---------+
    |       Name      | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-----------------+---------+---+----+------+-----+---------+
    |mask_channel1_U  |        0|  0|   1|     1|   32|       32|
    |mask_channel_U   |        0|  0|   1|     1|   32|       32|
    +-----------------+---------+---+----+------+-----+---------+
    |Total            |        0|  0|   2|     2|   64|       64|
    +-----------------+---------+---+----+------+-----+---------+

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |mem_hw_entry3_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |mem_read_U0_ap_ready_count         |     +    |      0|  0|  10|           2|           1|
    |mem_write_U0_ap_ready_count        |     +    |      0|  0|  10|           2|           1|
    |mem_hw_entry3_U0_ap_ready_count    |     -    |      0|  0|  10|           2|           1|
    |mem_read_U0_ap_ready_count         |     -    |      0|  0|  10|           2|           1|
    |mem_write_U0_ap_ready_count        |     -    |      0|  0|  10|           2|           1|
    |ap_idle                            |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                      |    and   |      0|  0|   2|           1|           1|
    |mem_hw_entry3_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |mem_read_U0_ap_start               |    and   |      0|  0|   2|           1|           1|
    |mem_write_U0_ap_start              |    and   |      0|  0|   2|           1|           1|
    |ap_sync_mem_hw_entry3_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_mem_read_U0_ap_ready       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_mem_write_U0_ap_ready      |    or    |      0|  0|   2|           1|           1|
    |mem_hw_entry3_U0_start_full_n      |    or    |      0|  0|   2|           1|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  78|          21|          15|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_mem_hw_entry3_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_mem_read_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_mem_write_U0_ap_ready      |   9|          2|    1|          2|
    |mem_hw_entry3_U0_ap_ready_count        |   9|          2|    2|          4|
    |mem_read_U0_ap_ready_count             |   9|          2|    2|          4|
    |mem_write_U0_ap_ready_count            |   9|          2|    2|          4|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  54|         12|    9|         18|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_mem_hw_entry3_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_mem_read_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_mem_write_U0_ap_ready      |  1|   0|    1|          0|
    |mem_hw_entry3_U0_ap_ready_count        |  2|   0|    2|          0|
    |mem_read_U0_ap_ready_count             |  2|   0|    2|          0|
    |mem_write_U0_ap_ready_count            |  2|   0|    2|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  |  9|   0|    9|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_AWADDR   |  in |   11|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_ARADDR   |  in |   11|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |  CONTROL_BUS |     array    |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |  CONTROL_BUS |     array    |
|ap_clk                     |  in |    1| ap_ctrl_hs |    mem_hw    | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |    mem_hw    | return value |
|interrupt                  | out |    1| ap_ctrl_hs |    mem_hw    | return value |
|out_r_TDATA                | out |   32|    axis    | out_V_data_V |    pointer   |
|out_r_TKEEP                | out |    4|    axis    | out_V_keep_V |    pointer   |
|out_r_TSTRB                | out |    4|    axis    | out_V_strb_V |    pointer   |
|out_r_TUSER                | out |    1|    axis    | out_V_user_V |    pointer   |
|out_r_TLAST                | out |    1|    axis    | out_V_last_V |    pointer   |
|out_r_TID                  | out |    1|    axis    |  out_V_id_V  |    pointer   |
|out_r_TDEST                | out |    1|    axis    | out_V_dest_V |    pointer   |
|out_r_TVALID               | out |    1|    axis    | out_V_dest_V |    pointer   |
|out_r_TREADY               |  in |    1|    axis    | out_V_dest_V |    pointer   |
|in_r_TDATA                 |  in |   32|    axis    |  in_V_data_V |    pointer   |
|in_r_TKEEP                 |  in |    4|    axis    |  in_V_keep_V |    pointer   |
|in_r_TSTRB                 |  in |    4|    axis    |  in_V_strb_V |    pointer   |
|in_r_TUSER                 |  in |    1|    axis    |  in_V_user_V |    pointer   |
|in_r_TLAST                 |  in |    1|    axis    |  in_V_last_V |    pointer   |
|in_r_TID                   |  in |    1|    axis    |   in_V_id_V  |    pointer   |
|in_r_TDEST                 |  in |    1|    axis    |  in_V_dest_V |    pointer   |
|in_r_TVALID                |  in |    1|    axis    |  in_V_dest_V |    pointer   |
|in_r_TREADY                | out |    1|    axis    |  in_V_dest_V |    pointer   |
+---------------------------+-----+-----+------------+--------------+--------------+

