/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [12:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_2z;
  reg [2:0] celloutsig_0_36z;
  wire [5:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire [28:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  reg [34:0] celloutsig_1_18z;
  reg [3:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [23:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_0z[2] | celloutsig_1_5z[0]);
  assign celloutsig_1_8z = ~(celloutsig_1_5z[0] | celloutsig_1_1z[0]);
  assign celloutsig_0_7z = ~(celloutsig_0_4z | celloutsig_0_3z);
  assign celloutsig_0_8z = ~celloutsig_0_6z[2];
  assign celloutsig_0_19z = ~celloutsig_0_6z[0];
  assign celloutsig_0_12z = ~((celloutsig_0_8z | celloutsig_0_7z) & (celloutsig_0_6z[4] | celloutsig_0_2z[4]));
  assign celloutsig_0_5z = celloutsig_0_2z === { in_data[89:82], celloutsig_0_4z };
  assign celloutsig_1_3z = celloutsig_1_0z[4:1] && { celloutsig_1_1z[1], celloutsig_1_2z };
  assign celloutsig_1_11z = { celloutsig_1_10z[5:4], celloutsig_1_6z } && { celloutsig_1_5z[6:5], celloutsig_1_9z };
  assign celloutsig_0_24z = { in_data[94:89], celloutsig_0_12z } && { celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_19z };
  assign celloutsig_0_4z = celloutsig_0_2z[8:5] || { celloutsig_0_0z[10:8], celloutsig_0_1z };
  assign celloutsig_1_14z = { celloutsig_1_4z[10:4], celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_9z } % { 1'h1, celloutsig_1_4z[13:9], celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_1_15z = celloutsig_1_0z[4:0] % { 1'h1, celloutsig_1_14z[18:15] };
  assign celloutsig_1_9z = in_data[137:110] !== { celloutsig_1_7z[20:9], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_1_12z = celloutsig_1_4z[14:12] !== celloutsig_1_7z[20:18];
  assign celloutsig_0_9z = | in_data[67:31];
  assign celloutsig_0_10z = | { celloutsig_0_7z, in_data[60:49], in_data[28:27] };
  assign celloutsig_0_17z = | celloutsig_0_11z[9:5];
  assign celloutsig_0_3z = | in_data[60:49];
  assign celloutsig_1_16z = ^ celloutsig_1_15z;
  assign celloutsig_0_1z = ^ in_data[60:58];
  assign celloutsig_1_5z = { celloutsig_1_4z[10:1], celloutsig_1_3z } >> { in_data[136:127], celloutsig_1_3z };
  assign celloutsig_1_17z = celloutsig_1_15z[3:0] >> celloutsig_1_7z[10:7];
  assign celloutsig_0_11z = { celloutsig_0_0z[6:3], celloutsig_0_2z, celloutsig_0_8z } >> { celloutsig_0_2z[6:2], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_1z = celloutsig_1_0z[3:1] << celloutsig_1_0z[4:2];
  assign celloutsig_1_4z = { in_data[167:159], celloutsig_1_0z } << { in_data[180:173], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_10z = { celloutsig_1_1z, celloutsig_1_0z } << { celloutsig_1_5z[8:0], celloutsig_1_6z };
  assign celloutsig_1_13z = { celloutsig_1_10z[8:4], celloutsig_1_3z, celloutsig_1_11z } << { celloutsig_1_7z[19:17], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_13z = { in_data[11:10], celloutsig_0_5z } << { celloutsig_0_0z[0], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_2z = celloutsig_1_1z <<< in_data[98:96];
  assign celloutsig_0_2z = { in_data[25:19], celloutsig_0_1z, celloutsig_0_1z } >>> celloutsig_0_0z[12:4];
  assign celloutsig_0_0z = in_data[31:19] ~^ in_data[27:15];
  assign celloutsig_0_37z = celloutsig_0_11z[7:2] ~^ celloutsig_0_0z[11:6];
  assign celloutsig_1_0z = in_data[104:98] ~^ in_data[142:136];
  assign celloutsig_1_7z = { celloutsig_1_4z[12:11], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z } ~^ { celloutsig_1_0z[6:3], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_6z = in_data[77:72] ~^ celloutsig_0_0z[7:2];
  always_latch
    if (!clkin_data[96]) celloutsig_0_36z = 3'h0;
    else if (!celloutsig_1_18z[1]) celloutsig_0_36z = { in_data[58:57], celloutsig_0_24z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_18z = 35'h000000000;
    else if (!clkin_data[32]) celloutsig_1_18z = { celloutsig_1_14z[13], celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_10z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_19z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_19z = { in_data[190:189], celloutsig_1_16z, celloutsig_1_3z };
  assign { out_data[159:128], out_data[99:96], out_data[34:32], out_data[5:0] } = { celloutsig_1_18z[32:1], celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
