
*** Running vivado
    with args -log Diagramm_my_ip_v3_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Diagramm_my_ip_v3_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Diagramm_my_ip_v3_0_0.tcl -notrace
Command: synth_design -top Diagramm_my_ip_v3_0_0 -part xc7z010clg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4766 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1335.922 ; gain = 81.887 ; free physical = 100 ; free virtual = 4614
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Diagramm_my_ip_v3_0_0' [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ip/Diagramm_my_ip_v3_0_0/synth/Diagramm_my_ip_v3_0_0.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'my_ip_v3_v1_0' declared at '/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ipshared/3dcc/hdl/my_ip_v3_v1_0.vhd:5' bound to instance 'U0' of component 'my_ip_v3_v1_0' [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ip/Diagramm_my_ip_v3_0_0/synth/Diagramm_my_ip_v3_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'my_ip_v3_v1_0' [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ipshared/3dcc/hdl/my_ip_v3_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'my_ip_v3_v1_0_S00_AXI' declared at '/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ipshared/3dcc/hdl/my_ip_v3_v1_0_S00_AXI.vhd:5' bound to instance 'my_ip_v3_v1_0_S00_AXI_inst' of component 'my_ip_v3_v1_0_S00_AXI' [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ipshared/3dcc/hdl/my_ip_v3_v1_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'my_ip_v3_v1_0_S00_AXI' [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ipshared/3dcc/hdl/my_ip_v3_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ipshared/3dcc/hdl/my_ip_v3_v1_0_S00_AXI.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'my_ip_v3_v1_0_S00_AXI' (1#1) [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ipshared/3dcc/hdl/my_ip_v3_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'my_ip_v3_v1_0' (2#1) [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ipshared/3dcc/hdl/my_ip_v3_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Diagramm_my_ip_v3_0_0' (3#1) [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ip/Diagramm_my_ip_v3_0_0/synth/Diagramm_my_ip_v3_0_0.vhd:83]
WARNING: [Synth 8-3331] design my_ip_v3_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design my_ip_v3_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design my_ip_v3_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design my_ip_v3_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design my_ip_v3_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design my_ip_v3_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1380.547 ; gain = 126.512 ; free physical = 156 ; free virtual = 4537
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1380.547 ; gain = 126.512 ; free physical = 207 ; free virtual = 4590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1380.547 ; gain = 126.512 ; free physical = 207 ; free virtual = 4590
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1715.164 ; gain = 2.000 ; free physical = 107 ; free virtual = 3810
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 1715.164 ; gain = 461.129 ; free physical = 232 ; free virtual = 3923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 1715.164 ; gain = 461.129 ; free physical = 233 ; free virtual = 3926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 1715.164 ; gain = 461.129 ; free physical = 233 ; free virtual = 3927
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.srcs/sources_1/bd/Diagramm/ipshared/3dcc/hdl/my_ip_v3_v1_0_S00_AXI.vhd:411]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:35 . Memory (MB): peak = 1715.164 ; gain = 461.129 ; free physical = 208 ; free virtual = 3910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module my_ip_v3_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul, operation Mode is: A*B.
DSP Report: operator U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul is absorbed into DSP U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul.
DSP Report: operator U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul is absorbed into DSP U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul.
DSP Report: Generating DSP U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul is absorbed into DSP U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul.
DSP Report: operator U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul is absorbed into DSP U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul.
DSP Report: Generating DSP U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul, operation Mode is: A*B.
DSP Report: operator U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul is absorbed into DSP U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul.
DSP Report: operator U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul is absorbed into DSP U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul.
DSP Report: Generating DSP U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul is absorbed into DSP U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul.
DSP Report: operator U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul is absorbed into DSP U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul.
WARNING: [Synth 8-3331] design Diagramm_my_ip_v3_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design Diagramm_my_ip_v3_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design Diagramm_my_ip_v3_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design Diagramm_my_ip_v3_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design Diagramm_my_ip_v3_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design Diagramm_my_ip_v3_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/my_ip_v3_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/my_ip_v3_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/my_ip_v3_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/my_ip_v3_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/my_ip_v3_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module Diagramm_my_ip_v3_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_ip_v3_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module Diagramm_my_ip_v3_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_ip_v3_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module Diagramm_my_ip_v3_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_ip_v3_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module Diagramm_my_ip_v3_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_ip_v3_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module Diagramm_my_ip_v3_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_ip_v3_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module Diagramm_my_ip_v3_0_0.
INFO: [Synth 8-3332] Sequential element (U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module Diagramm_my_ip_v3_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 1715.164 ; gain = 461.129 ; free physical = 175 ; free virtual = 3900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|my_ip_v3_v1_0_S00_AXI | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_ip_v3_v1_0_S00_AXI | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_ip_v3_v1_0_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|my_ip_v3_v1_0_S00_AXI | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 1715.164 ; gain = 461.129 ; free physical = 104 ; free virtual = 3361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 1715.164 ; gain = 461.129 ; free physical = 107 ; free virtual = 3365
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 1716.172 ; gain = 462.137 ; free physical = 126 ; free virtual = 3357
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1716.172 ; gain = 462.137 ; free physical = 123 ; free virtual = 3358
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1716.172 ; gain = 462.137 ; free physical = 122 ; free virtual = 3356
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1716.172 ; gain = 462.137 ; free physical = 119 ; free virtual = 3353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1716.172 ; gain = 462.137 ; free physical = 118 ; free virtual = 3353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1716.172 ; gain = 462.137 ; free physical = 117 ; free virtual = 3352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1716.172 ; gain = 462.137 ; free physical = 117 ; free virtual = 3352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    12|
|2     |DSP48E1 |     4|
|3     |LUT1    |     1|
|4     |LUT2    |    48|
|5     |LUT3    |    40|
|6     |LUT4    |     5|
|7     |LUT5    |    11|
|8     |LUT6    |    33|
|9     |FDRE    |   104|
|10    |FDSE    |     3|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      |   261|
|2     |  U0                           |my_ip_v3_v1_0         |   261|
|3     |    my_ip_v3_v1_0_S00_AXI_inst |my_ip_v3_v1_0_S00_AXI |   261|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1716.172 ; gain = 462.137 ; free physical = 117 ; free virtual = 3351
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1716.172 ; gain = 127.520 ; free physical = 182 ; free virtual = 3421
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1716.180 ; gain = 462.137 ; free physical = 181 ; free virtual = 3420
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:51 . Memory (MB): peak = 1748.188 ; gain = 505.719 ; free physical = 672 ; free virtual = 4020
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/anzhelika/projekt/myIpv3/VivadoDesign/VivadoDesign.runs/Diagramm_my_ip_v3_0_0_synth_1/Diagramm_my_ip_v3_0_0.dcp' has been generated.
