library ieee;
use ieee.std_logic_1164.all;
use work.cpu_package.all;


entity rw_memory is
	port(
		adr  : in address_bus;
		data : inout data_bus;
		clk  : in std_logic;
		ce   : in std_logic;
		rw   : in std_logic
	);
end entity;


architecture rtl of rw_memory is
	component
		port(
			adr  : in address_bus;
			data : out instruction_bus;
			ce   : in std_logic
		);
	end component;
begin
end architecture;


