Reading OpenROAD database at '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/40-openroad-repairantennas/1-diodeinsertion/highpass.odb'…
Reading library file at '/home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ly0xjc8f0gmgmckxcrs0bw8vqc9gf9bk-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   highpass
Die area:                 ( 0 0 ) ( 600000 600000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     21253
Number of terminals:      263
Number of snets:          2
Number of nets:           12032

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
[INFO DRT-0164] Number of unique instances = 453.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 350761.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 47205.
[INFO DRT-0033] via shape region query size = 4260.
[INFO DRT-0033] met2 shape region query size = 2800.
[INFO DRT-0033] via2 shape region query size = 3408.
[INFO DRT-0033] met3 shape region query size = 2573.
[INFO DRT-0033] via3 shape region query size = 3408.
[INFO DRT-0033] met4 shape region query size = 868.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1748 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0081]   Complete 447 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0084]   Complete 8383 groups.
#scanned instances     = 21253
#unique  instances     = 453
#stdCellGenAp          = 12986
#stdCellValidPlanarAp  = 57
#stdCellValidViaAp     = 9934
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 38347
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:02:02, elapsed time = 00:00:10, memory = 207.70 (MB), peak = 209.39 (MB)

Number of guides:     94638

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 86 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 86 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 32851.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 28034.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 14969.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 488.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 194.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 48014 vertical wires in 2 frboxes and 28522 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 4692 vertical wires in 2 frboxes and 8590 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:02, memory = 369.64 (MB), peak = 372.08 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 369.64 (MB), peak = 372.08 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 567.02 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 740.16 (MB).
    Completing 30% with 1386 violations.
    elapsed time = 00:00:12, memory = 677.98 (MB).
    Completing 40% with 1386 violations.
    elapsed time = 00:00:14, memory = 780.44 (MB).
    Completing 50% with 1386 violations.
    elapsed time = 00:00:20, memory = 865.09 (MB).
    Completing 60% with 2725 violations.
    elapsed time = 00:00:22, memory = 896.95 (MB).
    Completing 70% with 2725 violations.
    elapsed time = 00:00:26, memory = 916.21 (MB).
    Completing 80% with 4192 violations.
    elapsed time = 00:00:34, memory = 920.90 (MB).
    Completing 90% with 4192 violations.
    elapsed time = 00:00:39, memory = 984.06 (MB).
    Completing 100% with 5476 violations.
    elapsed time = 00:00:46, memory = 967.61 (MB).
[INFO DRT-0199]   Number of violations = 6729.
Viol/Layer         li1   mcon   met1    via   met2   met3
Cut Spacing          0      8      0      0      0      0
Metal Spacing       80      0   1057      0    146     12
Min Hole             0      0      6      0      0      0
NS Metal             1      0      0      0      0      0
Recheck              1      0    883      0    357     12
Short                0      0   3867      1    298      0
[INFO DRT-0267] cpu time = 00:06:54, elapsed time = 00:00:46, memory = 1258.66 (MB), peak = 1258.66 (MB)
Total wire length = 440562 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 200926 um.
Total wire length on LAYER met2 = 196938 um.
Total wire length on LAYER met3 = 21090 um.
Total wire length on LAYER met4 = 21606 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 86515.
Up-via summary (total 86515):.

------------------------
 FR_MASTERSLICE        0
            li1    42343
           met1    43090
           met2      721
           met3      361
           met4        0
------------------------
                   86515


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 6729 violations.
    elapsed time = 00:00:01, memory = 1275.73 (MB).
    Completing 20% with 6729 violations.
    elapsed time = 00:00:05, memory = 1299.00 (MB).
    Completing 30% with 5999 violations.
    elapsed time = 00:00:10, memory = 1277.05 (MB).
    Completing 40% with 5999 violations.
    elapsed time = 00:00:12, memory = 1299.79 (MB).
    Completing 50% with 5999 violations.
    elapsed time = 00:00:18, memory = 1301.75 (MB).
    Completing 60% with 5213 violations.
    elapsed time = 00:00:22, memory = 1304.78 (MB).
    Completing 70% with 5213 violations.
    elapsed time = 00:00:25, memory = 1304.78 (MB).
    Completing 80% with 4411 violations.
    elapsed time = 00:00:31, memory = 1287.24 (MB).
    Completing 90% with 4411 violations.
    elapsed time = 00:00:35, memory = 1314.89 (MB).
    Completing 100% with 3662 violations.
    elapsed time = 00:00:42, memory = 1291.35 (MB).
[INFO DRT-0199]   Number of violations = 3668.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing         15      0      0      0
Metal Spacing        0    686     61      9
Min Hole             0      1      0      0
Recheck              0      3      3      0
Short                0   2764    126      0
[INFO DRT-0267] cpu time = 00:06:21, elapsed time = 00:00:42, memory = 1295.22 (MB), peak = 1316.89 (MB)
Total wire length = 437731 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 199497 um.
Total wire length on LAYER met2 = 195666 um.
Total wire length on LAYER met3 = 21160 um.
Total wire length on LAYER met4 = 21407 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 85985.
Up-via summary (total 85985):.

------------------------
 FR_MASTERSLICE        0
            li1    42327
           met1    42556
           met2      745
           met3      357
           met4        0
------------------------
                   85985


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 3668 violations.
    elapsed time = 00:00:01, memory = 1303.52 (MB).
    Completing 20% with 3668 violations.
    elapsed time = 00:00:05, memory = 1336.15 (MB).
    Completing 30% with 3707 violations.
    elapsed time = 00:00:09, memory = 1306.52 (MB).
    Completing 40% with 3707 violations.
    elapsed time = 00:00:12, memory = 1307.29 (MB).
    Completing 50% with 3707 violations.
    elapsed time = 00:00:17, memory = 1307.29 (MB).
    Completing 60% with 3589 violations.
    elapsed time = 00:00:24, memory = 1307.29 (MB).
    Completing 70% with 3589 violations.
    elapsed time = 00:00:27, memory = 1310.57 (MB).
    Completing 80% with 3573 violations.
    elapsed time = 00:00:33, memory = 1310.82 (MB).
    Completing 90% with 3573 violations.
    elapsed time = 00:00:38, memory = 1313.65 (MB).
    Completing 100% with 3559 violations.
    elapsed time = 00:00:48, memory = 1314.10 (MB).
[INFO DRT-0199]   Number of violations = 3559.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing         19      0      0      0
Metal Spacing        0    598     69      5
Short                0   2745    123      0
[INFO DRT-0267] cpu time = 00:06:59, elapsed time = 00:00:48, memory = 1317.13 (MB), peak = 1340.50 (MB)
Total wire length = 437099 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 199377 um.
Total wire length on LAYER met2 = 195298 um.
Total wire length on LAYER met3 = 21079 um.
Total wire length on LAYER met4 = 21344 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 85818.
Up-via summary (total 85818):.

------------------------
 FR_MASTERSLICE        0
            li1    42327
           met1    42413
           met2      729
           met3      349
           met4        0
------------------------
                   85818


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 3559 violations.
    elapsed time = 00:00:00, memory = 1317.13 (MB).
    Completing 20% with 3559 violations.
    elapsed time = 00:00:03, memory = 1343.09 (MB).
    Completing 30% with 2794 violations.
    elapsed time = 00:00:11, memory = 1317.78 (MB).
    Completing 40% with 2794 violations.
    elapsed time = 00:00:13, memory = 1317.78 (MB).
    Completing 50% with 2794 violations.
    elapsed time = 00:00:18, memory = 1318.55 (MB).
    Completing 60% with 2034 violations.
    elapsed time = 00:00:25, memory = 1319.06 (MB).
    Completing 70% with 2034 violations.
    elapsed time = 00:00:27, memory = 1321.11 (MB).
    Completing 80% with 1173 violations.
    elapsed time = 00:00:33, memory = 1321.27 (MB).
    Completing 90% with 1173 violations.
    elapsed time = 00:00:36, memory = 1327.27 (MB).
    Completing 100% with 402 violations.
    elapsed time = 00:00:45, memory = 1321.82 (MB).
[INFO DRT-0199]   Number of violations = 402.
Viol/Layer        mcon   met1   met2
Cut Spacing          2      0      0
Metal Spacing        0    126     25
Min Hole             0      2      0
Short                0    224     23
[INFO DRT-0267] cpu time = 00:05:21, elapsed time = 00:00:45, memory = 1321.82 (MB), peak = 1345.19 (MB)
Total wire length = 437132 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 192582 um.
Total wire length on LAYER met2 = 196080 um.
Total wire length on LAYER met3 = 27114 um.
Total wire length on LAYER met4 = 21355 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 87852.
Up-via summary (total 87852):.

------------------------
 FR_MASTERSLICE        0
            li1    42327
           met1    43546
           met2     1627
           met3      352
           met4        0
------------------------
                   87852


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 402 violations.
    elapsed time = 00:00:00, memory = 1321.82 (MB).
    Completing 20% with 402 violations.
    elapsed time = 00:00:00, memory = 1321.82 (MB).
    Completing 30% with 303 violations.
    elapsed time = 00:00:01, memory = 1321.82 (MB).
    Completing 40% with 303 violations.
    elapsed time = 00:00:01, memory = 1321.82 (MB).
    Completing 50% with 303 violations.
    elapsed time = 00:00:02, memory = 1321.82 (MB).
    Completing 60% with 178 violations.
    elapsed time = 00:00:07, memory = 1323.82 (MB).
    Completing 70% with 178 violations.
    elapsed time = 00:00:07, memory = 1323.82 (MB).
    Completing 80% with 100 violations.
    elapsed time = 00:00:09, memory = 1323.82 (MB).
    Completing 90% with 100 violations.
    elapsed time = 00:00:09, memory = 1323.82 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:10, memory = 1323.82 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:47, elapsed time = 00:00:11, memory = 1323.82 (MB), peak = 1349.82 (MB)
Total wire length = 437062 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 192337 um.
Total wire length on LAYER met2 = 196087 um.
Total wire length on LAYER met3 = 27278 um.
Total wire length on LAYER met4 = 21358 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 87837.
Up-via summary (total 87837):.

------------------------
 FR_MASTERSLICE        0
            li1    42327
           met1    43537
           met2     1619
           met3      354
           met4        0
------------------------
                   87837


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1323.82 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1323.82 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1323.82 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1323.82 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1323.82 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 1323.82 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 1323.82 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 1323.82 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 1323.82 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1323.82 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 1323.82 (MB), peak = 1349.82 (MB)
Total wire length = 437062 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 192337 um.
Total wire length on LAYER met2 = 196088 um.
Total wire length on LAYER met3 = 27278 um.
Total wire length on LAYER met4 = 21358 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 87837.
Up-via summary (total 87837):.

------------------------
 FR_MASTERSLICE        0
            li1    42327
           met1    43537
           met2     1619
           met3      354
           met4        0
------------------------
                   87837


[INFO DRT-0198] Complete detail routing.
Total wire length = 437062 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 192337 um.
Total wire length on LAYER met2 = 196088 um.
Total wire length on LAYER met3 = 27278 um.
Total wire length on LAYER met4 = 21358 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 87837.
Up-via summary (total 87837):.

------------------------
 FR_MASTERSLICE        0
            li1    42327
           met1    43537
           met2     1619
           met3      354
           met4        0
------------------------
                   87837


[INFO DRT-0267] cpu time = 00:26:29, elapsed time = 00:03:15, memory = 1323.82 (MB), peak = 1349.82 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/42-openroad-detailedrouting/highpass.odb'…
Writing netlist to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/42-openroad-detailedrouting/highpass.nl.v'…
Writing powered netlist to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/42-openroad-detailedrouting/highpass.pnl.v'…
Writing layout to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/42-openroad-detailedrouting/highpass.def'…
Writing timing constraints to '/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_12-54-12/42-openroad-detailedrouting/highpass.sdc'…
