==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'flat/flat.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.117 ; gain = 92.664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.117 ; gain = 92.664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 184.117 ; gain = 92.664
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 184.117 ; gain = 92.664
INFO: [HLS 200-489] Unrolling loop 'LOOP_3' (flat/flat.cpp:13) in function 'flat' completely with a factor of 16.
INFO: [XFORM 203-131] Reshaping array 'flat_array' (flat/flat.cpp:3) in dimension 1 with a cyclic factor of 16.
INFO: [XFORM 203-131] Reshaping array 'max_pool_out' (flat/flat.cpp:3) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.117 ; gain = 92.664
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.117 ; gain = 92.664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flat' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.215 seconds; current allocated memory: 102.375 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 102.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flat' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 104.014 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 184.117 ; gain = 92.664
INFO: [VHDL 208-304] Generating VHDL RTL for flat.
INFO: [VLOG 209-307] Generating Verilog RTL for flat.
INFO: [HLS 200-112] Total elapsed time: 8.709 seconds; peak allocated memory: 104.014 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'flat/flat.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 185.172 ; gain = 117.934
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 185.172 ; gain = 117.934
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 185.172 ; gain = 117.934
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 185.172 ; gain = 117.934
INFO: [HLS 200-489] Unrolling loop 'LOOP_3' (flat/flat.cpp:13) in function 'flat' completely with a factor of 16.
INFO: [XFORM 203-131] Reshaping array 'flat_array' (flat/flat.cpp:3) in dimension 1 with a block factor of 16.
INFO: [XFORM 203-131] Reshaping array 'max_pool_out' (flat/flat.cpp:3) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 185.172 ; gain = 117.934
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 185.172 ; gain = 117.934
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flat' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.893 seconds; current allocated memory: 105.884 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 108.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flat' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'flat_urem_9ns_6ns_9_13_seq_1' to 'flat_urem_9ns_6nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'flat_urem_10ns_6ns_10_14_seq_1' to 'flat_urem_10ns_6ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'flat_mul_mul_11ns_9ns_20_1_1' to 'flat_mul_mul_11nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'flat_mul_mul_12ns_10ns_22_1_1' to 'flat_mul_mul_12nseOg' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'flat' is 8709 from HDL expression: (1'b1 == ap_CS_fsm_state16)
INFO: [RTGEN 206-100] Generating core module 'flat_mul_mul_11nsdEe': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flat_mul_mul_12nseOg': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flat_urem_10ns_6ncud': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flat_urem_9ns_6nsbkb': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.748 seconds; current allocated memory: 112.224 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'flat_urem_9ns_6nsbkb_div'
INFO: [RTMG 210-282] Generating pipelined core: 'flat_urem_10ns_6ncud_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 185.172 ; gain = 117.934
INFO: [VHDL 208-304] Generating VHDL RTL for flat.
INFO: [VLOG 209-307] Generating Verilog RTL for flat.
INFO: [HLS 200-112] Total elapsed time: 12.482 seconds; peak allocated memory: 112.224 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'flat/flat.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.203 ; gain = 92.703
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.203 ; gain = 92.703
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.203 ; gain = 92.703
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.203 ; gain = 92.703
INFO: [HLS 200-489] Unrolling loop 'LOOP_3' (flat/flat.cpp:13) in function 'flat' completely with a factor of 16.
INFO: [XFORM 203-131] Reshaping array 'max_pool_out' (flat/flat.cpp:3) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array' (flat/flat.cpp:3) in dimension 1 with a cyclic factor 16.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.203 ; gain = 92.703
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.203 ; gain = 92.703
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flat' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.683 seconds; current allocated memory: 102.055 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 102.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flat' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 103.356 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.203 ; gain = 92.703
INFO: [VHDL 208-304] Generating VHDL RTL for flat.
INFO: [VLOG 209-307] Generating Verilog RTL for flat.
INFO: [HLS 200-112] Total elapsed time: 8.478 seconds; peak allocated memory: 103.356 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'flat/flat.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.461 ; gain = 94.023
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.461 ; gain = 94.023
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.461 ; gain = 94.023
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.461 ; gain = 94.023
INFO: [HLS 200-489] Unrolling loop 'LOOP_3' (flat/flat.cpp:13) in function 'flat' completely with a factor of 16.
INFO: [XFORM 203-131] Reshaping array 'flat_array' (flat/flat.cpp:3) in dimension 1 with a block factor of 16.
INFO: [XFORM 203-131] Reshaping array 'max_pool_out' (flat/flat.cpp:3) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.461 ; gain = 94.023
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 185.461 ; gain = 94.023
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flat' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.709 seconds; current allocated memory: 105.885 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 108.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flat' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'flat_urem_9ns_6ns_9_13_seq_1' to 'flat_urem_9ns_6nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'flat_urem_10ns_6ns_10_14_seq_1' to 'flat_urem_10ns_6ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'flat_mul_mul_11ns_9ns_20_1_1' to 'flat_mul_mul_11nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'flat_mul_mul_12ns_10ns_22_1_1' to 'flat_mul_mul_12nseOg' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'flat' is 8709 from HDL expression: (1'b1 == ap_CS_fsm_state16)
INFO: [RTGEN 206-100] Generating core module 'flat_mul_mul_11nsdEe': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flat_mul_mul_12nseOg': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flat_urem_10ns_6ncud': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flat_urem_9ns_6nsbkb': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.858 seconds; current allocated memory: 112.224 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'flat_urem_9ns_6nsbkb_div'
INFO: [RTMG 210-282] Generating pipelined core: 'flat_urem_10ns_6ncud_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 185.461 ; gain = 94.023
INFO: [VHDL 208-304] Generating VHDL RTL for flat.
INFO: [VLOG 209-307] Generating Verilog RTL for flat.
INFO: [HLS 200-112] Total elapsed time: 11.791 seconds; peak allocated memory: 112.224 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'flat/flat.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.980 ; gain = 93.496
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.980 ; gain = 93.496
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.980 ; gain = 93.496
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.980 ; gain = 93.496
INFO: [HLS 200-489] Unrolling loop 'LOOP_3' (flat/flat.cpp:13) in function 'flat' completely with a factor of 16.
INFO: [XFORM 203-131] Reshaping array 'flat_array' (flat/flat.cpp:3) in dimension 1 with a cyclic factor of 16.
INFO: [XFORM 203-131] Reshaping array 'max_pool_out' (flat/flat.cpp:3) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.980 ; gain = 93.496
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.980 ; gain = 93.496
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flat' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.685 seconds; current allocated memory: 102.376 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 102.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flat' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 104.014 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 184.980 ; gain = 93.496
INFO: [VHDL 208-304] Generating VHDL RTL for flat.
INFO: [VLOG 209-307] Generating Verilog RTL for flat.
INFO: [HLS 200-112] Total elapsed time: 7.961 seconds; peak allocated memory: 104.014 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'flat/flat.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.941 ; gain = 93.516
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.941 ; gain = 93.516
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.941 ; gain = 93.516
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.941 ; gain = 93.516
INFO: [HLS 200-489] Unrolling loop 'LOOP_3' (flat/flat.cpp:13) in function 'flat' completely with a factor of 16.
INFO: [XFORM 203-131] Reshaping array 'max_pool_out' (flat/flat.cpp:3) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_array' (flat/flat.cpp:3) in dimension 1 with a cyclic factor 16.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.941 ; gain = 93.516
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.941 ; gain = 93.516
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flat' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.587 seconds; current allocated memory: 102.055 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 102.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flat' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 103.355 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 184.941 ; gain = 93.516
INFO: [VHDL 208-304] Generating VHDL RTL for flat.
INFO: [VLOG 209-307] Generating Verilog RTL for flat.
INFO: [HLS 200-112] Total elapsed time: 8.554 seconds; peak allocated memory: 103.355 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'flat/flat.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 184.953 ; gain = 94.035
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 184.953 ; gain = 94.035
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 184.953 ; gain = 94.035
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 184.953 ; gain = 94.035
INFO: [HLS 200-489] Unrolling loop 'LOOP_3' (flat/flat.cpp:13) in function 'flat' completely with a factor of 16.
INFO: [XFORM 203-131] Reshaping array 'flat_array' (flat/flat.cpp:3) in dimension 1 with a block factor of 10.
INFO: [XFORM 203-131] Reshaping array 'max_pool_out' (flat/flat.cpp:3) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 184.953 ; gain = 94.035
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 184.953 ; gain = 94.035
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flat' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.525 seconds; current allocated memory: 105.821 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 107.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flat' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'flat_urem_9ns_7ns_9_13_seq_1' to 'flat_urem_9ns_7nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'flat_urem_10ns_7ns_10_14_seq_1' to 'flat_urem_10ns_7ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'flat_mul_mul_11ns_9ns_20_1_1' to 'flat_mul_mul_11nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'flat_mul_mul_12ns_10ns_22_1_1' to 'flat_mul_mul_12nseOg' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'flat' is 5614 from HDL expression: (1'b1 == ap_CS_fsm_state16)
INFO: [RTGEN 206-100] Generating core module 'flat_mul_mul_11nsdEe': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flat_mul_mul_12nseOg': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flat_urem_10ns_7ncud': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flat_urem_9ns_7nsbkb': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.673 seconds; current allocated memory: 112.112 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'flat_urem_9ns_7nsbkb_div'
INFO: [RTMG 210-282] Generating pipelined core: 'flat_urem_10ns_7ncud_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 184.953 ; gain = 94.035
INFO: [VHDL 208-304] Generating VHDL RTL for flat.
INFO: [VLOG 209-307] Generating Verilog RTL for flat.
INFO: [HLS 200-112] Total elapsed time: 12.192 seconds; peak allocated memory: 112.112 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'flat/flat.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.547 ; gain = 93.125
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.547 ; gain = 93.125
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.547 ; gain = 93.125
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.547 ; gain = 93.125
INFO: [HLS 200-489] Unrolling loop 'LOOP_3' (flat/flat.cpp:13) in function 'flat' completely with a factor of 16.
INFO: [XFORM 203-131] Reshaping array 'flat_array' (flat/flat.cpp:3) in dimension 1 with a cyclic factor of 10.
INFO: [XFORM 203-131] Reshaping array 'max_pool_out' (flat/flat.cpp:3) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.547 ; gain = 93.125
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.547 ; gain = 93.125
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flat' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.988 seconds; current allocated memory: 105.936 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 108.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flat' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'flat_urem_10ns_5ns_4_14_seq_1' to 'flat_urem_10ns_5nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'flat_urem_9ns_5ns_9_13_seq_1' to 'flat_urem_9ns_5nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'flat_mul_mul_12ns_10ns_22_1_1' to 'flat_mul_mul_12nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'flat_mul_mul_11ns_9ns_20_1_1' to 'flat_mul_mul_11nseOg' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'flat' is 5421 from HDL expression: (1'b1 == ap_CS_fsm_state16)
INFO: [RTGEN 206-100] Generating core module 'flat_mul_mul_11nseOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flat_mul_mul_12nsdEe': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flat_urem_10ns_5nbkb': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flat_urem_9ns_5nscud': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.675 seconds; current allocated memory: 112.344 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'flat_urem_10ns_5nbkb_div'
INFO: [RTMG 210-282] Generating pipelined core: 'flat_urem_9ns_5nscud_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 184.547 ; gain = 93.125
INFO: [VHDL 208-304] Generating VHDL RTL for flat.
INFO: [VLOG 209-307] Generating Verilog RTL for flat.
INFO: [HLS 200-112] Total elapsed time: 10.663 seconds; peak allocated memory: 112.344 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'flat/flat.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.324 ; gain = 92.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.324 ; gain = 92.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.324 ; gain = 92.801
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.324 ; gain = 92.801
INFO: [HLS 200-489] Unrolling loop 'LOOP_3' (flat/flat.cpp:13) in function 'flat' completely with a factor of 16.
INFO: [XFORM 203-131] Reshaping array 'flat_array' (flat/flat.cpp:3) in dimension 1 with a block factor of 25.
INFO: [XFORM 203-131] Reshaping array 'max_pool_out' (flat/flat.cpp:3) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.324 ; gain = 92.801
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.324 ; gain = 92.801
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flat' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.922 seconds; current allocated memory: 104.806 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 106.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flat' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'flat' is 12825 from HDL expression: (1'b1 == ap_CS_fsm_state11)
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.689 seconds; current allocated memory: 109.568 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 184.324 ; gain = 92.801
INFO: [VHDL 208-304] Generating VHDL RTL for flat.
INFO: [VLOG 209-307] Generating Verilog RTL for flat.
INFO: [HLS 200-112] Total elapsed time: 10.304 seconds; peak allocated memory: 109.568 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'flat/flat.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.262 ; gain = 92.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.262 ; gain = 92.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.262 ; gain = 92.727
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.262 ; gain = 92.727
INFO: [HLS 200-489] Unrolling loop 'LOOP_3' (flat/flat.cpp:13) in function 'flat' completely with a factor of 16.
INFO: [XFORM 203-131] Reshaping array 'flat_array' (flat/flat.cpp:3) in dimension 1 with a cyclic factor of 25.
INFO: [XFORM 203-131] Reshaping array 'max_pool_out' (flat/flat.cpp:3) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.262 ; gain = 92.727
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.262 ; gain = 92.727
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flat' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.045 seconds; current allocated memory: 105.984 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 108.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flat' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'flat_urem_10ns_6ns_10_14_seq_1' to 'flat_urem_10ns_6nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'flat_urem_9ns_6ns_5_13_seq_1' to 'flat_urem_9ns_6nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'flat_mul_mul_12ns_10ns_22_1_1' to 'flat_mul_mul_12nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'flat_mul_mul_11ns_9ns_20_1_1' to 'flat_mul_mul_11nseOg' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'flat' is 13131 from HDL expression: (1'b1 == ap_CS_fsm_state16)
INFO: [RTGEN 206-100] Generating core module 'flat_mul_mul_11nseOg': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flat_mul_mul_12nsdEe': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flat_urem_10ns_6nbkb': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flat_urem_9ns_6nscud': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.957 seconds; current allocated memory: 112.479 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'flat_urem_10ns_6nbkb_div'
INFO: [RTMG 210-282] Generating pipelined core: 'flat_urem_9ns_6nscud_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 184.262 ; gain = 92.727
INFO: [VHDL 208-304] Generating VHDL RTL for flat.
INFO: [VLOG 209-307] Generating Verilog RTL for flat.
INFO: [HLS 200-112] Total elapsed time: 11.187 seconds; peak allocated memory: 112.479 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'flat/flat.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.684 ; gain = 93.203
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.684 ; gain = 93.203
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.684 ; gain = 93.203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.684 ; gain = 93.203
INFO: [HLS 200-489] Unrolling loop 'LOOP_3' (flat/flat.cpp:13) in function 'flat' completely with a factor of 16.
INFO: [XFORM 203-131] Reshaping array 'flat_array' (flat/flat.cpp:3) in dimension 1 with a block factor of 32.
INFO: [XFORM 203-131] Reshaping array 'max_pool_out' (flat/flat.cpp:3) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.684 ; gain = 93.203
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.684 ; gain = 93.203
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flat' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.948 seconds; current allocated memory: 105.979 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 108.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flat' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'flat_urem_9ns_5ns_9_13_seq_1' to 'flat_urem_9ns_5nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'flat_urem_10ns_5ns_10_14_seq_1' to 'flat_urem_10ns_5ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'flat_mul_mul_11ns_9ns_20_1_1' to 'flat_mul_mul_11nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'flat_mul_mul_12ns_10ns_22_1_1' to 'flat_mul_mul_12nseOg' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'flat' is 16924 from HDL expression: (1'b1 == ap_CS_fsm_state16)
INFO: [RTGEN 206-100] Generating core module 'flat_mul_mul_11nsdEe': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flat_mul_mul_12nseOg': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flat_urem_10ns_5ncud': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flat_urem_9ns_5nsbkb': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 112.410 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'flat_urem_9ns_5nsbkb_div'
INFO: [RTMG 210-282] Generating pipelined core: 'flat_urem_10ns_5ncud_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 184.684 ; gain = 93.203
INFO: [VHDL 208-304] Generating VHDL RTL for flat.
INFO: [VLOG 209-307] Generating Verilog RTL for flat.
INFO: [HLS 200-112] Total elapsed time: 10.983 seconds; peak allocated memory: 112.410 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'flat/flat.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.586 ; gain = 93.066
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.586 ; gain = 93.066
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.586 ; gain = 93.066
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.586 ; gain = 93.066
INFO: [HLS 200-489] Unrolling loop 'LOOP_3' (flat/flat.cpp:13) in function 'flat' completely with a factor of 16.
INFO: [XFORM 203-131] Reshaping array 'flat_array' (flat/flat.cpp:3) in dimension 1 with a cyclic factor of 16.
INFO: [XFORM 203-131] Reshaping array 'max_pool_out' (flat/flat.cpp:3) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.586 ; gain = 93.066
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 184.586 ; gain = 93.066
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flat' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.748 seconds; current allocated memory: 102.376 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 102.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flat' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 104.014 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 184.586 ; gain = 93.066
INFO: [VHDL 208-304] Generating VHDL RTL for flat.
INFO: [VLOG 209-307] Generating Verilog RTL for flat.
INFO: [HLS 200-112] Total elapsed time: 7.933 seconds; peak allocated memory: 104.014 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'flat/flat.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.812 ; gain = 93.344
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.812 ; gain = 93.344
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.812 ; gain = 93.344
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.812 ; gain = 93.344
INFO: [HLS 200-489] Unrolling loop 'LOOP_3' (flat/flat.cpp:13) in function 'flat' completely with a factor of 16.
INFO: [XFORM 203-131] Reshaping array 'flat_array' (flat/flat.cpp:3) in dimension 1 with a block factor of 16.
INFO: [XFORM 203-131] Reshaping array 'max_pool_out' (flat/flat.cpp:3) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 184.812 ; gain = 93.344
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 184.812 ; gain = 93.344
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flat' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.988 seconds; current allocated memory: 105.884 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 108.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flat' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'flat_urem_9ns_6ns_9_13_seq_1' to 'flat_urem_9ns_6nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'flat_urem_10ns_6ns_10_14_seq_1' to 'flat_urem_10ns_6ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'flat_mul_mul_11ns_9ns_20_1_1' to 'flat_mul_mul_11nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'flat_mul_mul_12ns_10ns_22_1_1' to 'flat_mul_mul_12nseOg' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'flat' is 8709 from HDL expression: (1'b1 == ap_CS_fsm_state16)
INFO: [RTGEN 206-100] Generating core module 'flat_mul_mul_11nsdEe': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flat_mul_mul_12nseOg': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flat_urem_10ns_6ncud': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flat_urem_9ns_6nsbkb': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 112.224 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'flat_urem_9ns_6nsbkb_div'
INFO: [RTMG 210-282] Generating pipelined core: 'flat_urem_10ns_6ncud_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 184.812 ; gain = 93.344
INFO: [VHDL 208-304] Generating VHDL RTL for flat.
INFO: [VLOG 209-307] Generating Verilog RTL for flat.
INFO: [HLS 200-112] Total elapsed time: 10.562 seconds; peak allocated memory: 112.224 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'flat/flat.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.355 ; gain = 93.945
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.355 ; gain = 93.945
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.355 ; gain = 93.945
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.355 ; gain = 93.945
INFO: [HLS 200-489] Unrolling loop 'LOOP_3' (flat/flat.cpp:13) in function 'flat' completely with a factor of 16.
INFO: [XFORM 203-131] Reshaping array 'flat_array' (flat/flat.cpp:3) in dimension 1 with a cyclic factor of 32.
INFO: [XFORM 203-131] Reshaping array 'max_pool_out' (flat/flat.cpp:3) in dimension 3 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.355 ; gain = 93.945
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 185.355 ; gain = 93.945
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flat' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.959 seconds; current allocated memory: 105.404 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 107.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/max_pool_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flat/flat_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flat' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'flat' is 15684 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 1.166 seconds; current allocated memory: 110.652 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 185.355 ; gain = 93.945
INFO: [VHDL 208-304] Generating VHDL RTL for flat.
INFO: [VLOG 209-307] Generating Verilog RTL for flat.
INFO: [HLS 200-112] Total elapsed time: 10.583 seconds; peak allocated memory: 110.652 MB.
