{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551213810538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551213810538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 26 15:43:30 2019 " "Processing started: Tue Feb 26 15:43:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551213810538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213810538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LC3 -c LC3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LC3 -c LC3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213810538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551213811402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1551213811402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/two_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/two_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_port_ram " "Found entity 1: two_port_ram" {  } { { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551213845349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file register file/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "Register File/RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551213845349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file/register.v 1 1 " "Found 1 design units, including 1 entities, in source file register file/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register File/Register.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/Register.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551213845363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file/mux_8_1_bit_16.v 1 1 " "Found 1 design units, including 1 entities, in source file register file/mux_8_1_bit_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_1_bit_16 " "Found entity 1: mux_8_1_bit_16" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551213845363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file/decoder_3_8.v 1 1 " "Found 1 design units, including 1 entities, in source file register file/decoder_3_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3_8 " "Found entity 1: decoder_3_8" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551213845363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register file/d_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file register file/d_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "Register File/d_flip_flop.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/d_flip_flop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551213845363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551213845379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/d_negedge_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file pc/d_negedge_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_negedge_flip_flop " "Found entity 1: d_negedge_flip_flop" {  } { { "PC/d_negedge_flip_flop.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/d_negedge_flip_flop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551213845379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/bit_16_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pc/bit_16_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_16_register " "Found entity 1: bit_16_register" {  } { { "PC/bit_16_register.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/bit_16_register.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551213845379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nzp/nzp_register.v 1 1 " "Found 1 design units, including 1 entities, in source file nzp/nzp_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 NZP_register " "Found entity 1: NZP_register" {  } { { "NZP/NZP_register.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP_register.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551213845393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nzp/nzp.v 1 1 " "Found 1 design units, including 1 entities, in source file nzp/nzp.v" { { "Info" "ISGN_ENTITY_NAME" "1 NZP " "Found entity 1: NZP" {  } { { "NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551213845394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551213845394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marmux/marmux.v 1 1 " "Found 1 design units, including 1 entities, in source file marmux/marmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MARMux " "Found entity 1: MARMux" {  } { { "MARMux/MARMux.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/MARMux/MARMux.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551213845409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc3control/lc3control.v 1 1 " "Found 1 design units, including 1 entities, in source file lc3control/lc3control.v" { { "Info" "ISGN_ENTITY_NAME" "1 LC3Control " "Found entity 1: LC3Control" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551213845409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir/ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR/IR.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/IR/IR.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551213845409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eab/eab.v 1 1 " "Found 1 design units, including 1 entities, in source file eab/eab.v" { { "Info" "ISGN_ENTITY_NAME" "1 EAB " "Found entity 1: EAB" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551213845425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551213845425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845425 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc LC3.v(34) " "Verilog HDL Declaration information at LC3.v(34): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551213845425 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR ir LC3.v(34) " "Verilog HDL Declaration information at LC3.v(34): object \"IR\" differs only in case from object \"ir\" in the same scope" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551213845425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc3.v 1 1 " "Found 1 design units, including 1 entities, in source file lc3.v" { { "Info" "ISGN_ENTITY_NAME" "1 LC3 " "Found entity 1: LC3" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551213845425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_tri_state_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_tri_state_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_tri_state_buffer " "Found entity 1: bus_tri_state_buffer" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551213845440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "general_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file general_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 general_tb " "Found entity 1: general_tb" {  } { { "general_tb.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/general_tb.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551213845455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845455 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDRSpcIn LC3.v(78) " "Verilog HDL Implicit Net warning at LC3.v(78): created implicit net for \"MDRSpcIn\"" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551213845455 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MARSpcIn LC3.v(79) " "Verilog HDL Implicit Net warning at LC3.v(79): created implicit net for \"MARSpcIn\"" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551213845455 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ldMARSpcIn LC3.v(80) " "Verilog HDL Implicit Net warning at LC3.v(80): created implicit net for \"ldMARSpcIn\"" {  } { { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551213845455 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LC3 " "Elaborating entity \"LC3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551213845533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_tri_state_buffer bus_tri_state_buffer:tsb " "Elaborating entity \"bus_tri_state_buffer\" for hierarchy \"bus_tri_state_buffer:tsb\"" {  } { { "LC3.v" "tsb" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551213845595 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Bus bus_tri_state_buffer.v(28) " "Verilog HDL Always Construct warning at bus_tri_state_buffer.v(28): inferring latch(es) for variable \"Bus\", which holds its previous value in one or more paths through the always construct" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551213845595 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[0\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[0\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845595 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[1\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[1\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845595 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[2\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[2\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845595 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[3\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[3\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845595 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[4\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[4\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845595 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[5\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[5\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845595 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[6\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[6\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845595 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[7\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[7\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845595 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[8\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[8\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845595 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[9\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[9\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845595 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[10\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[10\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845595 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[11\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[11\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845595 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[12\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[12\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845595 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[13\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[13\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845595 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[14\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[14\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845595 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus\[15\] bus_tri_state_buffer.v(28) " "Inferred latch for \"Bus\[15\]\" at bus_tri_state_buffer.v(28)" {  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845595 "|LC3|bus_tri_state_buffer:tsb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LC3Control LC3Control:FSM " "Elaborating entity \"LC3Control\" for hierarchy \"LC3Control:FSM\"" {  } { { "LC3.v" "FSM" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551213845609 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MDRSpcIn LC3Control.v(45) " "Output port \"MDRSpcIn\" at LC3Control.v(45) has no driver" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551213845609 "|LC3|LC3Control:FSM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MARSpcIn LC3Control.v(45) " "Output port \"MARSpcIn\" at LC3Control.v(45) has no driver" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551213845609 "|LC3|LC3Control:FSM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "reset LC3Control.v(37) " "Output port \"reset\" at LC3Control.v(37) has no driver" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1551213845609 "|LC3|LC3Control:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:reg_file " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:reg_file\"" {  } { { "LC3.v" "reg_file" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551213845609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3_8 RegisterFile:reg_file\|decoder_3_8:decoder " "Elaborating entity \"decoder_3_8\" for hierarchy \"RegisterFile:reg_file\|decoder_3_8:decoder\"" {  } { { "Register File/RegisterFile.v" "decoder" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551213845624 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out decoder_3_8.v(15) " "Verilog HDL Always Construct warning at decoder_3_8.v(15): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551213845624 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] decoder_3_8.v(15) " "Inferred latch for \"out\[0\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845624 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] decoder_3_8.v(15) " "Inferred latch for \"out\[1\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845624 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] decoder_3_8.v(15) " "Inferred latch for \"out\[2\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845624 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] decoder_3_8.v(15) " "Inferred latch for \"out\[3\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845624 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] decoder_3_8.v(15) " "Inferred latch for \"out\[4\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845624 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] decoder_3_8.v(15) " "Inferred latch for \"out\[5\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845624 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] decoder_3_8.v(15) " "Inferred latch for \"out\[6\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845624 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] decoder_3_8.v(15) " "Inferred latch for \"out\[7\]\" at decoder_3_8.v(15)" {  } { { "Register File/decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845624 "|LC3|RegisterFile:reg_file|decoder_3_8:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RegisterFile:reg_file\|Register:r0 " "Elaborating entity \"Register\" for hierarchy \"RegisterFile:reg_file\|Register:r0\"" {  } { { "Register File/RegisterFile.v" "r0" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551213845624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_0 " "Elaborating entity \"d_flip_flop\" for hierarchy \"RegisterFile:reg_file\|Register:r0\|d_flip_flop:ff_0\"" {  } { { "Register File/Register.v" "ff_0" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/Register.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551213845639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_1_bit_16 RegisterFile:reg_file\|mux_8_1_bit_16:mux0 " "Elaborating entity \"mux_8_1_bit_16\" for hierarchy \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\"" {  } { { "Register File/RegisterFile.v" "mux0" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551213845779 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_8_1_bit_16.v(20) " "Verilog HDL Always Construct warning at mux_8_1_bit_16.v(20): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551213845794 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[0\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845794 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[1\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845794 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[2\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845794 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[3\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845794 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[4\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845794 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[5\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845794 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[6\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845794 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[7\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845794 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[8\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845794 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[9\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845794 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[10\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845794 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[11\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845794 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[12\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845794 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[13\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845794 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[14\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845794 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux_8_1_bit_16.v(20) " "Inferred latch for \"out\[15\]\" at mux_8_1_bit_16.v(20)" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845794 "|LC3|RegisterFile:reg_file|mux_8_1_bit_16:mux0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "LC3.v" "pc" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551213845794 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC.v(33) " "Verilog HDL assignment warning at PC.v(33): truncated value with size 32 to match size of target (16)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551213845794 "|LC3|PC:pc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC PC.v(37) " "Verilog HDL Always Construct warning at PC.v(37): inferring latch(es) for variable \"PC\", which holds its previous value in one or more paths through the always construct" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551213845794 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] PC.v(37) " "Inferred latch for \"PC\[0\]\" at PC.v(37)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845794 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] PC.v(37) " "Inferred latch for \"PC\[1\]\" at PC.v(37)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845825 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\] PC.v(37) " "Inferred latch for \"PC\[2\]\" at PC.v(37)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845825 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\] PC.v(37) " "Inferred latch for \"PC\[3\]\" at PC.v(37)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845825 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[4\] PC.v(37) " "Inferred latch for \"PC\[4\]\" at PC.v(37)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845825 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[5\] PC.v(37) " "Inferred latch for \"PC\[5\]\" at PC.v(37)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845825 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[6\] PC.v(37) " "Inferred latch for \"PC\[6\]\" at PC.v(37)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845825 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[7\] PC.v(37) " "Inferred latch for \"PC\[7\]\" at PC.v(37)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845825 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[8\] PC.v(37) " "Inferred latch for \"PC\[8\]\" at PC.v(37)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845825 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[9\] PC.v(37) " "Inferred latch for \"PC\[9\]\" at PC.v(37)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845825 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[10\] PC.v(37) " "Inferred latch for \"PC\[10\]\" at PC.v(37)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845825 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[11\] PC.v(37) " "Inferred latch for \"PC\[11\]\" at PC.v(37)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845825 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[12\] PC.v(37) " "Inferred latch for \"PC\[12\]\" at PC.v(37)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845825 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[13\] PC.v(37) " "Inferred latch for \"PC\[13\]\" at PC.v(37)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845825 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[14\] PC.v(37) " "Inferred latch for \"PC\[14\]\" at PC.v(37)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845825 "|LC3|PC:pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[15\] PC.v(37) " "Inferred latch for \"PC\[15\]\" at PC.v(37)" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845825 "|LC3|PC:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_16_register PC:pc\|bit_16_register:pc_reg " "Elaborating entity \"bit_16_register\" for hierarchy \"PC:pc\|bit_16_register:pc_reg\"" {  } { { "PC/PC.v" "pc_reg" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551213845825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_negedge_flip_flop PC:pc\|bit_16_register:pc_reg\|d_negedge_flip_flop:ff_0 " "Elaborating entity \"d_negedge_flip_flop\" for hierarchy \"PC:pc\|bit_16_register:pc_reg\|d_negedge_flip_flop:ff_0\"" {  } { { "PC/bit_16_register.v" "ff_0" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/bit_16_register.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551213845825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NZP NZP:nzp " "Elaborating entity \"NZP\" for hierarchy \"NZP:nzp\"" {  } { { "LC3.v" "nzp" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551213845840 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "N_buffer NZP.v(29) " "Verilog HDL Always Construct warning at NZP.v(29): inferring latch(es) for variable \"N_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551213845840 "|LC3|NZP:nzp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "P_buffer NZP.v(29) " "Verilog HDL Always Construct warning at NZP.v(29): inferring latch(es) for variable \"P_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551213845840 "|LC3|NZP:nzp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z_buffer NZP.v(29) " "Verilog HDL Always Construct warning at NZP.v(29): inferring latch(es) for variable \"Z_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551213845840 "|LC3|NZP:nzp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_buffer NZP.v(29) " "Inferred latch for \"Z_buffer\" at NZP.v(29)" {  } { { "NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845840 "|LC3|NZP:nzp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P_buffer NZP.v(29) " "Inferred latch for \"P_buffer\" at NZP.v(29)" {  } { { "NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845840 "|LC3|NZP:nzp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N_buffer NZP.v(29) " "Inferred latch for \"N_buffer\" at NZP.v(29)" {  } { { "NZP/NZP.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213845840 "|LC3|NZP:nzp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NZP_register NZP:nzp\|NZP_register:register " "Elaborating entity \"NZP_register\" for hierarchy \"NZP:nzp\|NZP_register:register\"" {  } { { "NZP/NZP.v" "register" { Text "C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551213845855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:memory " "Elaborating entity \"Memory\" for hierarchy \"Memory:memory\"" {  } { { "LC3.v" "memory" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551213845855 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRIn Memory.v(39) " "Verilog HDL Always Construct warning at Memory.v(39): inferring latch(es) for variable \"MDRIn\", which holds its previous value in one or more paths through the always construct" {  } { { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551213845855 "|LC3|Memory:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_port_ram Memory:memory\|two_port_ram:two_port_ram_inst " "Elaborating entity \"two_port_ram\" for hierarchy \"Memory:memory\|two_port_ram:two_port_ram_inst\"" {  } { { "Memory/Memory.v" "two_port_ram_inst" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551213845887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "Memory/two_port_ram.v" "altsyncram_component" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551213845978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551213845994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551213845994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551213845994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551213845994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551213845994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551213845994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551213845994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../LC3_instruction_mem_init.mif " "Parameter \"init_file\" = \"../LC3_instruction_mem_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551213845994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551213845994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551213845994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551213845994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551213845994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551213845994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551213845994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551213845994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551213845994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551213845994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551213845994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551213845994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551213845994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551213845994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551213845994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551213845994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551213845994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551213845994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551213845994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551213845994 ""}  } { { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551213845994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tpg2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tpg2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tpg2 " "Found entity 1: altsyncram_tpg2" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551213846116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tpg2 Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated " "Elaborating entity \"altsyncram_tpg2\" for hierarchy \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551213846116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551213846193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|decode_rsa:decode2 " "Elaborating entity \"decode_rsa\" for hierarchy \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|decode_rsa:decode2\"" {  } { { "db/altsyncram_tpg2.tdf" "decode2" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551213846193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551213846302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|decode_k8a:rden_decode_a " "Elaborating entity \"decode_k8a\" for hierarchy \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|decode_k8a:rden_decode_a\"" {  } { { "db/altsyncram_tpg2.tdf" "rden_decode_a" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551213846302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/mux_qob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551213846393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|mux_qob:mux4 " "Elaborating entity \"mux_qob\" for hierarchy \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|mux_qob:mux4\"" {  } { { "db/altsyncram_tpg2.tdf" "mux4" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551213846393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MARMux MARMux:mar_mux " "Elaborating entity \"MARMux\" for hierarchy \"MARMux:mar_mux\"" {  } { { "LC3.v" "mar_mux" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551213846518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:ir " "Elaborating entity \"IR\" for hierarchy \"IR:ir\"" {  } { { "LC3.v" "ir" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551213846518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EAB EAB:eab " "Elaborating entity \"EAB\" for hierarchy \"EAB:eab\"" {  } { { "LC3.v" "eab" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551213846531 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adder_input_1 EAB.v(26) " "Verilog HDL Always Construct warning at EAB.v(26): inferring latch(es) for variable \"adder_input_1\", which holds its previous value in one or more paths through the always construct" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551213846531 "|LC3|EAB:eab"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mux_2_input EAB.v(38) " "Verilog HDL Always Construct warning at EAB.v(38): inferring latch(es) for variable \"mux_2_input\", which holds its previous value in one or more paths through the always construct" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551213846531 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[0\] EAB.v(40) " "Inferred latch for \"mux_2_input\[0\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846531 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[1\] EAB.v(40) " "Inferred latch for \"mux_2_input\[1\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846531 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[2\] EAB.v(40) " "Inferred latch for \"mux_2_input\[2\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846531 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[3\] EAB.v(40) " "Inferred latch for \"mux_2_input\[3\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846531 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[4\] EAB.v(40) " "Inferred latch for \"mux_2_input\[4\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846531 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[5\] EAB.v(40) " "Inferred latch for \"mux_2_input\[5\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846531 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[6\] EAB.v(40) " "Inferred latch for \"mux_2_input\[6\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846531 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[7\] EAB.v(40) " "Inferred latch for \"mux_2_input\[7\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846531 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[8\] EAB.v(40) " "Inferred latch for \"mux_2_input\[8\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846531 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[9\] EAB.v(40) " "Inferred latch for \"mux_2_input\[9\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846531 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[10\] EAB.v(40) " "Inferred latch for \"mux_2_input\[10\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846531 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[11\] EAB.v(40) " "Inferred latch for \"mux_2_input\[11\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846531 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[12\] EAB.v(40) " "Inferred latch for \"mux_2_input\[12\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846531 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[13\] EAB.v(40) " "Inferred latch for \"mux_2_input\[13\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846531 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[14\] EAB.v(40) " "Inferred latch for \"mux_2_input\[14\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846531 "|LC3|EAB:eab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_2_input\[15\] EAB.v(40) " "Inferred latch for \"mux_2_input\[15\]\" at EAB.v(40)" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846531 "|LC3|EAB:eab"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "LC3.v" "alu" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551213846548 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOut ALU.v(39) " "Verilog HDL Always Construct warning at ALU.v(39): inferring latch(es) for variable \"aluOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1551213846548 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[0\] ALU.v(39) " "Inferred latch for \"aluOut\[0\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846548 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[1\] ALU.v(39) " "Inferred latch for \"aluOut\[1\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846548 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[2\] ALU.v(39) " "Inferred latch for \"aluOut\[2\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846548 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[3\] ALU.v(39) " "Inferred latch for \"aluOut\[3\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846548 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[4\] ALU.v(39) " "Inferred latch for \"aluOut\[4\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846548 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[5\] ALU.v(39) " "Inferred latch for \"aluOut\[5\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846548 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[6\] ALU.v(39) " "Inferred latch for \"aluOut\[6\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846548 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[7\] ALU.v(39) " "Inferred latch for \"aluOut\[7\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846548 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[8\] ALU.v(39) " "Inferred latch for \"aluOut\[8\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846548 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[9\] ALU.v(39) " "Inferred latch for \"aluOut\[9\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846548 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[10\] ALU.v(39) " "Inferred latch for \"aluOut\[10\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846548 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[11\] ALU.v(39) " "Inferred latch for \"aluOut\[11\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846548 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[12\] ALU.v(39) " "Inferred latch for \"aluOut\[12\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846548 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[13\] ALU.v(39) " "Inferred latch for \"aluOut\[13\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846548 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[14\] ALU.v(39) " "Inferred latch for \"aluOut\[14\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846548 "|LC3|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[15\] ALU.v(39) " "Inferred latch for \"aluOut\[15\]\" at ALU.v(39)" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213846548 "|LC3|ALU:alu"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[0\] " "LATCH primitive \"PC:pc\|PC\[0\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[2\] " "LATCH primitive \"PC:pc\|PC\[2\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[3\] " "LATCH primitive \"PC:pc\|PC\[3\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[4\] " "LATCH primitive \"PC:pc\|PC\[4\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[5\] " "LATCH primitive \"PC:pc\|PC\[5\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[6\] " "LATCH primitive \"PC:pc\|PC\[6\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[7\] " "LATCH primitive \"PC:pc\|PC\[7\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[8\] " "LATCH primitive \"PC:pc\|PC\[8\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[9\] " "LATCH primitive \"PC:pc\|PC\[9\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[10\] " "LATCH primitive \"PC:pc\|PC\[10\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[11\] " "LATCH primitive \"PC:pc\|PC\[11\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[12\] " "LATCH primitive \"PC:pc\|PC\[12\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[13\] " "LATCH primitive \"PC:pc\|PC\[13\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[14\] " "LATCH primitive \"PC:pc\|PC\[14\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[15\] " "LATCH primitive \"PC:pc\|PC\[15\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[1\] " "LATCH primitive \"PC:pc\|PC\[1\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[0\] " "LATCH primitive \"PC:pc\|PC\[0\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[2\] " "LATCH primitive \"PC:pc\|PC\[2\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[3\] " "LATCH primitive \"PC:pc\|PC\[3\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847917 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[4\] " "LATCH primitive \"PC:pc\|PC\[4\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[5\] " "LATCH primitive \"PC:pc\|PC\[5\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[6\] " "LATCH primitive \"PC:pc\|PC\[6\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[7\] " "LATCH primitive \"PC:pc\|PC\[7\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[8\] " "LATCH primitive \"PC:pc\|PC\[8\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[9\] " "LATCH primitive \"PC:pc\|PC\[9\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[10\] " "LATCH primitive \"PC:pc\|PC\[10\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[11\] " "LATCH primitive \"PC:pc\|PC\[11\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[12\] " "LATCH primitive \"PC:pc\|PC\[12\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[13\] " "LATCH primitive \"PC:pc\|PC\[13\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[14\] " "LATCH primitive \"PC:pc\|PC\[14\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[15\] " "LATCH primitive \"PC:pc\|PC\[15\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PC:pc\|PC\[1\] " "LATCH primitive \"PC:pc\|PC\[1\]\" is permanently enabled" {  } { { "PC/PC.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/PC/PC.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847931 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[0\] " "LATCH primitive \"ALU:alu\|aluOut\[0\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[1\] " "LATCH primitive \"ALU:alu\|aluOut\[1\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[2\] " "LATCH primitive \"ALU:alu\|aluOut\[2\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[3\] " "LATCH primitive \"ALU:alu\|aluOut\[3\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[4\] " "LATCH primitive \"ALU:alu\|aluOut\[4\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[5\] " "LATCH primitive \"ALU:alu\|aluOut\[5\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[6\] " "LATCH primitive \"ALU:alu\|aluOut\[6\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[7\] " "LATCH primitive \"ALU:alu\|aluOut\[7\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[8\] " "LATCH primitive \"ALU:alu\|aluOut\[8\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[9\] " "LATCH primitive \"ALU:alu\|aluOut\[9\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[10\] " "LATCH primitive \"ALU:alu\|aluOut\[10\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[11\] " "LATCH primitive \"ALU:alu\|aluOut\[11\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[12\] " "LATCH primitive \"ALU:alu\|aluOut\[12\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847948 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[13\] " "LATCH primitive \"ALU:alu\|aluOut\[13\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[14\] " "LATCH primitive \"ALU:alu\|aluOut\[14\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:alu\|aluOut\[15\] " "LATCH primitive \"ALU:alu\|aluOut\[15\]\" is permanently enabled" {  } { { "ALU/ALU.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v" 39 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213847962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[0\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[0\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[15\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[15\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848008 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[14\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[14\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[13\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[13\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[12\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[12\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[11\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[11\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[10\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[10\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[9\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[9\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[8\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[8\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[7\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[7\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[6\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[6\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[5\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[5\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[4\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[4\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[3\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[3\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[2\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[2\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[1\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[1\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[0\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux1\|out\[0\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[15\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[15\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[14\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[14\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[13\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[13\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[12\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[12\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[11\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[11\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[10\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[10\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[9\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[9\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[8\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[8\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[7\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[7\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[6\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[6\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[5\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[5\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[4\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[4\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[3\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[3\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[2\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[2\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[1\] " "LATCH primitive \"RegisterFile:reg_file\|mux_8_1_bit_16:mux0\|out\[1\]\" is permanently enabled" {  } { { "Register File/mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EAB:eab\|mux_2_input\[15\] " "LATCH primitive \"EAB:eab\|mux_2_input\[15\]\" is permanently enabled" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EAB:eab\|mux_2_input\[14\] " "LATCH primitive \"EAB:eab\|mux_2_input\[14\]\" is permanently enabled" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EAB:eab\|mux_2_input\[13\] " "LATCH primitive \"EAB:eab\|mux_2_input\[13\]\" is permanently enabled" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EAB:eab\|mux_2_input\[12\] " "LATCH primitive \"EAB:eab\|mux_2_input\[12\]\" is permanently enabled" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EAB:eab\|mux_2_input\[11\] " "LATCH primitive \"EAB:eab\|mux_2_input\[11\]\" is permanently enabled" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EAB:eab\|mux_2_input\[10\] " "LATCH primitive \"EAB:eab\|mux_2_input\[10\]\" is permanently enabled" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848146 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "EAB:eab\|mux_2_input\[9\] " "LATCH primitive \"EAB:eab\|mux_2_input\[9\]\" is permanently enabled" {  } { { "EAB/EAB.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1551213848146 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1551213848946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[0\] " "Latch bus_tri_state_buffer:tsb\|Bus\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaMARM " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaMARM" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551213848992 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551213848992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[1\] " "Latch bus_tri_state_buffer:tsb\|Bus\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaMARM " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaMARM" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551213848992 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551213848992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[2\] " "Latch bus_tri_state_buffer:tsb\|Bus\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaMARM " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaMARM" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551213848992 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551213848992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[3\] " "Latch bus_tri_state_buffer:tsb\|Bus\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaMARM " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaMARM" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551213848992 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551213848992 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[4\] " "Latch bus_tri_state_buffer:tsb\|Bus\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaMARM " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaMARM" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551213849007 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551213849007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[5\] " "Latch bus_tri_state_buffer:tsb\|Bus\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaMARM " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaMARM" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551213849007 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551213849007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[6\] " "Latch bus_tri_state_buffer:tsb\|Bus\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaMARM " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaMARM" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551213849007 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551213849007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[7\] " "Latch bus_tri_state_buffer:tsb\|Bus\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaMARM " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaMARM" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551213849007 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551213849007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[8\] " "Latch bus_tri_state_buffer:tsb\|Bus\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaMARM " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaMARM" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551213849007 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551213849007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[9\] " "Latch bus_tri_state_buffer:tsb\|Bus\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaMARM " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaMARM" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551213849007 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551213849007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[10\] " "Latch bus_tri_state_buffer:tsb\|Bus\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaMARM " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaMARM" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551213849007 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551213849007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[11\] " "Latch bus_tri_state_buffer:tsb\|Bus\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaMARM " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaMARM" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551213849007 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551213849007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[12\] " "Latch bus_tri_state_buffer:tsb\|Bus\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaMARM " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaMARM" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551213849007 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551213849007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[13\] " "Latch bus_tri_state_buffer:tsb\|Bus\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaMARM " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaMARM" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551213849007 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551213849007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[14\] " "Latch bus_tri_state_buffer:tsb\|Bus\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaMARM " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaMARM" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551213849007 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551213849007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bus_tri_state_buffer:tsb\|Bus\[15\] " "Latch bus_tri_state_buffer:tsb\|Bus\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LC3Control:FSM\|enaMARM " "Ports D and ENA on the latch are fed by the same signal LC3Control:FSM\|enaMARM" {  } { { "LC3Control/LC3Control.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1551213849007 ""}  } { { "bus_tri_state_buffer.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1551213849007 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1551213849591 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER1/Digital Logic/LC-3/output_files/LC3.map.smsg " "Generated suppressed messages file C:/Users/USER1/Digital Logic/LC-3/output_files/LC3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851037 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1551213851437 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551213851437 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a16 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a16\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 713 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851591 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a32 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a32\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 1369 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851591 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a32"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a0 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851591 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a48 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a48\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 2025 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851591 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a48"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a96 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a96\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 3993 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851591 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a96"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a80 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a80\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 3337 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851591 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a80"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a64 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a64\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 2681 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851591 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a64"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a112 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a112\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 4649 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851591 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a112"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a17 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a17\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851591 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a33 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a33\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 1410 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851622 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a33"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a1 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851622 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a49 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a49\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 2066 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851622 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a49"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a97 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a97\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 4034 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851622 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a97"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a81 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a81\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 3378 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851622 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a81"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a65 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a65\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 2722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851622 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a65"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a113 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a113\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 4690 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851622 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a113"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a18 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a18\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 795 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851622 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a34 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a34\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 1451 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851622 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a34"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a2 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a50 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a50\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 2107 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a50"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a98 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a98\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 4075 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a98"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a82 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a82\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 3419 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a82"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a66 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a66\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 2763 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a66"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a114 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a114\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 4731 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a114"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a19 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a19\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 836 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a35 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a35\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 1492 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a35"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a3 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a51 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a51\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 2148 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a51"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a99 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a99\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 4116 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a99"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a83 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a83\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 3460 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a83"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a67 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a67\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 2804 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a67"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a115 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a115\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 4772 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a115"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a20 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a20\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a36 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a36\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 1533 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a36"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a4 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a52 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a52\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 2189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a52"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a100 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a100\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 4157 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a100"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a84 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a84\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 3501 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a84"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a68 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a68\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 2845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a68"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a116 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a116\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 4813 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a116"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a21 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a21\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 918 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a37 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a37\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 1574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a37"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a5 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a53 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a53\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 2230 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a53"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a101 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a101\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 4198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a101"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a85 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a85\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 3542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a85"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a69 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a69\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 2886 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a69"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a117 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a117\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 4854 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a117"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a22 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a22\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a38 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a38\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 1615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a38"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a6 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a54 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a54\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 2271 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a54"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a102 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a102\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 4239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a102"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a86 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a86\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 3583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a86"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a70 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a70\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 2927 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a70"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a118 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a118\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 4895 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a118"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a23 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a23\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a39 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a39\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 1656 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a39"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a7 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 344 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a55 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a55\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 2312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a55"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a103 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a103\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 4280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a103"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a87 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a87\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 3624 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a87"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a71 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a71\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 2968 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a71"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a119 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a119\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 4936 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851637 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a119"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a24 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a24\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 1041 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851652 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a40 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a40\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 1697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851652 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a40"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a8 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 385 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851652 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a56 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a56\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 2353 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851652 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a56"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a104 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a104\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 4321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851652 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a104"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a88 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a88\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 3665 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851652 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a88"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a72 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a72\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 3009 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851652 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a72"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a120 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a120\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 4977 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851652 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a120"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a25 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a25\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 1082 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851652 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a41 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a41\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 1738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851652 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a41"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a9 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 426 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851652 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a57 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a57\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 2394 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851652 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a57"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a105 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a105\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 4362 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851652 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a105"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a89 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a89\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 3706 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851652 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a89"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a73 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a73\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 3050 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851652 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a73"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a121 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a121\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 5018 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851652 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a121"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a26 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a26\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 1123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851652 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a42 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a42\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 1779 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851667 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a42"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a10 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 467 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851667 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a58 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a58\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 2435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851667 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a58"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a106 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a106\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 4403 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851667 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a106"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a90 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a90\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 3747 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851667 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a90"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a74 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a74\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 3091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851683 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a74"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a122 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a122\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 5059 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a122"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a27 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a27\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 1164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a43 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a43\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 1820 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a43"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a11 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 508 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a59 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a59\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 2476 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a59"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a107 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a107\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 4444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a107"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a91 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a91\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 3788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a91"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a75 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a75\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 3132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a75"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a123 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a123\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 5100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a123"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a28 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a28\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 1205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a44 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a44\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 1861 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a44"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a12 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a60 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a60\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 2517 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a60"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a108 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a108\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 4485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a108"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a92 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a92\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 3829 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a92"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a76 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a76\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 3173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a76"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a124 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a124\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 5141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a124"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a29 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a29\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 1246 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a45 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a45\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 1902 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a45"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a13 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 590 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a61 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a61\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 2558 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a61"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a109 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a109\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 4526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a109"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a93 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a93\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 3870 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a93"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a77 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a77\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 3214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a77"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a125 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a125\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 5182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a125"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a30 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a30\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 1287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a46 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a46\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 1943 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a46"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a14 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a62 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a62\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 2599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a62"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a110 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a110\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 4567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a110"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a94 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a94\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 3911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a94"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a78 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a78\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 3255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a78"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a126 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a126\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 5223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a126"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a31 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a31\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 1328 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a47 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a47\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 1984 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a47"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a15 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 672 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a63 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a63\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 2640 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a63"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a111 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a111\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 4608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a111"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a95 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a95\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 3952 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a95"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a79 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a79\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 3296 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a79"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a127 clk1 GND " "WYSIWYG primitive \"Memory:memory\|two_port_ram:two_port_ram_inst\|altsyncram:altsyncram_component\|altsyncram_tpg2:auto_generated\|ram_block1a127\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_tpg2.tdf" "" { Text "C:/Users/USER1/Digital Logic/LC-3/db/altsyncram_tpg2.tdf" 5264 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "Memory/two_port_ram.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_ram.v" 99 0 0 } } { "Memory/Memory.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v" 62 0 0 } } { "LC3.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/LC3.v" 123 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851714 "|LC3|Memory:memory|two_port_ram:two_port_ram_inst|altsyncram:altsyncram_component|altsyncram_tpg2:auto_generated|ram_block1a127"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "933 " "Implemented 933 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551213851884 ""} { "Info" "ICUT_CUT_TM_OPINS" "102 " "Implemented 102 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551213851884 ""} { "Info" "ICUT_CUT_TM_LCELLS" "702 " "Implemented 702 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1551213851884 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1551213851884 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1551213851884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 267 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 267 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551213851991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 26 15:44:11 2019 " "Processing ended: Tue Feb 26 15:44:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551213851991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551213851991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551213851991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551213851991 ""}
