==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [HLS 200-627] Cannot find C test bench. Please specify test bench files using 'add_files -tb'.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 198.164 ; gain = 105.828
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 198.164 ; gain = 105.828
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 198.164 ; gain = 105.828
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 198.164 ; gain = 105.828
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 198.164 ; gain = 105.828
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 198.164 ; gain = 105.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.706 seconds; current allocated memory: 110.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 110.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 110.717 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 831.26 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 198.164 ; gain = 105.828
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 32.118 seconds; peak allocated memory: 110.717 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
WARNING: [HLS 200-40] In file included from cg4002/myip_v1_0_HLS.cpp:19:
cg4002/bias.h:1:2: error: unterminated conditional directive
#ifndef BIAS_H_
 ^
In file included from cg4002/myip_v1_0_HLS.cpp:20:
cg4002/weight.h:1:2: error: unterminated conditional directive
#ifndef WEIGHT_H_
 ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 198.461 ; gain = 106.109
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 198.461 ; gain = 106.109
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 198.461 ; gain = 106.109
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 198.461 ; gain = 106.109
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 198.461 ; gain = 106.109
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:45:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:57:5)
INFO: [HLS 200-472] Inferring partial write operation for 'v2' (cg4002/myip_v1_0_HLS.cpp:73:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 198.461 ; gain = 106.109
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.947 seconds; current allocated memory: 111.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 112.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1' to 'myip_v1_0_HLS_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2' to 'myip_v1_0_HLS_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'myip_v1_0_HLS_faddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'myip_v1_0_HLS_fmueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fcmp_32ns_32ns_1_2_1' to 'myip_v1_0_HLS_fcmfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_faddEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fcmfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmueOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.764 seconds; current allocated memory: 113.362 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weicud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias2_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 198.461 ; gain = 106.109
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 36.315 seconds; peak allocated memory: 113.362 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
ERROR: [HLS 200-70] '#pragma HLS loop pipeline' is not a valid pragma.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 197.973 ; gain = 105.652
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 197.973 ; gain = 105.652
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 197.973 ; gain = 105.652
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 197.973 ; gain = 105.652
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'myip_v1_0_HLS_for2' (cg4002/myip_v1_0_HLS.cpp:48) in function 'myip_v1_0_HLS' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cg4002/myip_v1_0_HLS.cpp:51) in function 'myip_v1_0_HLS' completely with a factor of 36.
INFO: [XFORM 203-102] Partitioning array 'weights1' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 197.973 ; gain = 105.652
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:45:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:58:5)
INFO: [HLS 200-472] Inferring partial write operation for 'v2' (cg4002/myip_v1_0_HLS.cpp:74:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 197.973 ; gain = 105.652
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'myip_v1_0_HLS_for2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 155.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.197 seconds; current allocated memory: 114.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 116.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_0' to 'myip_v1_0_HLS_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_1' to 'myip_v1_0_HLS_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_2' to 'myip_v1_0_HLS_weidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_3' to 'myip_v1_0_HLS_weieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_4' to 'myip_v1_0_HLS_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_5' to 'myip_v1_0_HLS_weig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_6' to 'myip_v1_0_HLS_weihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_7' to 'myip_v1_0_HLS_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_8' to 'myip_v1_0_HLS_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_9' to 'myip_v1_0_HLS_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_10' to 'myip_v1_0_HLS_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_11' to 'myip_v1_0_HLS_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_12' to 'myip_v1_0_HLS_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_13' to 'myip_v1_0_HLS_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_14' to 'myip_v1_0_HLS_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_15' to 'myip_v1_0_HLS_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_16' to 'myip_v1_0_HLS_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_17' to 'myip_v1_0_HLS_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_18' to 'myip_v1_0_HLS_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_19' to 'myip_v1_0_HLS_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_20' to 'myip_v1_0_HLS_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_21' to 'myip_v1_0_HLS_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_22' to 'myip_v1_0_HLS_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_23' to 'myip_v1_0_HLS_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_24' to 'myip_v1_0_HLS_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_25' to 'myip_v1_0_HLS_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_26' to 'myip_v1_0_HLS_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_27' to 'myip_v1_0_HLS_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_28' to 'myip_v1_0_HLS_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_29' to 'myip_v1_0_HLS_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_30' to 'myip_v1_0_HLS_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_31' to 'myip_v1_0_HLS_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_32' to 'myip_v1_0_HLS_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_33' to 'myip_v1_0_HLS_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_34' to 'myip_v1_0_HLS_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_35' to 'myip_v1_0_HLS_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2' to 'myip_v1_0_HLS_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'myip_v1_0_HLS_fadMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'myip_v1_0_HLS_fmuNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fcmp_32ns_32ns_1_2_1' to 'myip_v1_0_HLS_fcmOgC' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'myip_v1_0_HLS' is 9912 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadMgi': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fcmOgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmuNgs': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 5.376 seconds; current allocated memory: 122.853 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weicud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weidEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weieOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weifYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weig8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weihbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weijbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weikbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weilbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weimb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weincg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weipcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weircU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weisc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weitde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weivdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weixdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weizec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiGfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiHfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiIfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiJfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias2_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:54 . Memory (MB): peak = 197.973 ; gain = 105.652
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 53.847 seconds; peak allocated memory: 122.853 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from cg4002/myip_v1_0_HLS.cpp:1:
cg4002/myip_v1_0_HLS.cpp:58:4: error: use of undeclared identifier 'printf'
   printf("%f", bias1[word_cnt]);
   ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 197.551 ; gain = 105.230
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 197.551 ; gain = 105.230
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 197.551 ; gain = 105.230
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 197.551 ; gain = 105.230
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 197.551 ; gain = 105.230
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:47:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:60:5)
INFO: [HLS 200-472] Inferring partial write operation for 'v2' (cg4002/myip_v1_0_HLS.cpp:76:5)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (cg4002/myip_v1_0_HLS.cpp:95:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 197.551 ; gain = 105.230
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.532 seconds; current allocated memory: 113.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 114.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1' to 'myip_v1_0_HLS_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2' to 'myip_v1_0_HLS_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights3' to 'myip_v1_0_HLS_weidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'myip_v1_0_HLS_fadeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'myip_v1_0_HLS_fmufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fcmp_32ns_32ns_1_2_1' to 'myip_v1_0_HLS_fcmg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fcmg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmufYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 115.574 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 108.68 MHz
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weidEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias3_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 197.551 ; gain = 105.230
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 34.233 seconds; peak allocated memory: 115.574 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 197.816 ; gain = 105.488
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 197.816 ; gain = 105.488
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 197.816 ; gain = 105.488
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 197.816 ; gain = 105.488
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'myip_v1_0_HLS_for2' (cg4002/myip_v1_0_HLS.cpp:48) in function 'myip_v1_0_HLS' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cg4002/myip_v1_0_HLS.cpp:51) in function 'myip_v1_0_HLS' completely with a factor of 36.
INFO: [XFORM 203-102] Partitioning array 'weights1' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 197.816 ; gain = 105.488
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:45:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:58:5)
INFO: [HLS 200-472] Inferring partial write operation for 'v2' (cg4002/myip_v1_0_HLS.cpp:74:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 197.816 ; gain = 105.488
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'myip_v1_0_HLS_for2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 155.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.681 seconds; current allocated memory: 114.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.886 seconds; current allocated memory: 116.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_0' to 'myip_v1_0_HLS_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_1' to 'myip_v1_0_HLS_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_2' to 'myip_v1_0_HLS_weidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_3' to 'myip_v1_0_HLS_weieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_4' to 'myip_v1_0_HLS_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_5' to 'myip_v1_0_HLS_weig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_6' to 'myip_v1_0_HLS_weihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_7' to 'myip_v1_0_HLS_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_8' to 'myip_v1_0_HLS_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_9' to 'myip_v1_0_HLS_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_10' to 'myip_v1_0_HLS_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_11' to 'myip_v1_0_HLS_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_12' to 'myip_v1_0_HLS_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_13' to 'myip_v1_0_HLS_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_14' to 'myip_v1_0_HLS_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_15' to 'myip_v1_0_HLS_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_16' to 'myip_v1_0_HLS_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_17' to 'myip_v1_0_HLS_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_18' to 'myip_v1_0_HLS_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_19' to 'myip_v1_0_HLS_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_20' to 'myip_v1_0_HLS_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_21' to 'myip_v1_0_HLS_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_22' to 'myip_v1_0_HLS_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_23' to 'myip_v1_0_HLS_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_24' to 'myip_v1_0_HLS_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_25' to 'myip_v1_0_HLS_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_26' to 'myip_v1_0_HLS_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_27' to 'myip_v1_0_HLS_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_28' to 'myip_v1_0_HLS_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_29' to 'myip_v1_0_HLS_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_30' to 'myip_v1_0_HLS_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_31' to 'myip_v1_0_HLS_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_32' to 'myip_v1_0_HLS_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_33' to 'myip_v1_0_HLS_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_34' to 'myip_v1_0_HLS_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_35' to 'myip_v1_0_HLS_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2' to 'myip_v1_0_HLS_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'myip_v1_0_HLS_fadMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'myip_v1_0_HLS_fmuNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fcmp_32ns_32ns_1_2_1' to 'myip_v1_0_HLS_fcmOgC' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'myip_v1_0_HLS' is 9912 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadMgi': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fcmOgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmuNgs': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 2.16 seconds; current allocated memory: 122.837 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weicud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weidEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weieOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weifYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weig8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weihbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weijbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weikbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weilbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weimb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weincg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weipcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weircU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weisc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weitde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weivdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weixdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weizec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiGfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiHfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiIfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiJfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias2_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:51 . Memory (MB): peak = 197.816 ; gain = 105.488
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 50.896 seconds; peak allocated memory: 122.837 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from cg4002/myip_v1_0_HLS.cpp:1:
cg4002/myip_v1_0_HLS.cpp:56:18: error: use of undeclared identifier 'tanh'
   v[word_cnt] = tanh(sum);
                 ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 198.391 ; gain = 106.094
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 198.391 ; gain = 106.094
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 270.602 ; gain = 178.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:57) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 315.352 ; gain = 223.055
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'myip_v1_0_HLS_for2' (cg4002/myip_v1_0_HLS.cpp:49) in function 'myip_v1_0_HLS' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (cg4002/myip_v1_0_HLS.cpp:52) in function 'myip_v1_0_HLS' completely with a factor of 36.
INFO: [XFORM 203-102] Partitioning array 'weights1' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:57) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:108:8) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:114:3) in function 'explog_based::generic_tanh<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:83:10) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:9:11) in function 'explog_based::generic_tanh<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185:19) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 404.773 ; gain = 312.477
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<double>' to 'generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:46:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:57:18)
INFO: [HLS 200-472] Inferring partial write operation for 'v2' (cg4002/myip_v1_0_HLS.cpp:67:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 432.586 ; gain = 340.289
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<double>' to 'generic_tanh_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.791 seconds; current allocated memory: 367.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 368.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_tanh<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 50.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 368.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 369.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'myip_v1_0_HLS_for2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 206.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.884 seconds; current allocated memory: 370.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.951 seconds; current allocated memory: 373.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_array_s' to 'exp_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_array_V' to 'exp_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_array_V' to 'exp_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_mac_muladd_16ns_16s_19s_31_1_1' to 'myip_v1_0_HLS_maceOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_maceOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.413 seconds; current allocated memory: 374.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dadd_64ns_64ns_64_5_full_dsp_1' to 'myip_v1_0_HLS_dadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dsub_64ns_64ns_64_5_full_dsp_1' to 'myip_v1_0_HLS_dsug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dmul_64ns_64ns_64_5_max_dsp_1' to 'myip_v1_0_HLS_dmuhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_ddiv_64ns_64ns_64_22_1' to 'myip_v1_0_HLS_ddiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dcmp_64ns_64ns_1_2_1' to 'myip_v1_0_HLS_dcmjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dadfYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dcmjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_ddiibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dmuhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dsug8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_double_s'.
INFO: [HLS 200-111]  Elapsed time: 0.817 seconds; current allocated memory: 377.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_0' to 'myip_v1_0_HLS_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_1' to 'myip_v1_0_HLS_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_2' to 'myip_v1_0_HLS_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_3' to 'myip_v1_0_HLS_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_4' to 'myip_v1_0_HLS_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_5' to 'myip_v1_0_HLS_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_6' to 'myip_v1_0_HLS_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_7' to 'myip_v1_0_HLS_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_8' to 'myip_v1_0_HLS_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_9' to 'myip_v1_0_HLS_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_10' to 'myip_v1_0_HLS_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_11' to 'myip_v1_0_HLS_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_12' to 'myip_v1_0_HLS_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_13' to 'myip_v1_0_HLS_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_14' to 'myip_v1_0_HLS_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_15' to 'myip_v1_0_HLS_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_16' to 'myip_v1_0_HLS_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_17' to 'myip_v1_0_HLS_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_18' to 'myip_v1_0_HLS_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_19' to 'myip_v1_0_HLS_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_20' to 'myip_v1_0_HLS_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_21' to 'myip_v1_0_HLS_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_22' to 'myip_v1_0_HLS_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_23' to 'myip_v1_0_HLS_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_24' to 'myip_v1_0_HLS_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_25' to 'myip_v1_0_HLS_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_26' to 'myip_v1_0_HLS_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_27' to 'myip_v1_0_HLS_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_28' to 'myip_v1_0_HLS_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_29' to 'myip_v1_0_HLS_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_30' to 'myip_v1_0_HLS_weiOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_31' to 'myip_v1_0_HLS_weiPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_32' to 'myip_v1_0_HLS_weiQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_33' to 'myip_v1_0_HLS_weiRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_34' to 'myip_v1_0_HLS_weiShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_35' to 'myip_v1_0_HLS_weiThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2' to 'myip_v1_0_HLS_weiUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'myip_v1_0_HLS_fadVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'myip_v1_0_HLS_fmuWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fptrunc_64ns_32_2_1' to 'myip_v1_0_HLS_fptXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fpext_32ns_64_2_1' to 'myip_v1_0_HLS_fpeYie' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'myip_v1_0_HLS' is 13195 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadVhK': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmuWhU': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fpeYie': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fptXh4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 2.145 seconds; current allocated memory: 383.940 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.54 MHz
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weikbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weilbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weimb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weincg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weipcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weircU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weisc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weitde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weivdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weixdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weizec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiGfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiHfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiIfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiJfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiNgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiThq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiUhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias2_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:01:01 . Memory (MB): peak = 473.504 ; gain = 381.207
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 61.318 seconds; peak allocated memory: 383.940 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 197.965 ; gain = 130.879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 197.965 ; gain = 130.879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 270.816 ; gain = 203.730
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:58) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 315.887 ; gain = 248.801
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:58) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:108:8) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:114:3) in function 'explog_based::generic_tanh<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:83:10) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:9:11) in function 'explog_based::generic_tanh<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185:19) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 404.543 ; gain = 337.457
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<double>' to 'generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:48:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:58:18)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (cg4002/myip_v1_0_HLS.cpp:78:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 436.820 ; gain = 369.734
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<double>' to 'generic_tanh_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.421 seconds; current allocated memory: 367.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 368.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 368.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 369.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 369.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 370.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_array_s' to 'exp_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_array_V' to 'exp_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_array_V' to 'exp_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_mac_muladd_16ns_16s_19s_31_1_1' to 'myip_v1_0_HLS_maceOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_maceOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.243 seconds; current allocated memory: 371.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'myip_v1_0_HLS_dadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dmul_64ns_64ns_64_5_max_dsp_1' to 'myip_v1_0_HLS_dmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_ddiv_64ns_64ns_64_22_1' to 'myip_v1_0_HLS_ddihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dcmp_64ns_64ns_1_2_1' to 'myip_v1_0_HLS_dcmibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dcmibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_ddihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.182 seconds; current allocated memory: 372.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1' to 'myip_v1_0_HLS_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights3' to 'myip_v1_0_HLS_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'myip_v1_0_HLS_fadlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'myip_v1_0_HLS_fmumb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fptrunc_64ns_32_2_1' to 'myip_v1_0_HLS_fptncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fpext_32ns_64_2_1' to 'myip_v1_0_HLS_fpeocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmumb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fpeocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fptncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 1.304 seconds; current allocated memory: 373.949 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.21 MHz
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias3_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:01:04 . Memory (MB): peak = 454.695 ; gain = 387.609
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 64.456 seconds; peak allocated memory: 373.949 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 197.777 ; gain = 105.484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 197.777 ; gain = 105.484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 270.871 ; gain = 178.578
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:58) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 315.871 ; gain = 223.578
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:58) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:108:8) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:114:3) in function 'explog_based::generic_tanh<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:83:10) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:9:11) in function 'explog_based::generic_tanh<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185:19) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 404.742 ; gain = 312.449
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<double>' to 'generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:48:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:58:18)
INFO: [HLS 200-472] Inferring partial write operation for 'v2' (cg4002/myip_v1_0_HLS.cpp:68:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (cg4002/myip_v1_0_HLS.cpp:78:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 437.504 ; gain = 345.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<double>' to 'generic_tanh_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.019 seconds; current allocated memory: 368.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 368.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.856 seconds; current allocated memory: 369.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 369.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 370.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 370.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_array_s' to 'exp_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_array_V' to 'exp_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_array_V' to 'exp_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_mac_muladd_16ns_16s_19s_31_1_1' to 'myip_v1_0_HLS_maceOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_maceOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 0.811 seconds; current allocated memory: 371.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'myip_v1_0_HLS_dadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dmul_64ns_64ns_64_5_max_dsp_1' to 'myip_v1_0_HLS_dmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_ddiv_64ns_64ns_64_22_1' to 'myip_v1_0_HLS_ddihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dcmp_64ns_64ns_1_2_1' to 'myip_v1_0_HLS_dcmibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dcmibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_ddihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_double_s'.
INFO: [HLS 200-111]  Elapsed time: 0.749 seconds; current allocated memory: 373.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1' to 'myip_v1_0_HLS_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2' to 'myip_v1_0_HLS_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights3' to 'myip_v1_0_HLS_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'myip_v1_0_HLS_fadmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'myip_v1_0_HLS_fmuncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fptrunc_64ns_32_2_1' to 'myip_v1_0_HLS_fptocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fpext_32ns_64_2_1' to 'myip_v1_0_HLS_fpepcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmuncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fpepcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fptocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.904 seconds; current allocated memory: 374.863 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.21 MHz
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias3_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 457.953 ; gain = 365.660
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 38.342 seconds; peak allocated memory: 374.863 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 197.879 ; gain = 131.207
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 197.879 ; gain = 131.207
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 271.762 ; gain = 205.090
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:59) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 316.777 ; gain = 250.105
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:59) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:108:8) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:114:3) in function 'explog_based::generic_tanh<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:83:10) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:9:11) in function 'explog_based::generic_tanh<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185:19) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 405.824 ; gain = 339.152
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<double>' to 'generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:59:18)
INFO: [HLS 200-472] Inferring partial write operation for 'v2' (cg4002/myip_v1_0_HLS.cpp:69:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (cg4002/myip_v1_0_HLS.cpp:79:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:39 . Memory (MB): peak = 434.125 ; gain = 367.453
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<double>' to 'generic_tanh_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.737 seconds; current allocated memory: 368.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 368.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 369.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 369.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 370.002 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 370.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_array_s' to 'exp_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_array_V' to 'exp_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_array_V' to 'exp_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_mac_muladd_16ns_16s_19s_31_1_1' to 'myip_v1_0_HLS_maceOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_maceOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 0.689 seconds; current allocated memory: 371.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dadddsub_64ns_64ns_64_4_full_dsp_1' to 'myip_v1_0_HLS_dadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dmul_64ns_64ns_64_4_max_dsp_1' to 'myip_v1_0_HLS_dmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_ddiv_64ns_64ns_64_14_1' to 'myip_v1_0_HLS_ddihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dcmp_64ns_64ns_1_2_1' to 'myip_v1_0_HLS_dcmibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dcmibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_ddihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_double_s'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 373.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1' to 'myip_v1_0_HLS_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2' to 'myip_v1_0_HLS_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights3' to 'myip_v1_0_HLS_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_3_full_dsp_1' to 'myip_v1_0_HLS_fadmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_2_max_dsp_1' to 'myip_v1_0_HLS_fmuncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fptrunc_64ns_32_2_1' to 'myip_v1_0_HLS_fptocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fpext_32ns_64_1_1' to 'myip_v1_0_HLS_fpepcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmuncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fpepcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fptocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.875 seconds; current allocated memory: 374.474 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 69.51 MHz
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias3_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:01:00 . Memory (MB): peak = 457.648 ; gain = 390.977
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 59.676 seconds; peak allocated memory: 374.474 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 198.586 ; gain = 106.309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 198.586 ; gain = 106.309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 271.828 ; gain = 179.551
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 316.820 ; gain = 224.543
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label0' (cg4002/myip_v1_0_HLS.cpp:55) in function 'myip_v1_0_HLS' completely with a factor of 36.
INFO: [XFORM 203-102] Partitioning array 'weights1' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:108:8) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:114:3) in function 'explog_based::generic_tanh<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:83:10) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:9:11) in function 'explog_based::generic_tanh<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185:19) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 405.230 ; gain = 312.953
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<double>' to 'generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:60:18)
INFO: [HLS 200-472] Inferring partial write operation for 'v2' (cg4002/myip_v1_0_HLS.cpp:70:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (cg4002/myip_v1_0_HLS.cpp:80:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 435.535 ; gain = 343.258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<double>' to 'generic_tanh_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.964 seconds; current allocated memory: 369.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.574 seconds; current allocated memory: 369.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 370.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 370.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.904 seconds; current allocated memory: 372.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.647 seconds; current allocated memory: 373.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_array_s' to 'exp_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_array_V' to 'exp_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_array_V' to 'exp_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_mac_muladd_16ns_16s_19s_31_1_1' to 'myip_v1_0_HLS_maceOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_maceOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.452 seconds; current allocated memory: 374.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dadddsub_64ns_64ns_64_4_full_dsp_1' to 'myip_v1_0_HLS_dadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dmul_64ns_64ns_64_4_max_dsp_1' to 'myip_v1_0_HLS_dmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_ddiv_64ns_64ns_64_14_1' to 'myip_v1_0_HLS_ddihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dcmp_64ns_64ns_1_2_1' to 'myip_v1_0_HLS_dcmibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dcmibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_ddihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_double_s'.
INFO: [HLS 200-111]  Elapsed time: 0.727 seconds; current allocated memory: 376.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_0' to 'myip_v1_0_HLS_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_1' to 'myip_v1_0_HLS_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_2' to 'myip_v1_0_HLS_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_3' to 'myip_v1_0_HLS_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_4' to 'myip_v1_0_HLS_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_5' to 'myip_v1_0_HLS_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_6' to 'myip_v1_0_HLS_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_7' to 'myip_v1_0_HLS_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_8' to 'myip_v1_0_HLS_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_9' to 'myip_v1_0_HLS_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_10' to 'myip_v1_0_HLS_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_11' to 'myip_v1_0_HLS_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_12' to 'myip_v1_0_HLS_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_13' to 'myip_v1_0_HLS_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_14' to 'myip_v1_0_HLS_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_15' to 'myip_v1_0_HLS_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_16' to 'myip_v1_0_HLS_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_17' to 'myip_v1_0_HLS_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_18' to 'myip_v1_0_HLS_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_19' to 'myip_v1_0_HLS_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_20' to 'myip_v1_0_HLS_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_21' to 'myip_v1_0_HLS_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_22' to 'myip_v1_0_HLS_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_23' to 'myip_v1_0_HLS_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_24' to 'myip_v1_0_HLS_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_25' to 'myip_v1_0_HLS_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_26' to 'myip_v1_0_HLS_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_27' to 'myip_v1_0_HLS_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_28' to 'myip_v1_0_HLS_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_29' to 'myip_v1_0_HLS_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_30' to 'myip_v1_0_HLS_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_31' to 'myip_v1_0_HLS_weiOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_32' to 'myip_v1_0_HLS_weiPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_33' to 'myip_v1_0_HLS_weiQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_34' to 'myip_v1_0_HLS_weiRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_35' to 'myip_v1_0_HLS_weiShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2' to 'myip_v1_0_HLS_weiThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights3' to 'myip_v1_0_HLS_weiUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_3_full_dsp_1' to 'myip_v1_0_HLS_fadVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_2_max_dsp_1' to 'myip_v1_0_HLS_fmuWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fptrunc_64ns_32_2_1' to 'myip_v1_0_HLS_fptXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fpext_32ns_64_1_1' to 'myip_v1_0_HLS_fpeYie' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadVhK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmuWhU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fpeYie': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fptXh4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 1.912 seconds; current allocated memory: 379.655 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 70.78 MHz
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weimb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weincg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weipcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weircU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weisc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weitde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weivdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weixdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weizec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiJfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiNgs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiOgC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiPgM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiQgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiRg6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiShg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiThq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiUhA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias3_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:03 . Memory (MB): peak = 467.973 ; gain = 375.695
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 62.839 seconds; peak allocated memory: 379.655 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 197.621 ; gain = 105.309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 197.621 ; gain = 105.309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 271.543 ; gain = 179.230
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 316.848 ; gain = 224.535
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:108:8) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:114:3) in function 'explog_based::generic_tanh<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:83:10) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:9:11) in function 'explog_based::generic_tanh<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185:19) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 406.031 ; gain = 313.719
INFO: [XFORM 203-541] Flattening a loop nest 'myip_v1_0_HLS_for2' (cg4002/myip_v1_0_HLS.cpp:52:67) in function 'myip_v1_0_HLS'.
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<double>' to 'generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:60:18)
INFO: [HLS 200-472] Inferring partial write operation for 'v2' (cg4002/myip_v1_0_HLS.cpp:70:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (cg4002/myip_v1_0_HLS.cpp:80:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 434.133 ; gain = 341.820
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<double>' to 'generic_tanh_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.427 seconds; current allocated memory: 368.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 368.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_tanh<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 37.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 369.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 369.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'myip_v1_0_HLS_for2_myip_v1_0_HLS_label0'.
WARNING: [SCHED 204-68] The II Violation in module 'myip_v1_0_HLS' (Loop: myip_v1_0_HLS_for2_myip_v1_0_HLS_label0): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum', cg4002/myip_v1_0_HLS.cpp:56) and 'select' operation ('select_ln56', cg4002/myip_v1_0_HLS.cpp:56).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 48.
WARNING: [SCHED 204-21] Estimated clock period (24.587ns) exceeds the target (target clock period: 15ns, clock uncertainty: 1.875ns, effective delay budget: 13.125ns).
WARNING: [SCHED 204-21] The critical path in module 'myip_v1_0_HLS' consists of the following:
	'fadd' operation ('sum', cg4002/myip_v1_0_HLS.cpp:56) [83]  (12 ns)
	'phi' operation ('sum') with incoming values : ('sum', cg4002/myip_v1_0_HLS.cpp:56) [55]  (0 ns)
	'select' operation ('select_ln56', cg4002/myip_v1_0_HLS.cpp:56) [65]  (0.525 ns)
	'fadd' operation ('sum', cg4002/myip_v1_0_HLS.cpp:56) [83]  (12 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 370.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 371.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_array_s' to 'exp_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_array_V' to 'exp_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_array_V' to 'exp_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_mac_muladd_16ns_16s_19s_31_1_1' to 'myip_v1_0_HLS_maceOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_maceOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 0.826 seconds; current allocated memory: 372.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dadd_64ns_64ns_64_4_full_dsp_1' to 'myip_v1_0_HLS_dadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dsub_64ns_64ns_64_4_full_dsp_1' to 'myip_v1_0_HLS_dsug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dmul_64ns_64ns_64_4_max_dsp_1' to 'myip_v1_0_HLS_dmuhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_ddiv_64ns_64ns_64_14_1' to 'myip_v1_0_HLS_ddiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dcmp_64ns_64ns_1_2_1' to 'myip_v1_0_HLS_dcmjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dadfYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dcmjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_ddiibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dmuhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dsug8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_double_s'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 375.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1' to 'myip_v1_0_HLS_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2' to 'myip_v1_0_HLS_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights3' to 'myip_v1_0_HLS_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_3_no_dsp_1' to 'myip_v1_0_HLS_fadncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_3_full_dsp_1' to 'myip_v1_0_HLS_fadocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_2_max_dsp_1' to 'myip_v1_0_HLS_fmupcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fptrunc_64ns_32_2_1' to 'myip_v1_0_HLS_fptqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fpext_32ns_64_1_1' to 'myip_v1_0_HLS_fpercU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_mac_muladd_6ns_7ns_6ns_12_1_1' to 'myip_v1_0_HLS_macsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmupcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fpercU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fptqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_macsc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 1.072 seconds; current allocated memory: 377.337 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 40.67 MHz
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weimb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias3_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:43 . Memory (MB): peak = 461.383 ; gain = 369.070
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 43.36 seconds; peak allocated memory: 377.337 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 198.180 ; gain = 105.898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 198.180 ; gain = 105.898
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 272.129 ; gain = 179.848
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 317.527 ; gain = 225.246
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:108:8) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:114:3) in function 'explog_based::generic_tanh<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:83:10) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:9:11) in function 'explog_based::generic_tanh<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185:19) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 404.852 ; gain = 312.570
INFO: [XFORM 203-541] Flattening a loop nest 'myip_v1_0_HLS_for2' (cg4002/myip_v1_0_HLS.cpp:52:67) in function 'myip_v1_0_HLS'.
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<double>' to 'generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185)
INFO: [ANALYSIS 214-51] Found 'RAW' inter dependency for variable 'sum' (cg4002/myip_v1_0_HLS.cpp:41) (distance = 1).
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:60:18)
INFO: [HLS 200-472] Inferring partial write operation for 'v2' (cg4002/myip_v1_0_HLS.cpp:70:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (cg4002/myip_v1_0_HLS.cpp:80:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 434.398 ; gain = 342.117
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<double>' to 'generic_tanh_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.406 seconds; current allocated memory: 368.462 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.516 seconds; current allocated memory: 369.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_tanh<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 37.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 369.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 369.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'myip_v1_0_HLS_for2_myip_v1_0_HLS_label0'.
WARNING: [SCHED 204-68] The II Violation in module 'myip_v1_0_HLS' (Loop: myip_v1_0_HLS_for2_myip_v1_0_HLS_label0): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum', cg4002/myip_v1_0_HLS.cpp:56) and 'select' operation ('select_ln56', cg4002/myip_v1_0_HLS.cpp:56).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 48.
WARNING: [SCHED 204-21] Estimated clock period (24.587ns) exceeds the target (target clock period: 15ns, clock uncertainty: 1.875ns, effective delay budget: 13.125ns).
WARNING: [SCHED 204-21] The critical path in module 'myip_v1_0_HLS' consists of the following:
	'fadd' operation ('sum', cg4002/myip_v1_0_HLS.cpp:56) [85]  (12 ns)
	'phi' operation ('sum') with incoming values : ('sum', cg4002/myip_v1_0_HLS.cpp:56) [57]  (0 ns)
	'select' operation ('select_ln56', cg4002/myip_v1_0_HLS.cpp:56) [67]  (0.525 ns)
	'fadd' operation ('sum', cg4002/myip_v1_0_HLS.cpp:56) [85]  (12 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 370.659 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 371.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_array_s' to 'exp_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_array_V' to 'exp_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_array_V' to 'exp_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_mac_muladd_16ns_16s_19s_31_1_1' to 'myip_v1_0_HLS_maceOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_maceOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 0.928 seconds; current allocated memory: 372.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dadd_64ns_64ns_64_4_full_dsp_1' to 'myip_v1_0_HLS_dadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dsub_64ns_64ns_64_4_full_dsp_1' to 'myip_v1_0_HLS_dsug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dmul_64ns_64ns_64_4_max_dsp_1' to 'myip_v1_0_HLS_dmuhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_ddiv_64ns_64ns_64_14_1' to 'myip_v1_0_HLS_ddiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dcmp_64ns_64ns_1_2_1' to 'myip_v1_0_HLS_dcmjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dadfYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dcmjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_ddiibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dmuhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dsug8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_double_s'.
INFO: [HLS 200-111]  Elapsed time: 0.866 seconds; current allocated memory: 375.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1' to 'myip_v1_0_HLS_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2' to 'myip_v1_0_HLS_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights3' to 'myip_v1_0_HLS_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_3_no_dsp_1' to 'myip_v1_0_HLS_fadncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_3_full_dsp_1' to 'myip_v1_0_HLS_fadocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_2_max_dsp_1' to 'myip_v1_0_HLS_fmupcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fptrunc_64ns_32_2_1' to 'myip_v1_0_HLS_fptqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fpext_32ns_64_1_1' to 'myip_v1_0_HLS_fpercU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_mac_muladd_6ns_7ns_6ns_12_1_1' to 'myip_v1_0_HLS_macsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmupcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fpercU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fptqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_macsc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.982 seconds; current allocated memory: 377.448 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 40.67 MHz
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weimb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias3_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:51 . Memory (MB): peak = 461.066 ; gain = 368.785
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 51.187 seconds; peak allocated memory: 377.448 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 198.027 ; gain = 105.730
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 198.027 ; gain = 105.730
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 271.566 ; gain = 179.270
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 316.375 ; gain = 224.078
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:108:8) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:114:3) in function 'explog_based::generic_tanh<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:83:10) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:9:11) in function 'explog_based::generic_tanh<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185:19) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 404.996 ; gain = 312.699
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<double>' to 'generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:60:18)
INFO: [HLS 200-472] Inferring partial write operation for 'v2' (cg4002/myip_v1_0_HLS.cpp:70:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (cg4002/myip_v1_0_HLS.cpp:80:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 433.867 ; gain = 341.570
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<double>' to 'generic_tanh_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.098 seconds; current allocated memory: 368.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 368.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 369.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 369.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.445 seconds; current allocated memory: 369.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 370.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_array_s' to 'exp_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_array_V' to 'exp_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_array_V' to 'exp_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_mac_muladd_16ns_16s_19s_31_1_1' to 'myip_v1_0_HLS_maceOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_maceOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 371.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dadddsub_64ns_64ns_64_4_full_dsp_1' to 'myip_v1_0_HLS_dadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dmul_64ns_64ns_64_4_max_dsp_1' to 'myip_v1_0_HLS_dmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_ddiv_64ns_64ns_64_14_1' to 'myip_v1_0_HLS_ddihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dcmp_64ns_64ns_1_2_1' to 'myip_v1_0_HLS_dcmibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dcmibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_ddihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_double_s'.
INFO: [HLS 200-111]  Elapsed time: 0.723 seconds; current allocated memory: 373.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1' to 'myip_v1_0_HLS_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2' to 'myip_v1_0_HLS_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights3' to 'myip_v1_0_HLS_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_3_full_dsp_1' to 'myip_v1_0_HLS_fadmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_2_max_dsp_1' to 'myip_v1_0_HLS_fmuncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fptrunc_64ns_32_2_1' to 'myip_v1_0_HLS_fptocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fpext_32ns_64_1_1' to 'myip_v1_0_HLS_fpepcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmuncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fpepcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fptocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.865 seconds; current allocated memory: 374.482 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 69.51 MHz
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias3_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:46 . Memory (MB): peak = 457.301 ; gain = 365.004
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 45.744 seconds; peak allocated memory: 374.482 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 198.434 ; gain = 106.070
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 198.434 ; gain = 106.070
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 271.918 ; gain = 179.555
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 318.672 ; gain = 226.309
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_for2' (cg4002/myip_v1_0_HLS.cpp:52) in function 'myip_v1_0_HLS' completely with a factor of 50.
INFO: [XFORM 203-102] Partitioning array 'weights1' in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:108:8) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:114:3) in function 'explog_based::generic_tanh<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:83:10) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:9:11) in function 'explog_based::generic_tanh<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185:19) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 406.969 ; gain = 314.605
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<double>' to 'generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:60:18)
INFO: [HLS 200-472] Inferring partial write operation for 'v2' (cg4002/myip_v1_0_HLS.cpp:70:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (cg4002/myip_v1_0_HLS.cpp:80:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 442.527 ; gain = 350.164
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<double>' to 'generic_tanh_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.602 seconds; current allocated memory: 375.071 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 375.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 376.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 376.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 380.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (15.3202ns) exceeds the target (target clock period: 15ns, clock uncertainty: 1.875ns, effective delay budget: 13.125ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->cg4002/myip_v1_0_HLS.cpp:60) to 'generic_tanh<double>' (15.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.271 seconds; current allocated memory: 386.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_array_s' to 'exp_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_array_V' to 'exp_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_array_V' to 'exp_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_mac_muladd_16ns_16s_19s_31_1_1' to 'myip_v1_0_HLS_maceOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_maceOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 8.689 seconds; current allocated memory: 388.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dadddsub_64ns_64ns_64_4_full_dsp_1' to 'myip_v1_0_HLS_dadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dmul_64ns_64ns_64_4_max_dsp_1' to 'myip_v1_0_HLS_dmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_ddiv_64ns_64ns_64_14_1' to 'myip_v1_0_HLS_ddihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dcmp_64ns_64ns_1_2_1' to 'myip_v1_0_HLS_dcmibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dcmibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_ddihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_double_s'.
INFO: [HLS 200-111]  Elapsed time: 0.734 seconds; current allocated memory: 389.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_0' to 'myip_v1_0_HLS_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_1' to 'myip_v1_0_HLS_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_2' to 'myip_v1_0_HLS_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_3' to 'myip_v1_0_HLS_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_4' to 'myip_v1_0_HLS_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_5' to 'myip_v1_0_HLS_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_6' to 'myip_v1_0_HLS_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_7' to 'myip_v1_0_HLS_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_8' to 'myip_v1_0_HLS_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_9' to 'myip_v1_0_HLS_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_10' to 'myip_v1_0_HLS_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_11' to 'myip_v1_0_HLS_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_12' to 'myip_v1_0_HLS_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_13' to 'myip_v1_0_HLS_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_14' to 'myip_v1_0_HLS_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_15' to 'myip_v1_0_HLS_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_16' to 'myip_v1_0_HLS_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_17' to 'myip_v1_0_HLS_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_18' to 'myip_v1_0_HLS_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_19' to 'myip_v1_0_HLS_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_20' to 'myip_v1_0_HLS_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_21' to 'myip_v1_0_HLS_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_22' to 'myip_v1_0_HLS_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_23' to 'myip_v1_0_HLS_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_24' to 'myip_v1_0_HLS_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_25' to 'myip_v1_0_HLS_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_26' to 'myip_v1_0_HLS_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_27' to 'myip_v1_0_HLS_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_28' to 'myip_v1_0_HLS_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_29' to 'myip_v1_0_HLS_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_30' to 'myip_v1_0_HLS_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_31' to 'myip_v1_0_HLS_weiOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_32' to 'myip_v1_0_HLS_weiPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_33' to 'myip_v1_0_HLS_weiQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_34' to 'myip_v1_0_HLS_weiRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_35' to 'myip_v1_0_HLS_weiShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_36' to 'myip_v1_0_HLS_weiThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_37' to 'myip_v1_0_HLS_weiUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_38' to 'myip_v1_0_HLS_weiVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_39' to 'myip_v1_0_HLS_weiWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_40' to 'myip_v1_0_HLS_weiXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_41' to 'myip_v1_0_HLS_weiYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_42' to 'myip_v1_0_HLS_weiZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_43' to 'myip_v1_0_HLS_wei0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_44' to 'myip_v1_0_HLS_wei1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_45' to 'myip_v1_0_HLS_wei2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_46' to 'myip_v1_0_HLS_wei3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_47' to 'myip_v1_0_HLS_wei4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_48' to 'myip_v1_0_HLS_wei5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_49' to 'myip_v1_0_HLS_wei6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2' to 'myip_v1_0_HLS_wei7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights3' to 'myip_v1_0_HLS_wei8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_3_full_dsp_1' to 'myip_v1_0_HLS_fad9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_2_max_dsp_1' to 'myip_v1_0_HLS_fmubak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fptrunc_64ns_32_2_1' to 'myip_v1_0_HLS_fptbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fpext_32ns_64_1_1' to 'myip_v1_0_HLS_fpebck' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fad9j0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmubak': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fpebck': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fptbbk': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 3.173 seconds; current allocated memory: 399.903 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 65.27 MHz
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weimb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weincg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weipcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weircU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weisc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weitde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weivdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weixdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weizec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiJfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiNgs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiOgC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiPgM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiQgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiRg6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiShg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiThq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiUhA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiVhK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiWhU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiXh4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiYie_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiZio_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei0iy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei1iI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei2iS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei3i2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei4jc_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei5jm_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei6jw_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei7jG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei8jQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias3_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:01:25 . Memory (MB): peak = 507.793 ; gain = 415.430
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 85.077 seconds; peak allocated memory: 399.903 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 197.668 ; gain = 105.336
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 197.668 ; gain = 105.336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 271.641 ; gain = 179.309
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 316.336 ; gain = 224.004
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_for2' (cg4002/myip_v1_0_HLS.cpp:52) in function 'myip_v1_0_HLS' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_for3' (cg4002/myip_v1_0_HLS.cpp:64) in function 'myip_v1_0_HLS' completely with a factor of 50.
INFO: [XFORM 203-102] Partitioning array 'weights2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1' in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:108:8) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:114:3) in function 'explog_based::generic_tanh<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:83:10) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:9:11) in function 'explog_based::generic_tanh<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185:19) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 410.250 ; gain = 317.918
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<double>' to 'generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:60:18)
INFO: [HLS 200-472] Inferring partial write operation for 'v2' (cg4002/myip_v1_0_HLS.cpp:71:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (cg4002/myip_v1_0_HLS.cpp:81:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 454.312 ; gain = 361.980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<double>' to 'generic_tanh_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.242 seconds; current allocated memory: 383.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 383.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 384.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 384.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.35 seconds; current allocated memory: 392.169 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (15.1335ns) exceeds the target (target clock period: 15ns, clock uncertainty: 1.875ns, effective delay budget: 13.125ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'call' operation ('tmp_i', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/tanhdouble.cpp:7->cg4002/myip_v1_0_HLS.cpp:60) to 'generic_tanh<double>' (15.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.08 seconds; current allocated memory: 408.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_array_s' to 'exp_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_array_V' to 'exp_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_array_V' to 'exp_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_mac_muladd_16ns_16s_19s_31_1_1' to 'myip_v1_0_HLS_maceOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_maceOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 17.814 seconds; current allocated memory: 409.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dadddsub_64ns_64ns_64_4_full_dsp_1' to 'myip_v1_0_HLS_dadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dmul_64ns_64ns_64_4_max_dsp_1' to 'myip_v1_0_HLS_dmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_ddiv_64ns_64ns_64_14_1' to 'myip_v1_0_HLS_ddihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dcmp_64ns_64ns_1_2_1' to 'myip_v1_0_HLS_dcmibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dcmibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_ddihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_double_s'.
INFO: [HLS 200-111]  Elapsed time: 0.751 seconds; current allocated memory: 411.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_0' to 'myip_v1_0_HLS_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_1' to 'myip_v1_0_HLS_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_2' to 'myip_v1_0_HLS_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_3' to 'myip_v1_0_HLS_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_4' to 'myip_v1_0_HLS_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_5' to 'myip_v1_0_HLS_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_6' to 'myip_v1_0_HLS_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_7' to 'myip_v1_0_HLS_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_8' to 'myip_v1_0_HLS_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_9' to 'myip_v1_0_HLS_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_10' to 'myip_v1_0_HLS_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_11' to 'myip_v1_0_HLS_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_12' to 'myip_v1_0_HLS_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_13' to 'myip_v1_0_HLS_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_14' to 'myip_v1_0_HLS_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_15' to 'myip_v1_0_HLS_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_16' to 'myip_v1_0_HLS_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_17' to 'myip_v1_0_HLS_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_18' to 'myip_v1_0_HLS_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_19' to 'myip_v1_0_HLS_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_20' to 'myip_v1_0_HLS_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_21' to 'myip_v1_0_HLS_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_22' to 'myip_v1_0_HLS_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_23' to 'myip_v1_0_HLS_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_24' to 'myip_v1_0_HLS_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_25' to 'myip_v1_0_HLS_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_26' to 'myip_v1_0_HLS_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_27' to 'myip_v1_0_HLS_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_28' to 'myip_v1_0_HLS_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_29' to 'myip_v1_0_HLS_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_30' to 'myip_v1_0_HLS_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_31' to 'myip_v1_0_HLS_weiOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_32' to 'myip_v1_0_HLS_weiPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_33' to 'myip_v1_0_HLS_weiQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_34' to 'myip_v1_0_HLS_weiRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_35' to 'myip_v1_0_HLS_weiShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_36' to 'myip_v1_0_HLS_weiThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_37' to 'myip_v1_0_HLS_weiUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_38' to 'myip_v1_0_HLS_weiVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_39' to 'myip_v1_0_HLS_weiWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_40' to 'myip_v1_0_HLS_weiXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_41' to 'myip_v1_0_HLS_weiYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_42' to 'myip_v1_0_HLS_weiZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_43' to 'myip_v1_0_HLS_wei0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_44' to 'myip_v1_0_HLS_wei1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_45' to 'myip_v1_0_HLS_wei2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_46' to 'myip_v1_0_HLS_wei3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_47' to 'myip_v1_0_HLS_wei4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_48' to 'myip_v1_0_HLS_wei5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_49' to 'myip_v1_0_HLS_wei6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_0' to 'myip_v1_0_HLS_wei7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_1' to 'myip_v1_0_HLS_wei8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_2' to 'myip_v1_0_HLS_wei9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_3' to 'myip_v1_0_HLS_weibak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_4' to 'myip_v1_0_HLS_weibbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_5' to 'myip_v1_0_HLS_weibck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_6' to 'myip_v1_0_HLS_weibdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_7' to 'myip_v1_0_HLS_weibek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_8' to 'myip_v1_0_HLS_weibfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_9' to 'myip_v1_0_HLS_weibgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_10' to 'myip_v1_0_HLS_weibhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_11' to 'myip_v1_0_HLS_weibil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_12' to 'myip_v1_0_HLS_weibjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_13' to 'myip_v1_0_HLS_weibkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_14' to 'myip_v1_0_HLS_weibll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_15' to 'myip_v1_0_HLS_weibml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_16' to 'myip_v1_0_HLS_weibnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_17' to 'myip_v1_0_HLS_weibom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_18' to 'myip_v1_0_HLS_weibpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_19' to 'myip_v1_0_HLS_weibqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_20' to 'myip_v1_0_HLS_weibrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_21' to 'myip_v1_0_HLS_weibsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_22' to 'myip_v1_0_HLS_weibtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_23' to 'myip_v1_0_HLS_weibun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_24' to 'myip_v1_0_HLS_weibvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_25' to 'myip_v1_0_HLS_weibwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_26' to 'myip_v1_0_HLS_weibxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_27' to 'myip_v1_0_HLS_weibyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_28' to 'myip_v1_0_HLS_weibzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_29' to 'myip_v1_0_HLS_weibAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_30' to 'myip_v1_0_HLS_weibBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_31' to 'myip_v1_0_HLS_weibCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_32' to 'myip_v1_0_HLS_weibDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_33' to 'myip_v1_0_HLS_weibEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_34' to 'myip_v1_0_HLS_weibFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_35' to 'myip_v1_0_HLS_weibGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_36' to 'myip_v1_0_HLS_weibHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_37' to 'myip_v1_0_HLS_weibIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_38' to 'myip_v1_0_HLS_weibJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_39' to 'myip_v1_0_HLS_weibKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_40' to 'myip_v1_0_HLS_weibLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_41' to 'myip_v1_0_HLS_weibMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_42' to 'myip_v1_0_HLS_weibNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_43' to 'myip_v1_0_HLS_weibOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_44' to 'myip_v1_0_HLS_weibPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_45' to 'myip_v1_0_HLS_weibQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_46' to 'myip_v1_0_HLS_weibRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_47' to 'myip_v1_0_HLS_weibSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_48' to 'myip_v1_0_HLS_weibTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_49' to 'myip_v1_0_HLS_weibUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights3' to 'myip_v1_0_HLS_weibVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_3_full_dsp_1' to 'myip_v1_0_HLS_fadbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_2_max_dsp_1' to 'myip_v1_0_HLS_fmubXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fptrunc_64ns_32_2_1' to 'myip_v1_0_HLS_fptbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fpext_32ns_64_1_1' to 'myip_v1_0_HLS_fpebZs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadbWr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmubXr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fpebZs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fptbYs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 7.482 seconds; current allocated memory: 432.834 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 66.08 MHz
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weimb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weincg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weipcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weircU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weisc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weitde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weivdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weixdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weizec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiJfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiNgs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiOgC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiPgM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiQgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiRg6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiShg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiThq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiUhA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiVhK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiWhU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiXh4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiYie_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiZio_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei0iy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei1iI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei2iS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei3i2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei4jc_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei5jm_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei6jw_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei7jG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei8jQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei9j0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibak_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibbk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibck_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibdk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibek_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibgk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibhl_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibil_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibjl_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibkl_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibll_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibml_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibnm_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibom_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibpm_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibqm_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibrm_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibsm_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibtn_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibun_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibvn_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibwn_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibxn_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibyn_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibzo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibAo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibBo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibCo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibDo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibEo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibFp_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibGp_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibHp_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibIp_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibJp_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibKp_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibLp_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibMq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibNq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibOq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibPq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibQq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibRq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibSr_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibTr_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibUr_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibVr_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias3_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:45 ; elapsed = 00:02:26 . Memory (MB): peak = 572.195 ; gain = 479.863
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 146.467 seconds; peak allocated memory: 432.834 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 198.812 ; gain = 106.492
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 198.812 ; gain = 106.492
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 272.152 ; gain = 179.832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:59) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 317.375 ; gain = 225.055
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label1' (cg4002/myip_v1_0_HLS.cpp:54) in function 'myip_v1_0_HLS' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label2' (cg4002/myip_v1_0_HLS.cpp:65) in function 'myip_v1_0_HLS' completely with a factor of 50.
INFO: [XFORM 203-102] Partitioning array 'weights2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:59) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:108:8) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:114:3) in function 'explog_based::generic_tanh<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:83:10) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:9:11) in function 'explog_based::generic_tanh<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185:19) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 406.672 ; gain = 314.352
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<double>' to 'generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:59:18)
INFO: [HLS 200-472] Inferring partial write operation for 'v2' (cg4002/myip_v1_0_HLS.cpp:69:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (cg4002/myip_v1_0_HLS.cpp:79:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 436.762 ; gain = 344.441
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<double>' to 'generic_tanh_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.469 seconds; current allocated memory: 370.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 370.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.461 seconds; current allocated memory: 371.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 371.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.402 seconds; current allocated memory: 374.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.863 seconds; current allocated memory: 377.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_array_s' to 'exp_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_array_V' to 'exp_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_array_V' to 'exp_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_mac_muladd_16ns_16s_19s_31_1_1' to 'myip_v1_0_HLS_maceOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_maceOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 3.11 seconds; current allocated memory: 378.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dadddsub_64ns_64ns_64_4_full_dsp_1' to 'myip_v1_0_HLS_dadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dmul_64ns_64ns_64_4_max_dsp_1' to 'myip_v1_0_HLS_dmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_ddiv_64ns_64ns_64_14_1' to 'myip_v1_0_HLS_ddihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dcmp_64ns_64ns_1_2_1' to 'myip_v1_0_HLS_dcmibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dcmibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_ddihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_double_s'.
INFO: [HLS 200-111]  Elapsed time: 0.803 seconds; current allocated memory: 380.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_0' to 'myip_v1_0_HLS_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_1' to 'myip_v1_0_HLS_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_2' to 'myip_v1_0_HLS_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_3' to 'myip_v1_0_HLS_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_4' to 'myip_v1_0_HLS_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_5' to 'myip_v1_0_HLS_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_6' to 'myip_v1_0_HLS_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_7' to 'myip_v1_0_HLS_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_8' to 'myip_v1_0_HLS_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_9' to 'myip_v1_0_HLS_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_10' to 'myip_v1_0_HLS_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_11' to 'myip_v1_0_HLS_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_12' to 'myip_v1_0_HLS_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_13' to 'myip_v1_0_HLS_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_14' to 'myip_v1_0_HLS_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_15' to 'myip_v1_0_HLS_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_16' to 'myip_v1_0_HLS_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_17' to 'myip_v1_0_HLS_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_18' to 'myip_v1_0_HLS_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_19' to 'myip_v1_0_HLS_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_20' to 'myip_v1_0_HLS_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_21' to 'myip_v1_0_HLS_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_22' to 'myip_v1_0_HLS_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_23' to 'myip_v1_0_HLS_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_24' to 'myip_v1_0_HLS_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_25' to 'myip_v1_0_HLS_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_26' to 'myip_v1_0_HLS_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_27' to 'myip_v1_0_HLS_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_28' to 'myip_v1_0_HLS_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_29' to 'myip_v1_0_HLS_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_30' to 'myip_v1_0_HLS_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_31' to 'myip_v1_0_HLS_weiOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_32' to 'myip_v1_0_HLS_weiPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_33' to 'myip_v1_0_HLS_weiQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_34' to 'myip_v1_0_HLS_weiRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_35' to 'myip_v1_0_HLS_weiShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_0' to 'myip_v1_0_HLS_weiThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_1' to 'myip_v1_0_HLS_weiUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_2' to 'myip_v1_0_HLS_weiVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_3' to 'myip_v1_0_HLS_weiWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_4' to 'myip_v1_0_HLS_weiXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_5' to 'myip_v1_0_HLS_weiYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_6' to 'myip_v1_0_HLS_weiZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_7' to 'myip_v1_0_HLS_wei0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_8' to 'myip_v1_0_HLS_wei1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_9' to 'myip_v1_0_HLS_wei2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_10' to 'myip_v1_0_HLS_wei3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_11' to 'myip_v1_0_HLS_wei4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_12' to 'myip_v1_0_HLS_wei5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_13' to 'myip_v1_0_HLS_wei6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_14' to 'myip_v1_0_HLS_wei7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_15' to 'myip_v1_0_HLS_wei8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_16' to 'myip_v1_0_HLS_wei9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_17' to 'myip_v1_0_HLS_weibak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_18' to 'myip_v1_0_HLS_weibbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_19' to 'myip_v1_0_HLS_weibck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_20' to 'myip_v1_0_HLS_weibdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_21' to 'myip_v1_0_HLS_weibek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_22' to 'myip_v1_0_HLS_weibfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_23' to 'myip_v1_0_HLS_weibgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_24' to 'myip_v1_0_HLS_weibhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_25' to 'myip_v1_0_HLS_weibil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_26' to 'myip_v1_0_HLS_weibjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_27' to 'myip_v1_0_HLS_weibkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_28' to 'myip_v1_0_HLS_weibll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_29' to 'myip_v1_0_HLS_weibml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_30' to 'myip_v1_0_HLS_weibnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_31' to 'myip_v1_0_HLS_weibom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_32' to 'myip_v1_0_HLS_weibpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_33' to 'myip_v1_0_HLS_weibqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_34' to 'myip_v1_0_HLS_weibrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_35' to 'myip_v1_0_HLS_weibsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_36' to 'myip_v1_0_HLS_weibtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_37' to 'myip_v1_0_HLS_weibun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_38' to 'myip_v1_0_HLS_weibvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_39' to 'myip_v1_0_HLS_weibwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_40' to 'myip_v1_0_HLS_weibxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_41' to 'myip_v1_0_HLS_weibyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_42' to 'myip_v1_0_HLS_weibzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_43' to 'myip_v1_0_HLS_weibAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_44' to 'myip_v1_0_HLS_weibBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_45' to 'myip_v1_0_HLS_weibCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_46' to 'myip_v1_0_HLS_weibDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_47' to 'myip_v1_0_HLS_weibEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_48' to 'myip_v1_0_HLS_weibFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_49' to 'myip_v1_0_HLS_weibGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights3' to 'myip_v1_0_HLS_weibHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_3_full_dsp_1' to 'myip_v1_0_HLS_fadbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_2_max_dsp_1' to 'myip_v1_0_HLS_fmubJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fptrunc_64ns_32_2_1' to 'myip_v1_0_HLS_fptbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fpext_32ns_64_1_1' to 'myip_v1_0_HLS_fpebLp' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadbIp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmubJp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fpebLp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fptbKp': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 4.679 seconds; current allocated memory: 387.006 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 69.12 MHz
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weimb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weincg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weipcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weircU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weisc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weitde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weivdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weixdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weizec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiJfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiNgs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiOgC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiPgM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiQgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiRg6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiShg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiThq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiUhA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiVhK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiWhU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiXh4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiYie_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiZio_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei0iy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei1iI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei2iS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei3i2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei4jc_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei5jm_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei6jw_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei7jG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei8jQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei9j0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibak_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibbk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibck_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibdk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibek_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibgk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibhl_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibil_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibjl_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibkl_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibll_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibml_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibnm_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibom_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibpm_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibqm_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibrm_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibsm_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibtn_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibun_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibvn_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibwn_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibxn_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibyn_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibzo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibAo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibBo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibCo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibDo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibEo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibFp_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibGp_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibHp_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias3_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:01:37 . Memory (MB): peak = 481.648 ; gain = 389.328
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 96.978 seconds; peak allocated memory: 387.006 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 197.758 ; gain = 105.430
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 197.758 ; gain = 105.430
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 281.562 ; gain = 189.234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:43 . Memory (MB): peak = 333.680 ; gain = 241.352
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label1' (cg4002/myip_v1_0_HLS.cpp:55) in function 'myip_v1_0_HLS' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label2' (cg4002/myip_v1_0_HLS.cpp:66) in function 'myip_v1_0_HLS' completely with a factor of 200.
INFO: [XFORM 203-102] Partitioning array 'weights1' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:108:8) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:114:3) in function 'explog_based::generic_tanh<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:83:10) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:9:11) in function 'explog_based::generic_tanh<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185:19) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:50 . Memory (MB): peak = 421.383 ; gain = 329.055
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<double>' to 'generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:60:18)
INFO: [HLS 200-472] Inferring partial write operation for 'v2' (cg4002/myip_v1_0_HLS.cpp:70:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (cg4002/myip_v1_0_HLS.cpp:80:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 462.551 ; gain = 370.223
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<double>' to 'generic_tanh_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.97 seconds; current allocated memory: 392.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.635 seconds; current allocated memory: 392.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 393.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 393.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.491 seconds; current allocated memory: 400.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.004 seconds; current allocated memory: 411.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_array_s' to 'exp_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_array_V' to 'exp_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_array_V' to 'exp_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_mac_muladd_16ns_16s_19s_31_1_1' to 'myip_v1_0_HLS_maceOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_maceOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 18.778 seconds; current allocated memory: 413.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dadddsub_64ns_64ns_64_4_full_dsp_1' to 'myip_v1_0_HLS_dadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dmul_64ns_64ns_64_4_max_dsp_1' to 'myip_v1_0_HLS_dmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_ddiv_64ns_64ns_64_14_1' to 'myip_v1_0_HLS_ddihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dcmp_64ns_64ns_1_2_1' to 'myip_v1_0_HLS_dcmibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dcmibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_ddihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.111 seconds; current allocated memory: 414.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_0' to 'myip_v1_0_HLS_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_1' to 'myip_v1_0_HLS_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_2' to 'myip_v1_0_HLS_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_3' to 'myip_v1_0_HLS_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_4' to 'myip_v1_0_HLS_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_5' to 'myip_v1_0_HLS_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_6' to 'myip_v1_0_HLS_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_7' to 'myip_v1_0_HLS_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_8' to 'myip_v1_0_HLS_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_9' to 'myip_v1_0_HLS_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_10' to 'myip_v1_0_HLS_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_11' to 'myip_v1_0_HLS_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_12' to 'myip_v1_0_HLS_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_13' to 'myip_v1_0_HLS_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_14' to 'myip_v1_0_HLS_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_15' to 'myip_v1_0_HLS_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_16' to 'myip_v1_0_HLS_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_17' to 'myip_v1_0_HLS_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_18' to 'myip_v1_0_HLS_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_19' to 'myip_v1_0_HLS_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_20' to 'myip_v1_0_HLS_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_21' to 'myip_v1_0_HLS_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_22' to 'myip_v1_0_HLS_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_23' to 'myip_v1_0_HLS_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2' to 'myip_v1_0_HLS_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights3' to 'myip_v1_0_HLS_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_3_full_dsp_1' to 'myip_v1_0_HLS_fadJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_2_max_dsp_1' to 'myip_v1_0_HLS_fmuKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fptrunc_64ns_32_2_1' to 'myip_v1_0_HLS_fptLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fpext_32ns_64_1_1' to 'myip_v1_0_HLS_fpeMgi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadJfO': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmuKfY': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fpeMgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fptLf8': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 3.338 seconds; current allocated memory: 433.060 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 67.36 MHz
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weimb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weincg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weipcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weircU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weisc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weitde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weivdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weixdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weizec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiHfu_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias3_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:46 ; elapsed = 00:02:38 . Memory (MB): peak = 674.684 ; gain = 582.355
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 157.869 seconds; peak allocated memory: 433.060 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 197.590 ; gain = 105.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 197.590 ; gain = 105.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 271.953 ; gain = 179.629
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 318.742 ; gain = 226.418
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label1' (cg4002/myip_v1_0_HLS.cpp:55) in function 'myip_v1_0_HLS' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label2' (cg4002/myip_v1_0_HLS.cpp:66) in function 'myip_v1_0_HLS' completely with a factor of 100.
INFO: [XFORM 203-102] Partitioning array 'weights1' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:108:8) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:114:3) in function 'explog_based::generic_tanh<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:83:10) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:9:11) in function 'explog_based::generic_tanh<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185:19) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 408.500 ; gain = 316.176
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<double>' to 'generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:60:18)
INFO: [HLS 200-472] Inferring partial write operation for 'v2' (cg4002/myip_v1_0_HLS.cpp:70:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (cg4002/myip_v1_0_HLS.cpp:80:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 443.016 ; gain = 350.691
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<double>' to 'generic_tanh_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.178 seconds; current allocated memory: 376.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 376.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 377.146 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 377.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.111 seconds; current allocated memory: 381.592 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.207 seconds; current allocated memory: 386.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_array_s' to 'exp_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_array_V' to 'exp_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_array_V' to 'exp_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_mac_muladd_16ns_16s_19s_31_1_1' to 'myip_v1_0_HLS_maceOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_maceOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 10.626 seconds; current allocated memory: 388.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dadddsub_64ns_64ns_64_4_full_dsp_1' to 'myip_v1_0_HLS_dadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dmul_64ns_64ns_64_4_max_dsp_1' to 'myip_v1_0_HLS_dmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_ddiv_64ns_64ns_64_14_1' to 'myip_v1_0_HLS_ddihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dcmp_64ns_64ns_1_2_1' to 'myip_v1_0_HLS_dcmibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dcmibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_ddihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 389.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_0' to 'myip_v1_0_HLS_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_1' to 'myip_v1_0_HLS_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_2' to 'myip_v1_0_HLS_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_3' to 'myip_v1_0_HLS_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_4' to 'myip_v1_0_HLS_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_5' to 'myip_v1_0_HLS_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_6' to 'myip_v1_0_HLS_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_7' to 'myip_v1_0_HLS_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_8' to 'myip_v1_0_HLS_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_9' to 'myip_v1_0_HLS_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_10' to 'myip_v1_0_HLS_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_11' to 'myip_v1_0_HLS_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_12' to 'myip_v1_0_HLS_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_13' to 'myip_v1_0_HLS_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_14' to 'myip_v1_0_HLS_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_15' to 'myip_v1_0_HLS_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_16' to 'myip_v1_0_HLS_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_17' to 'myip_v1_0_HLS_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_18' to 'myip_v1_0_HLS_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_19' to 'myip_v1_0_HLS_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_20' to 'myip_v1_0_HLS_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_21' to 'myip_v1_0_HLS_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_22' to 'myip_v1_0_HLS_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_23' to 'myip_v1_0_HLS_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2' to 'myip_v1_0_HLS_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights3' to 'myip_v1_0_HLS_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_3_full_dsp_1' to 'myip_v1_0_HLS_fadJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_2_max_dsp_1' to 'myip_v1_0_HLS_fmuKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fptrunc_64ns_32_2_1' to 'myip_v1_0_HLS_fptLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fpext_32ns_64_1_1' to 'myip_v1_0_HLS_fpeMgi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadJfO': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmuKfY': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fpeMgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fptLf8': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 2.279 seconds; current allocated memory: 399.169 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 73.29 MHz
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weimb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weincg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weipcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weircU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weisc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weitde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weivdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weixdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weizec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiHfu_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias3_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:01:26 . Memory (MB): peak = 527.973 ; gain = 435.648
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 86.385 seconds; peak allocated memory: 399.169 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 198.652 ; gain = 106.355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 198.652 ; gain = 106.355
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'myip_v1_0_HLS_label1' (cg4002/myip_v1_0_HLS.cpp:55) in function 'myip_v1_0_HLS(hls::stream<AXIS_wLAST>&, hls::stream<AXIS_wLAST>&)': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'myip_v1_0_HLS_label2' (cg4002/myip_v1_0_HLS.cpp:67) in function 'myip_v1_0_HLS(hls::stream<AXIS_wLAST>&, hls::stream<AXIS_wLAST>&)': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 271.992 ; gain = 179.695
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 320.578 ; gain = 228.281
WARNING: [XFORM 203-503] Ignored unroll directive 'myip_v1_0_HLS_label1' (cg4002/myip_v1_0_HLS.cpp:55) in function 'myip_v1_0_HLS': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'myip_v1_0_HLS_label2' (cg4002/myip_v1_0_HLS.cpp:67) in function 'myip_v1_0_HLS': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label1' (cg4002/myip_v1_0_HLS.cpp:55) in function 'myip_v1_0_HLS' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label2' (cg4002/myip_v1_0_HLS.cpp:67) in function 'myip_v1_0_HLS' completely with a factor of 100.
INFO: [XFORM 203-102] Partitioning array 'weights1' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:61) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:108:8) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:114:3) in function 'explog_based::generic_tanh<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:83:10) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:9:11) in function 'explog_based::generic_tanh<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185:19) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:41 . Memory (MB): peak = 407.707 ; gain = 315.410
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<double>' to 'generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:61:18)
INFO: [HLS 200-472] Inferring partial write operation for 'v2' (cg4002/myip_v1_0_HLS.cpp:72:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (cg4002/myip_v1_0_HLS.cpp:82:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:42 . Memory (MB): peak = 444.066 ; gain = 351.770
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<double>' to 'generic_tanh_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.142 seconds; current allocated memory: 376.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.639 seconds; current allocated memory: 376.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 377.134 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 377.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.182 seconds; current allocated memory: 381.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.135 seconds; current allocated memory: 386.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_array_s' to 'exp_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_array_V' to 'exp_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_array_V' to 'exp_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_mac_muladd_16ns_16s_19s_31_1_1' to 'myip_v1_0_HLS_maceOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_maceOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 9.795 seconds; current allocated memory: 388.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dadddsub_64ns_64ns_64_4_full_dsp_1' to 'myip_v1_0_HLS_dadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dmul_64ns_64ns_64_4_max_dsp_1' to 'myip_v1_0_HLS_dmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_ddiv_64ns_64ns_64_14_1' to 'myip_v1_0_HLS_ddihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dcmp_64ns_64ns_1_2_1' to 'myip_v1_0_HLS_dcmibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dcmibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_ddihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.235 seconds; current allocated memory: 389.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_0' to 'myip_v1_0_HLS_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_1' to 'myip_v1_0_HLS_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_2' to 'myip_v1_0_HLS_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_3' to 'myip_v1_0_HLS_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_4' to 'myip_v1_0_HLS_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_5' to 'myip_v1_0_HLS_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_6' to 'myip_v1_0_HLS_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_7' to 'myip_v1_0_HLS_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_8' to 'myip_v1_0_HLS_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_9' to 'myip_v1_0_HLS_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_10' to 'myip_v1_0_HLS_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_11' to 'myip_v1_0_HLS_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_12' to 'myip_v1_0_HLS_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_13' to 'myip_v1_0_HLS_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_14' to 'myip_v1_0_HLS_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_15' to 'myip_v1_0_HLS_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_16' to 'myip_v1_0_HLS_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_17' to 'myip_v1_0_HLS_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_18' to 'myip_v1_0_HLS_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_19' to 'myip_v1_0_HLS_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_20' to 'myip_v1_0_HLS_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_21' to 'myip_v1_0_HLS_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_22' to 'myip_v1_0_HLS_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_23' to 'myip_v1_0_HLS_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2' to 'myip_v1_0_HLS_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights3' to 'myip_v1_0_HLS_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_3_full_dsp_1' to 'myip_v1_0_HLS_fadJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_2_max_dsp_1' to 'myip_v1_0_HLS_fmuKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fptrunc_64ns_32_2_1' to 'myip_v1_0_HLS_fptLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fpext_32ns_64_1_1' to 'myip_v1_0_HLS_fpeMgi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadJfO': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmuKfY': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fpeMgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fptLf8': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 2.285 seconds; current allocated memory: 399.170 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 73.29 MHz
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weimb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weincg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weipcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weircU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weisc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weitde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weivdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weixdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weizec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiHfu_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias3_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:01:43 . Memory (MB): peak = 529.285 ; gain = 436.988
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 103.219 seconds; peak allocated memory: 399.170 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 198.238 ; gain = 105.918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 198.238 ; gain = 105.918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 271.906 ; gain = 179.586
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 318.848 ; gain = 226.527
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label1' (cg4002/myip_v1_0_HLS.cpp:55) in function 'myip_v1_0_HLS' completely with a factor of 24.
WARNING: [XFORM 203-505] Pipeline directive for loop 'myip_v1_0_HLS_label1' (cg4002/myip_v1_0_HLS.cpp:55) in function 'myip_v1_0_HLS' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label2' (cg4002/myip_v1_0_HLS.cpp:67) in function 'myip_v1_0_HLS' completely with a factor of 100.
WARNING: [XFORM 203-505] Pipeline directive for loop 'myip_v1_0_HLS_label2' (cg4002/myip_v1_0_HLS.cpp:67) in function 'myip_v1_0_HLS' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-102] Partitioning array 'weights1' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:61) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:108:8) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:114:3) in function 'explog_based::generic_tanh<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:83:10) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:9:11) in function 'explog_based::generic_tanh<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185:19) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 408.176 ; gain = 315.855
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<double>' to 'generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:61:18)
INFO: [HLS 200-472] Inferring partial write operation for 'v2' (cg4002/myip_v1_0_HLS.cpp:72:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (cg4002/myip_v1_0_HLS.cpp:82:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 443.457 ; gain = 351.137
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<double>' to 'generic_tanh_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.732 seconds; current allocated memory: 376.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 376.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 377.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 377.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.13 seconds; current allocated memory: 381.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.62 seconds; current allocated memory: 386.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_array_s' to 'exp_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_array_V' to 'exp_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_array_V' to 'exp_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_mac_muladd_16ns_16s_19s_31_1_1' to 'myip_v1_0_HLS_maceOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_maceOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 10.745 seconds; current allocated memory: 388.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dadddsub_64ns_64ns_64_4_full_dsp_1' to 'myip_v1_0_HLS_dadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dmul_64ns_64ns_64_4_max_dsp_1' to 'myip_v1_0_HLS_dmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_ddiv_64ns_64ns_64_14_1' to 'myip_v1_0_HLS_ddihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dcmp_64ns_64ns_1_2_1' to 'myip_v1_0_HLS_dcmibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dcmibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_ddihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.043 seconds; current allocated memory: 389.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_0' to 'myip_v1_0_HLS_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_1' to 'myip_v1_0_HLS_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_2' to 'myip_v1_0_HLS_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_3' to 'myip_v1_0_HLS_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_4' to 'myip_v1_0_HLS_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_5' to 'myip_v1_0_HLS_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_6' to 'myip_v1_0_HLS_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_7' to 'myip_v1_0_HLS_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_8' to 'myip_v1_0_HLS_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_9' to 'myip_v1_0_HLS_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_10' to 'myip_v1_0_HLS_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_11' to 'myip_v1_0_HLS_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_12' to 'myip_v1_0_HLS_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_13' to 'myip_v1_0_HLS_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_14' to 'myip_v1_0_HLS_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_15' to 'myip_v1_0_HLS_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_16' to 'myip_v1_0_HLS_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_17' to 'myip_v1_0_HLS_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_18' to 'myip_v1_0_HLS_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_19' to 'myip_v1_0_HLS_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_20' to 'myip_v1_0_HLS_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_21' to 'myip_v1_0_HLS_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_22' to 'myip_v1_0_HLS_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_23' to 'myip_v1_0_HLS_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2' to 'myip_v1_0_HLS_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights3' to 'myip_v1_0_HLS_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_3_full_dsp_1' to 'myip_v1_0_HLS_fadJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_2_max_dsp_1' to 'myip_v1_0_HLS_fmuKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fptrunc_64ns_32_2_1' to 'myip_v1_0_HLS_fptLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fpext_32ns_64_1_1' to 'myip_v1_0_HLS_fpeMgi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadJfO': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmuKfY': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fpeMgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fptLf8': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 2.229 seconds; current allocated memory: 399.155 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 73.29 MHz
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weimb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weincg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weipcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weircU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weisc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weitde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weivdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weixdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weizec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiHfu_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias3_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:01:25 . Memory (MB): peak = 528.496 ; gain = 436.176
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 85.572 seconds; peak allocated memory: 399.155 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from cg4002/myip_v1_0_HLS.cpp:1:
cg4002/myip_v1_0_HLS.cpp:77:13: error: use of undeclared identifier 'weights3'
    sum3 += weights3[x][word_cnt] * v2[x];
            ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from cg4002/myip_v1_0_HLS.cpp:1:
cg4002/myip_v1_0_HLS.cpp:77:13: error: use of undeclared identifier 'weights3'
    sum3 += weights3[x][word_cnt] * v2[x];
            ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 197.695 ; gain = 105.402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 197.695 ; gain = 105.402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 271.777 ; gain = 179.484
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 318.523 ; gain = 226.230
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label1' (cg4002/myip_v1_0_HLS.cpp:55) in function 'myip_v1_0_HLS' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label2' (cg4002/myip_v1_0_HLS.cpp:66) in function 'myip_v1_0_HLS' completely with a factor of 100.
INFO: [XFORM 203-102] Partitioning array 'weights1' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:108:8) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:114:3) in function 'explog_based::generic_tanh<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:83:10) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:9:11) in function 'explog_based::generic_tanh<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185:19) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:35 . Memory (MB): peak = 408.129 ; gain = 315.836
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<double>' to 'generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:60:18)
INFO: [HLS 200-472] Inferring partial write operation for 'v2' (cg4002/myip_v1_0_HLS.cpp:70:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (cg4002/myip_v1_0_HLS.cpp:80:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:36 . Memory (MB): peak = 441.500 ; gain = 349.207
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<double>' to 'generic_tanh_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.509 seconds; current allocated memory: 374.271 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.594 seconds; current allocated memory: 374.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 375.241 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 375.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.12 seconds; current allocated memory: 379.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.774 seconds; current allocated memory: 385.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_array_s' to 'exp_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_array_V' to 'exp_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_array_V' to 'exp_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_mac_muladd_16ns_16s_19s_31_1_1' to 'myip_v1_0_HLS_maceOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_maceOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 7.118 seconds; current allocated memory: 386.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dadddsub_64ns_64ns_64_4_full_dsp_1' to 'myip_v1_0_HLS_dadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dmul_64ns_64ns_64_4_max_dsp_1' to 'myip_v1_0_HLS_dmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_ddiv_64ns_64ns_64_14_1' to 'myip_v1_0_HLS_ddihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dcmp_64ns_64ns_1_2_1' to 'myip_v1_0_HLS_dcmibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dcmibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_ddihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_double_s'.
INFO: [HLS 200-111]  Elapsed time: 0.813 seconds; current allocated memory: 387.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_0' to 'myip_v1_0_HLS_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_1' to 'myip_v1_0_HLS_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_2' to 'myip_v1_0_HLS_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_3' to 'myip_v1_0_HLS_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_4' to 'myip_v1_0_HLS_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_5' to 'myip_v1_0_HLS_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_6' to 'myip_v1_0_HLS_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_7' to 'myip_v1_0_HLS_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_8' to 'myip_v1_0_HLS_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_9' to 'myip_v1_0_HLS_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_10' to 'myip_v1_0_HLS_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_11' to 'myip_v1_0_HLS_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_12' to 'myip_v1_0_HLS_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_13' to 'myip_v1_0_HLS_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_14' to 'myip_v1_0_HLS_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_15' to 'myip_v1_0_HLS_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_16' to 'myip_v1_0_HLS_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_17' to 'myip_v1_0_HLS_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_18' to 'myip_v1_0_HLS_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_19' to 'myip_v1_0_HLS_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_20' to 'myip_v1_0_HLS_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_21' to 'myip_v1_0_HLS_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_22' to 'myip_v1_0_HLS_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_23' to 'myip_v1_0_HLS_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2' to 'myip_v1_0_HLS_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights3' to 'myip_v1_0_HLS_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_3_full_dsp_1' to 'myip_v1_0_HLS_fadJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_2_max_dsp_1' to 'myip_v1_0_HLS_fmuKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fptrunc_64ns_32_2_1' to 'myip_v1_0_HLS_fptLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fpext_32ns_64_1_1' to 'myip_v1_0_HLS_fpeMgi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadJfO': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmuKfY': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fpeMgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fptLf8': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 1.787 seconds; current allocated memory: 397.305 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 73.29 MHz
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weimb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weincg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weipcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weircU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weisc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weitde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weivdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weixdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weizec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiHfu_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias3_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:30 . Memory (MB): peak = 509.172 ; gain = 416.879
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 89.664 seconds; peak allocated memory: 397.305 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from cg4002/myip_v1_0_HLS.cpp:1:
In file included from cg4002/myip_v1_0_HLS.cpp:21:
cg4002/weight.h:348:8: error: excess elements in array initializer
       {0.137448743249, 0.141751246846, 0.152217559594, -0.236040650027,
       ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from cg4002/myip_v1_0_HLS.cpp:1:
In file included from cg4002/myip_v1_0_HLS.cpp:21:
cg4002/weight.h:348:8: error: excess elements in array initializer
       {0.137448743249, 0.141751246846, 0.152217559594, -0.236040650027,
       ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from cg4002/myip_v1_0_HLS.cpp:1:
In file included from cg4002/myip_v1_0_HLS.cpp:21:
cg4002/weight.h:679:8: error: excess elements in array initializer
       {-0.040311242241, -0.000002829391, -0.099863273615,
       ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 198.059 ; gain = 105.754
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 198.059 ; gain = 105.754
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 272.023 ; gain = 179.719
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 317.012 ; gain = 224.707
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label1' (cg4002/myip_v1_0_HLS.cpp:55) in function 'myip_v1_0_HLS' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label2' (cg4002/myip_v1_0_HLS.cpp:66) in function 'myip_v1_0_HLS' completely with a factor of 100.
INFO: [XFORM 203-102] Partitioning array 'weights1' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' (cg4002/myip_v1_0_HLS.cpp:38) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bias3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' (cg4002/myip_v1_0_HLS.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:108:8) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:114:3) in function 'explog_based::generic_tanh<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:83:10) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:9:11) in function 'explog_based::generic_tanh<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185:19) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:43 . Memory (MB): peak = 407.227 ; gain = 314.922
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<double>' to 'generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:60:18)
INFO: [HLS 200-472] Inferring partial write operation for 'v2' (cg4002/myip_v1_0_HLS.cpp:70:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:45 . Memory (MB): peak = 440.184 ; gain = 347.879
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<double>' to 'generic_tanh_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.501 seconds; current allocated memory: 373.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.394 seconds; current allocated memory: 373.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.271 seconds; current allocated memory: 374.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.075 seconds; current allocated memory: 374.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.833 seconds; current allocated memory: 378.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (15.1288ns) exceeds the target (target clock period: 15ns, clock uncertainty: 1.875ns, effective delay budget: 13.125ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('sum_1', cg4002/myip_v1_0_HLS.cpp:56) (15.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.815 seconds; current allocated memory: 384.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_array_s' to 'exp_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_array_V' to 'exp_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_array_V' to 'exp_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_mac_muladd_16ns_16s_19s_31_1_1' to 'myip_v1_0_HLS_maceOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_maceOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 33.849 seconds; current allocated memory: 386.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dadddsub_64ns_64ns_64_4_full_dsp_1' to 'myip_v1_0_HLS_dadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dmul_64ns_64ns_64_4_max_dsp_1' to 'myip_v1_0_HLS_dmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_ddiv_64ns_64ns_64_14_1' to 'myip_v1_0_HLS_ddihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dcmp_64ns_64ns_1_2_1' to 'myip_v1_0_HLS_dcmibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dcmibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_ddihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_double_s'.
INFO: [HLS 200-111]  Elapsed time: 2.802 seconds; current allocated memory: 387.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_0' to 'myip_v1_0_HLS_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_1' to 'myip_v1_0_HLS_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_2' to 'myip_v1_0_HLS_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_3' to 'myip_v1_0_HLS_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_4' to 'myip_v1_0_HLS_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_5' to 'myip_v1_0_HLS_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_6' to 'myip_v1_0_HLS_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_7' to 'myip_v1_0_HLS_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_8' to 'myip_v1_0_HLS_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_9' to 'myip_v1_0_HLS_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_10' to 'myip_v1_0_HLS_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_11' to 'myip_v1_0_HLS_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_12' to 'myip_v1_0_HLS_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_13' to 'myip_v1_0_HLS_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_14' to 'myip_v1_0_HLS_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_15' to 'myip_v1_0_HLS_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_16' to 'myip_v1_0_HLS_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_17' to 'myip_v1_0_HLS_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_18' to 'myip_v1_0_HLS_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_19' to 'myip_v1_0_HLS_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_20' to 'myip_v1_0_HLS_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_21' to 'myip_v1_0_HLS_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_22' to 'myip_v1_0_HLS_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_23' to 'myip_v1_0_HLS_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_24' to 'myip_v1_0_HLS_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_25' to 'myip_v1_0_HLS_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_26' to 'myip_v1_0_HLS_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_27' to 'myip_v1_0_HLS_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_28' to 'myip_v1_0_HLS_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_29' to 'myip_v1_0_HLS_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2' to 'myip_v1_0_HLS_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights3' to 'myip_v1_0_HLS_weiOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_3_full_dsp_1' to 'myip_v1_0_HLS_fadPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_2_max_dsp_1' to 'myip_v1_0_HLS_fmuQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fptrunc_64ns_32_2_1' to 'myip_v1_0_HLS_fptRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fpext_32ns_64_1_1' to 'myip_v1_0_HLS_fpeShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_mux_32_32_1_1' to 'myip_v1_0_HLS_muxThq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadPgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmuQgW': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fpeShg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fptRg6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_muxThq': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 7.16 seconds; current allocated memory: 397.299 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 66.10 MHz
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weimb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weincg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weipcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weircU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weisc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weitde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weivdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weixdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weizec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiJfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiNgs_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiOgC_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:03:23 . Memory (MB): peak = 511.535 ; gain = 419.230
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 203.189 seconds; peak allocated memory: 397.299 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 198.094 ; gain = 120.953
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 198.094 ; gain = 120.953
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 271.930 ; gain = 194.789
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:54 . Memory (MB): peak = 316.535 ; gain = 239.395
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label1' (cg4002/myip_v1_0_HLS.cpp:55) in function 'myip_v1_0_HLS' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label2' (cg4002/myip_v1_0_HLS.cpp:66) in function 'myip_v1_0_HLS' completely with a factor of 100.
INFO: [XFORM 203-102] Partitioning array 'weights1' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:108:8) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:114:3) in function 'explog_based::generic_tanh<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:83:10) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:9:11) in function 'explog_based::generic_tanh<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185:19) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:56 . Memory (MB): peak = 406.789 ; gain = 329.648
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<double>' to 'generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:60:18)
INFO: [HLS 200-472] Inferring partial write operation for 'v2' (cg4002/myip_v1_0_HLS.cpp:70:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (cg4002/myip_v1_0_HLS.cpp:80:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 441.633 ; gain = 364.492
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<double>' to 'generic_tanh_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.104 seconds; current allocated memory: 374.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.566 seconds; current allocated memory: 374.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 375.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 375.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.249 seconds; current allocated memory: 379.670 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.69 seconds; current allocated memory: 385.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_array_s' to 'exp_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_array_V' to 'exp_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_array_V' to 'exp_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_mac_muladd_16ns_16s_19s_31_1_1' to 'myip_v1_0_HLS_maceOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_maceOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 10.871 seconds; current allocated memory: 386.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dadddsub_64ns_64ns_64_4_full_dsp_1' to 'myip_v1_0_HLS_dadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dmul_64ns_64ns_64_4_max_dsp_1' to 'myip_v1_0_HLS_dmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_ddiv_64ns_64ns_64_14_1' to 'myip_v1_0_HLS_ddihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dcmp_64ns_64ns_1_2_1' to 'myip_v1_0_HLS_dcmibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dcmibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_ddihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.242 seconds; current allocated memory: 387.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_0' to 'myip_v1_0_HLS_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_1' to 'myip_v1_0_HLS_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_2' to 'myip_v1_0_HLS_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_3' to 'myip_v1_0_HLS_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_4' to 'myip_v1_0_HLS_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_5' to 'myip_v1_0_HLS_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_6' to 'myip_v1_0_HLS_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_7' to 'myip_v1_0_HLS_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_8' to 'myip_v1_0_HLS_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_9' to 'myip_v1_0_HLS_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_10' to 'myip_v1_0_HLS_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_11' to 'myip_v1_0_HLS_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_12' to 'myip_v1_0_HLS_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_13' to 'myip_v1_0_HLS_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_14' to 'myip_v1_0_HLS_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_15' to 'myip_v1_0_HLS_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_16' to 'myip_v1_0_HLS_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_17' to 'myip_v1_0_HLS_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_18' to 'myip_v1_0_HLS_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_19' to 'myip_v1_0_HLS_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_20' to 'myip_v1_0_HLS_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_21' to 'myip_v1_0_HLS_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_22' to 'myip_v1_0_HLS_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_23' to 'myip_v1_0_HLS_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2' to 'myip_v1_0_HLS_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights3' to 'myip_v1_0_HLS_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_3_full_dsp_1' to 'myip_v1_0_HLS_fadJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_2_max_dsp_1' to 'myip_v1_0_HLS_fmuKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fptrunc_64ns_32_2_1' to 'myip_v1_0_HLS_fptLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fpext_32ns_64_1_1' to 'myip_v1_0_HLS_fpeMgi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadJfO': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmuKfY': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fpeMgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fptLf8': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 2.302 seconds; current allocated memory: 397.302 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 73.29 MHz
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weimb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weincg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weipcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weircU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weisc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weitde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weivdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weixdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weizec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiHfu_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias3_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:02:02 . Memory (MB): peak = 509.133 ; gain = 431.992
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 122.772 seconds; peak allocated memory: 397.302 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 198.465 ; gain = 106.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 198.465 ; gain = 106.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 271.812 ; gain = 179.531
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 317.652 ; gain = 225.371
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label1' (cg4002/myip_v1_0_HLS.cpp:55) in function 'myip_v1_0_HLS' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label2' (cg4002/myip_v1_0_HLS.cpp:66) in function 'myip_v1_0_HLS' completely with a factor of 100.
INFO: [XFORM 203-102] Partitioning array 'weights1' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' (cg4002/myip_v1_0_HLS.cpp:38) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bias3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' (cg4002/myip_v1_0_HLS.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_fabs<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_nan<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<double>' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanh' into 'myip_v1_0_HLS' (cg4002/myip_v1_0_HLS.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:108:8) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:114:3) in function 'explog_based::generic_tanh<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:83:10) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_double.cpp:9:11) in function 'explog_based::generic_tanh<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185:19) to (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 12 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:37 . Memory (MB): peak = 406.754 ; gain = 314.473
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<double>' to 'generic_tanh<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:185)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:60:18)
INFO: [HLS 200-472] Inferring partial write operation for 'v2' (cg4002/myip_v1_0_HLS.cpp:70:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:38 . Memory (MB): peak = 440.098 ; gain = 347.816
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<double>' to 'generic_tanh_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.071 seconds; current allocated memory: 373.001 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.623 seconds; current allocated memory: 373.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 373.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 374.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.267 seconds; current allocated memory: 378.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.06 seconds; current allocated memory: 383.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_array_s' to 'exp_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_array_V' to 'exp_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_array_V' to 'exp_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_mac_muladd_16ns_16s_19s_31_1_1' to 'myip_v1_0_HLS_maceOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_maceOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 8.077 seconds; current allocated memory: 385.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dadddsub_64ns_64ns_64_4_full_dsp_1' to 'myip_v1_0_HLS_dadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dmul_64ns_64ns_64_4_max_dsp_1' to 'myip_v1_0_HLS_dmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_ddiv_64ns_64ns_64_14_1' to 'myip_v1_0_HLS_ddihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_dcmp_64ns_64ns_1_2_1' to 'myip_v1_0_HLS_dcmibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dcmibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_ddihbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_dmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_double_s'.
INFO: [HLS 200-111]  Elapsed time: 0.799 seconds; current allocated memory: 386.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_0' to 'myip_v1_0_HLS_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_1' to 'myip_v1_0_HLS_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_2' to 'myip_v1_0_HLS_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_3' to 'myip_v1_0_HLS_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_4' to 'myip_v1_0_HLS_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_5' to 'myip_v1_0_HLS_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_6' to 'myip_v1_0_HLS_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_7' to 'myip_v1_0_HLS_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_8' to 'myip_v1_0_HLS_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_9' to 'myip_v1_0_HLS_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_10' to 'myip_v1_0_HLS_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_11' to 'myip_v1_0_HLS_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_12' to 'myip_v1_0_HLS_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_13' to 'myip_v1_0_HLS_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_14' to 'myip_v1_0_HLS_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_15' to 'myip_v1_0_HLS_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_16' to 'myip_v1_0_HLS_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_17' to 'myip_v1_0_HLS_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_18' to 'myip_v1_0_HLS_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_19' to 'myip_v1_0_HLS_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_20' to 'myip_v1_0_HLS_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_21' to 'myip_v1_0_HLS_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_22' to 'myip_v1_0_HLS_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_23' to 'myip_v1_0_HLS_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2' to 'myip_v1_0_HLS_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights3' to 'myip_v1_0_HLS_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_3_full_dsp_1' to 'myip_v1_0_HLS_fadJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_2_max_dsp_1' to 'myip_v1_0_HLS_fmuKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fptrunc_64ns_32_2_1' to 'myip_v1_0_HLS_fptLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fpext_32ns_64_1_1' to 'myip_v1_0_HLS_fpeMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_mux_42_32_1_1' to 'myip_v1_0_HLS_muxNgs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadJfO': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmuKfY': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fpeMgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fptLf8': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_muxNgs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 1.818 seconds; current allocated memory: 396.167 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 73.29 MHz
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weimb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weincg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weipcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weircU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weisc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weitde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weivdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weixdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weizec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiHfu_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiIfE_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:31 . Memory (MB): peak = 508.477 ; gain = 416.195
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 91.118 seconds; peak allocated memory: 396.167 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 198.555 ; gain = 106.289
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 198.555 ; gain = 106.289
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 198.555 ; gain = 106.289
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 198.555 ; gain = 106.289
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label1' (cg4002/myip_v1_0_HLS.cpp:55) in function 'myip_v1_0_HLS' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label2' (cg4002/myip_v1_0_HLS.cpp:71) in function 'myip_v1_0_HLS' completely with a factor of 100.
INFO: [XFORM 203-102] Partitioning array 'weights1' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' (cg4002/myip_v1_0_HLS.cpp:38) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bias3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' (cg4002/myip_v1_0_HLS.cpp:38) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 198.555 ; gain = 106.289
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:49:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:61:5)
INFO: [HLS 200-472] Inferring partial write operation for 'v2' (cg4002/myip_v1_0_HLS.cpp:76:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 198.555 ; gain = 106.289
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.87 seconds; current allocated memory: 125.568 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.286 seconds; current allocated memory: 131.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_0' to 'myip_v1_0_HLS_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_1' to 'myip_v1_0_HLS_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_2' to 'myip_v1_0_HLS_weidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_3' to 'myip_v1_0_HLS_weieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_4' to 'myip_v1_0_HLS_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_5' to 'myip_v1_0_HLS_weig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_6' to 'myip_v1_0_HLS_weihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_7' to 'myip_v1_0_HLS_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_8' to 'myip_v1_0_HLS_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_9' to 'myip_v1_0_HLS_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_10' to 'myip_v1_0_HLS_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_11' to 'myip_v1_0_HLS_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_12' to 'myip_v1_0_HLS_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_13' to 'myip_v1_0_HLS_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_14' to 'myip_v1_0_HLS_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_15' to 'myip_v1_0_HLS_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_16' to 'myip_v1_0_HLS_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_17' to 'myip_v1_0_HLS_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_18' to 'myip_v1_0_HLS_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_19' to 'myip_v1_0_HLS_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_20' to 'myip_v1_0_HLS_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_21' to 'myip_v1_0_HLS_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_22' to 'myip_v1_0_HLS_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_23' to 'myip_v1_0_HLS_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2' to 'myip_v1_0_HLS_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights3' to 'myip_v1_0_HLS_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_3_full_dsp_1' to 'myip_v1_0_HLS_fadBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_2_max_dsp_1' to 'myip_v1_0_HLS_fmuCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fcmp_32ns_32ns_1_2_1' to 'myip_v1_0_HLS_fcmDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_mux_42_32_1_1' to 'myip_v1_0_HLS_muxEe0' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fcmDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmuCeG': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_muxEe0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 21.246 seconds; current allocated memory: 140.646 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 73.29 MHz
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weidEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weieOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weifYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weig8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weihbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weimb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weincg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weipcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weircU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weisc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weitde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weivdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weixdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weizec_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiAem_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:01:44 . Memory (MB): peak = 254.188 ; gain = 161.922
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 103.613 seconds; peak allocated memory: 140.646 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from cg4002/myip_v1_0_HLS.cpp:1:
cg4002/myip_v1_0_HLS.cpp:37:11: error: use of undeclared identifier 'HIDDEN_LAYER2_SIZE'
 float v2[HIDDEN_LAYER2_SIZE];
          ^
cg4002/myip_v1_0_HLS.cpp:69:51: error: use of undeclared identifier 'HIDDEN_LAYER2_SIZE'
  myip_v1_0_HLS_for3:for(word_cnt = 0; word_cnt < HIDDEN_LAYER2_SIZE; word_cnt++){
                                                  ^
cg4002/myip_v1_0_HLS.cpp:86:24: error: use of undeclared identifier 'HIDDEN_LAYER2_SIZE'
   for (int x = 0; x < HIDDEN_LAYER2_SIZE; x++) {
                       ^
cg4002/myip_v1_0_HLS.cpp:87:13: error: use of undeclared identifier 'weights3'
    sum3 += weights3[x][word_cnt] * v2[x];
            ^
cg4002/myip_v1_0_HLS.cpp:89:12: error: use of undeclared identifier 'bias3'
   sum3 += bias3[word_cnt];
           ^
5 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from cg4002/myip_v1_0_HLS.cpp:1:
cg4002/myip_v1_0_HLS.cpp:37:11: error: use of undeclared identifier 'HIDDEN_LAYER2_SIZE'
 float v2[HIDDEN_LAYER2_SIZE];
          ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 198.480 ; gain = 106.152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 198.480 ; gain = 106.152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 198.480 ; gain = 106.152
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 198.480 ; gain = 106.152
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label1' (cg4002/myip_v1_0_HLS.cpp:56) in function 'myip_v1_0_HLS' completely with a factor of 42.
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label2' (cg4002/myip_v1_0_HLS.cpp:72) in function 'myip_v1_0_HLS' completely with a factor of 254.
INFO: [XFORM 203-102] Partitioning array 'weights1' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' (cg4002/myip_v1_0_HLS.cpp:37) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bias2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' (cg4002/myip_v1_0_HLS.cpp:37) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 198.480 ; gain = 106.152
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:62:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:31 . Memory (MB): peak = 198.480 ; gain = 106.152
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.519 seconds; current allocated memory: 136.166 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.345 seconds; current allocated memory: 151.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_0' to 'myip_v1_0_HLS_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_1' to 'myip_v1_0_HLS_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_2' to 'myip_v1_0_HLS_weidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_3' to 'myip_v1_0_HLS_weieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_4' to 'myip_v1_0_HLS_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_5' to 'myip_v1_0_HLS_weig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_6' to 'myip_v1_0_HLS_weihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_7' to 'myip_v1_0_HLS_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_8' to 'myip_v1_0_HLS_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_9' to 'myip_v1_0_HLS_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_10' to 'myip_v1_0_HLS_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_11' to 'myip_v1_0_HLS_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_12' to 'myip_v1_0_HLS_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_13' to 'myip_v1_0_HLS_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_14' to 'myip_v1_0_HLS_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_15' to 'myip_v1_0_HLS_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_16' to 'myip_v1_0_HLS_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_17' to 'myip_v1_0_HLS_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_18' to 'myip_v1_0_HLS_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_19' to 'myip_v1_0_HLS_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_20' to 'myip_v1_0_HLS_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_21' to 'myip_v1_0_HLS_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_22' to 'myip_v1_0_HLS_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_23' to 'myip_v1_0_HLS_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_24' to 'myip_v1_0_HLS_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_25' to 'myip_v1_0_HLS_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_26' to 'myip_v1_0_HLS_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_27' to 'myip_v1_0_HLS_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_28' to 'myip_v1_0_HLS_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_29' to 'myip_v1_0_HLS_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_30' to 'myip_v1_0_HLS_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_31' to 'myip_v1_0_HLS_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_32' to 'myip_v1_0_HLS_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_33' to 'myip_v1_0_HLS_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_34' to 'myip_v1_0_HLS_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_35' to 'myip_v1_0_HLS_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_36' to 'myip_v1_0_HLS_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_37' to 'myip_v1_0_HLS_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_38' to 'myip_v1_0_HLS_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_39' to 'myip_v1_0_HLS_weiOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_40' to 'myip_v1_0_HLS_weiPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_41' to 'myip_v1_0_HLS_weiQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2' to 'myip_v1_0_HLS_weiRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_3_full_dsp_1' to 'myip_v1_0_HLS_fadShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_2_max_dsp_1' to 'myip_v1_0_HLS_fmuThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fcmp_32ns_32ns_1_2_1' to 'myip_v1_0_HLS_fcmUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_mux_42_32_1_1' to 'myip_v1_0_HLS_muxVhK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadShg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fcmUhA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmuThq': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_muxVhK': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 21.127 seconds; current allocated memory: 177.337 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.95 MHz
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weidEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weieOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weifYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weig8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weihbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weimb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weincg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weipcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weircU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weisc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weitde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weivdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weixdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weizec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiJfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiNgs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiOgC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiPgM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiQgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiRg6_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:01:59 . Memory (MB): peak = 295.609 ; gain = 203.281
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 119.218 seconds; peak allocated memory: 177.337 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 198.645 ; gain = 106.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 198.645 ; gain = 106.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 198.645 ; gain = 106.324
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 198.645 ; gain = 106.324
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label1' (cg4002/myip_v1_0_HLS.cpp:56) in function 'myip_v1_0_HLS' completely with a factor of 42.
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label2' (cg4002/myip_v1_0_HLS.cpp:72) in function 'myip_v1_0_HLS' completely with a factor of 192.
INFO: [XFORM 203-102] Partitioning array 'weights1' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' (cg4002/myip_v1_0_HLS.cpp:37) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bias2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' (cg4002/myip_v1_0_HLS.cpp:37) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 198.645 ; gain = 106.324
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:62:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 198.645 ; gain = 106.324
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.443 seconds; current allocated memory: 131.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.548 seconds; current allocated memory: 142.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_0' to 'myip_v1_0_HLS_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_1' to 'myip_v1_0_HLS_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_2' to 'myip_v1_0_HLS_weidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_3' to 'myip_v1_0_HLS_weieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_4' to 'myip_v1_0_HLS_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_5' to 'myip_v1_0_HLS_weig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_6' to 'myip_v1_0_HLS_weihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_7' to 'myip_v1_0_HLS_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_8' to 'myip_v1_0_HLS_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_9' to 'myip_v1_0_HLS_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_10' to 'myip_v1_0_HLS_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_11' to 'myip_v1_0_HLS_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_12' to 'myip_v1_0_HLS_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_13' to 'myip_v1_0_HLS_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_14' to 'myip_v1_0_HLS_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_15' to 'myip_v1_0_HLS_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_16' to 'myip_v1_0_HLS_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_17' to 'myip_v1_0_HLS_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_18' to 'myip_v1_0_HLS_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_19' to 'myip_v1_0_HLS_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_20' to 'myip_v1_0_HLS_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_21' to 'myip_v1_0_HLS_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_22' to 'myip_v1_0_HLS_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_23' to 'myip_v1_0_HLS_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_24' to 'myip_v1_0_HLS_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_25' to 'myip_v1_0_HLS_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_26' to 'myip_v1_0_HLS_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_27' to 'myip_v1_0_HLS_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_28' to 'myip_v1_0_HLS_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_29' to 'myip_v1_0_HLS_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_30' to 'myip_v1_0_HLS_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_31' to 'myip_v1_0_HLS_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_32' to 'myip_v1_0_HLS_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_33' to 'myip_v1_0_HLS_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_34' to 'myip_v1_0_HLS_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_35' to 'myip_v1_0_HLS_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_36' to 'myip_v1_0_HLS_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_37' to 'myip_v1_0_HLS_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_38' to 'myip_v1_0_HLS_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_39' to 'myip_v1_0_HLS_weiOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_40' to 'myip_v1_0_HLS_weiPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_41' to 'myip_v1_0_HLS_weiQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2' to 'myip_v1_0_HLS_weiRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_3_full_dsp_1' to 'myip_v1_0_HLS_fadShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_2_max_dsp_1' to 'myip_v1_0_HLS_fmuThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fcmp_32ns_32ns_1_2_1' to 'myip_v1_0_HLS_fcmUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_mux_42_32_1_1' to 'myip_v1_0_HLS_muxVhK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadShg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fcmUhA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmuThq': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_muxVhK': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 15.462 seconds; current allocated memory: 161.904 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 67.28 MHz
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weidEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weieOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weifYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weig8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weihbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weimb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weincg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weipcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weircU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weisc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weitde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weivdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weixdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weizec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiJfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiNgs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiOgC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiPgM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiQgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiRg6_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:25 . Memory (MB): peak = 267.691 ; gain = 175.371
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 84.667 seconds; peak allocated memory: 161.904 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 197.762 ; gain = 105.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 197.762 ; gain = 105.375
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 197.762 ; gain = 105.375
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 197.762 ; gain = 105.375
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label1' (cg4002/myip_v1_0_HLS.cpp:56) in function 'myip_v1_0_HLS' completely with a factor of 42.
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label2' (cg4002/myip_v1_0_HLS.cpp:72) in function 'myip_v1_0_HLS' completely with a factor of 75.
INFO: [XFORM 203-102] Partitioning array 'weights1' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' (cg4002/myip_v1_0_HLS.cpp:37) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bias2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' (cg4002/myip_v1_0_HLS.cpp:37) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 197.762 ; gain = 105.375
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:62:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 197.762 ; gain = 105.375
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.356 seconds; current allocated memory: 121.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (15.2029ns) exceeds the target (target clock period: 15ns, clock uncertainty: 1.875ns, effective delay budget: 13.125ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('sum_1', cg4002/myip_v1_0_HLS.cpp:57) (15.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.018 seconds; current allocated memory: 126.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_0' to 'myip_v1_0_HLS_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_1' to 'myip_v1_0_HLS_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_2' to 'myip_v1_0_HLS_weidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_3' to 'myip_v1_0_HLS_weieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_4' to 'myip_v1_0_HLS_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_5' to 'myip_v1_0_HLS_weig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_6' to 'myip_v1_0_HLS_weihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_7' to 'myip_v1_0_HLS_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_8' to 'myip_v1_0_HLS_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_9' to 'myip_v1_0_HLS_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_10' to 'myip_v1_0_HLS_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_11' to 'myip_v1_0_HLS_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_12' to 'myip_v1_0_HLS_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_13' to 'myip_v1_0_HLS_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_14' to 'myip_v1_0_HLS_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_15' to 'myip_v1_0_HLS_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_16' to 'myip_v1_0_HLS_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_17' to 'myip_v1_0_HLS_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_18' to 'myip_v1_0_HLS_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_19' to 'myip_v1_0_HLS_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_20' to 'myip_v1_0_HLS_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_21' to 'myip_v1_0_HLS_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_22' to 'myip_v1_0_HLS_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_23' to 'myip_v1_0_HLS_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_24' to 'myip_v1_0_HLS_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_25' to 'myip_v1_0_HLS_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_26' to 'myip_v1_0_HLS_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_27' to 'myip_v1_0_HLS_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_28' to 'myip_v1_0_HLS_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_29' to 'myip_v1_0_HLS_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_30' to 'myip_v1_0_HLS_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_31' to 'myip_v1_0_HLS_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_32' to 'myip_v1_0_HLS_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_33' to 'myip_v1_0_HLS_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_34' to 'myip_v1_0_HLS_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_35' to 'myip_v1_0_HLS_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_36' to 'myip_v1_0_HLS_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_37' to 'myip_v1_0_HLS_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_38' to 'myip_v1_0_HLS_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_39' to 'myip_v1_0_HLS_weiOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_40' to 'myip_v1_0_HLS_weiPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_41' to 'myip_v1_0_HLS_weiQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2' to 'myip_v1_0_HLS_weiRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_3_full_dsp_1' to 'myip_v1_0_HLS_fadShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_2_max_dsp_1' to 'myip_v1_0_HLS_fmuThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fcmp_32ns_32ns_1_2_1' to 'myip_v1_0_HLS_fcmUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_mux_42_32_1_1' to 'myip_v1_0_HLS_muxVhK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadShg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fcmUhA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmuThq': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_muxVhK': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 4.565 seconds; current allocated memory: 134.885 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 65.78 MHz
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weidEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weieOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weifYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weig8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weihbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weimb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weincg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weipcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weircU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weisc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weitde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weivdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weixdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weizec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiJfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiNgs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiOgC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiPgM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiQgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiRg6_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:01:18 . Memory (MB): peak = 218.172 ; gain = 125.785
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 78.358 seconds; peak allocated memory: 134.885 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 198.238 ; gain = 105.918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 198.238 ; gain = 105.918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 198.238 ; gain = 105.918
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 198.238 ; gain = 105.918
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label1' (cg4002/myip_v1_0_HLS.cpp:56) in function 'myip_v1_0_HLS' completely with a factor of 42.
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label2' (cg4002/myip_v1_0_HLS.cpp:72) in function 'myip_v1_0_HLS' completely with a factor of 356.
INFO: [XFORM 203-102] Partitioning array 'weights1' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' (cg4002/myip_v1_0_HLS.cpp:37) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bias2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' (cg4002/myip_v1_0_HLS.cpp:37) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 198.238 ; gain = 105.918
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:62:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:36 . Memory (MB): peak = 198.238 ; gain = 105.918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.365 seconds; current allocated memory: 145.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 20.097 seconds; current allocated memory: 168.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_0' to 'myip_v1_0_HLS_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_1' to 'myip_v1_0_HLS_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_2' to 'myip_v1_0_HLS_weidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_3' to 'myip_v1_0_HLS_weieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_4' to 'myip_v1_0_HLS_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_5' to 'myip_v1_0_HLS_weig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_6' to 'myip_v1_0_HLS_weihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_7' to 'myip_v1_0_HLS_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_8' to 'myip_v1_0_HLS_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_9' to 'myip_v1_0_HLS_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_10' to 'myip_v1_0_HLS_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_11' to 'myip_v1_0_HLS_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_12' to 'myip_v1_0_HLS_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_13' to 'myip_v1_0_HLS_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_14' to 'myip_v1_0_HLS_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_15' to 'myip_v1_0_HLS_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_16' to 'myip_v1_0_HLS_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_17' to 'myip_v1_0_HLS_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_18' to 'myip_v1_0_HLS_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_19' to 'myip_v1_0_HLS_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_20' to 'myip_v1_0_HLS_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_21' to 'myip_v1_0_HLS_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_22' to 'myip_v1_0_HLS_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_23' to 'myip_v1_0_HLS_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_24' to 'myip_v1_0_HLS_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_25' to 'myip_v1_0_HLS_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_26' to 'myip_v1_0_HLS_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_27' to 'myip_v1_0_HLS_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_28' to 'myip_v1_0_HLS_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_29' to 'myip_v1_0_HLS_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_30' to 'myip_v1_0_HLS_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_31' to 'myip_v1_0_HLS_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_32' to 'myip_v1_0_HLS_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_33' to 'myip_v1_0_HLS_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_34' to 'myip_v1_0_HLS_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_35' to 'myip_v1_0_HLS_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_36' to 'myip_v1_0_HLS_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_37' to 'myip_v1_0_HLS_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_38' to 'myip_v1_0_HLS_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_39' to 'myip_v1_0_HLS_weiOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_40' to 'myip_v1_0_HLS_weiPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_41' to 'myip_v1_0_HLS_weiQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2' to 'myip_v1_0_HLS_weiRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_3_full_dsp_1' to 'myip_v1_0_HLS_fadShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_2_max_dsp_1' to 'myip_v1_0_HLS_fmuThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fcmp_32ns_32ns_1_2_1' to 'myip_v1_0_HLS_fcmUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_mux_42_32_1_1' to 'myip_v1_0_HLS_muxVhK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadShg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fcmUhA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmuThq': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_muxVhK': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 28.029 seconds; current allocated memory: 208.224 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 70.72 MHz
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weidEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weieOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weifYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weig8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weihbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weimb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weincg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weipcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weircU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weisc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weitde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weivdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weixdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weizec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiJfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiNgs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiOgC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiPgM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiQgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiRg6_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:04:12 . Memory (MB): peak = 348.586 ; gain = 256.266
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 251.958 seconds; peak allocated memory: 208.224 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 198.363 ; gain = 106.062
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 198.363 ; gain = 106.062
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 198.363 ; gain = 106.062
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 198.363 ; gain = 106.062
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label1' (cg4002/myip_v1_0_HLS.cpp:56) in function 'myip_v1_0_HLS' completely with a factor of 42.
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label2' (cg4002/myip_v1_0_HLS.cpp:72) in function 'myip_v1_0_HLS' completely with a factor of 240.
INFO: [XFORM 203-102] Partitioning array 'weights1' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'bias2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' (cg4002/myip_v1_0_HLS.cpp:37) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'bias2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' (cg4002/myip_v1_0_HLS.cpp:37) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 198.363 ; gain = 106.062
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:62:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 198.363 ; gain = 106.062
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.438 seconds; current allocated memory: 135.253 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.002 seconds; current allocated memory: 149.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_0' to 'myip_v1_0_HLS_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_1' to 'myip_v1_0_HLS_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_2' to 'myip_v1_0_HLS_weidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_3' to 'myip_v1_0_HLS_weieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_4' to 'myip_v1_0_HLS_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_5' to 'myip_v1_0_HLS_weig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_6' to 'myip_v1_0_HLS_weihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_7' to 'myip_v1_0_HLS_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_8' to 'myip_v1_0_HLS_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_9' to 'myip_v1_0_HLS_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_10' to 'myip_v1_0_HLS_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_11' to 'myip_v1_0_HLS_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_12' to 'myip_v1_0_HLS_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_13' to 'myip_v1_0_HLS_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_14' to 'myip_v1_0_HLS_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_15' to 'myip_v1_0_HLS_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_16' to 'myip_v1_0_HLS_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_17' to 'myip_v1_0_HLS_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_18' to 'myip_v1_0_HLS_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_19' to 'myip_v1_0_HLS_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_20' to 'myip_v1_0_HLS_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_21' to 'myip_v1_0_HLS_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_22' to 'myip_v1_0_HLS_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_23' to 'myip_v1_0_HLS_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_24' to 'myip_v1_0_HLS_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_25' to 'myip_v1_0_HLS_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_26' to 'myip_v1_0_HLS_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_27' to 'myip_v1_0_HLS_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_28' to 'myip_v1_0_HLS_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_29' to 'myip_v1_0_HLS_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_30' to 'myip_v1_0_HLS_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_31' to 'myip_v1_0_HLS_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_32' to 'myip_v1_0_HLS_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_33' to 'myip_v1_0_HLS_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_34' to 'myip_v1_0_HLS_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_35' to 'myip_v1_0_HLS_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_36' to 'myip_v1_0_HLS_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_37' to 'myip_v1_0_HLS_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_38' to 'myip_v1_0_HLS_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_39' to 'myip_v1_0_HLS_weiOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_40' to 'myip_v1_0_HLS_weiPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_41' to 'myip_v1_0_HLS_weiQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2' to 'myip_v1_0_HLS_weiRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_3_full_dsp_1' to 'myip_v1_0_HLS_fadShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_2_max_dsp_1' to 'myip_v1_0_HLS_fmuThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fcmp_32ns_32ns_1_2_1' to 'myip_v1_0_HLS_fcmUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_mux_42_32_1_1' to 'myip_v1_0_HLS_muxVhK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadShg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fcmUhA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmuThq': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_muxVhK': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 19.155 seconds; current allocated memory: 173.908 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 66.76 MHz
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weidEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weieOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weifYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weig8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weihbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weimb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weincg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weipcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weircU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weisc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weitde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weivdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weixdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weizec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiJfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiNgs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiOgC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiPgM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiQgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiRg6_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:01:56 . Memory (MB): peak = 288.512 ; gain = 196.211
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 115.717 seconds; peak allocated memory: 173.908 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 198.566 ; gain = 106.234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 198.566 ; gain = 106.234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 198.566 ; gain = 106.234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:53 . Memory (MB): peak = 198.566 ; gain = 106.234
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label1' (cg4002/myip_v1_0_HLS.cpp:56) in function 'myip_v1_0_HLS' completely with a factor of 42.
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label2' (cg4002/myip_v1_0_HLS.cpp:72) in function 'myip_v1_0_HLS' completely with a factor of 218.
INFO: [XFORM 203-102] Partitioning array 'weights1' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 198.566 ; gain = 106.234
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:62:5)
INFO: [HLS 200-472] Inferring partial write operation for 'v2' (cg4002/myip_v1_0_HLS.cpp:77:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 198.566 ; gain = 106.234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 62.592 seconds; current allocated memory: 134.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (15.4376ns) exceeds the target (target clock period: 15ns, clock uncertainty: 1.875ns, effective delay budget: 13.125ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('sum_1', cg4002/myip_v1_0_HLS.cpp:57) (15.4 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 31.378 seconds; current allocated memory: 147.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_0' to 'myip_v1_0_HLS_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_1' to 'myip_v1_0_HLS_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_2' to 'myip_v1_0_HLS_weidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_3' to 'myip_v1_0_HLS_weieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_4' to 'myip_v1_0_HLS_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_5' to 'myip_v1_0_HLS_weig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_6' to 'myip_v1_0_HLS_weihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_7' to 'myip_v1_0_HLS_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_8' to 'myip_v1_0_HLS_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_9' to 'myip_v1_0_HLS_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_10' to 'myip_v1_0_HLS_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_11' to 'myip_v1_0_HLS_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_12' to 'myip_v1_0_HLS_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_13' to 'myip_v1_0_HLS_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_14' to 'myip_v1_0_HLS_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_15' to 'myip_v1_0_HLS_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_16' to 'myip_v1_0_HLS_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_17' to 'myip_v1_0_HLS_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_18' to 'myip_v1_0_HLS_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_19' to 'myip_v1_0_HLS_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_20' to 'myip_v1_0_HLS_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_21' to 'myip_v1_0_HLS_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_22' to 'myip_v1_0_HLS_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_23' to 'myip_v1_0_HLS_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_24' to 'myip_v1_0_HLS_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_25' to 'myip_v1_0_HLS_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_26' to 'myip_v1_0_HLS_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_27' to 'myip_v1_0_HLS_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_28' to 'myip_v1_0_HLS_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_29' to 'myip_v1_0_HLS_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_30' to 'myip_v1_0_HLS_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_31' to 'myip_v1_0_HLS_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_32' to 'myip_v1_0_HLS_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_33' to 'myip_v1_0_HLS_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_34' to 'myip_v1_0_HLS_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_35' to 'myip_v1_0_HLS_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_36' to 'myip_v1_0_HLS_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_37' to 'myip_v1_0_HLS_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_38' to 'myip_v1_0_HLS_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_39' to 'myip_v1_0_HLS_weiOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_40' to 'myip_v1_0_HLS_weiPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_41' to 'myip_v1_0_HLS_weiQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2' to 'myip_v1_0_HLS_weiRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_3_full_dsp_1' to 'myip_v1_0_HLS_fadShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_2_max_dsp_1' to 'myip_v1_0_HLS_fmuThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fcmp_32ns_32ns_1_2_1' to 'myip_v1_0_HLS_fcmUhA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadShg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fcmUhA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmuThq': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 23.675 seconds; current allocated memory: 171.070 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 64.78 MHz
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weidEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weieOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weifYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weig8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weihbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weimb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weincg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weipcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weircU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weisc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weitde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weivdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weixdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weizec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiJfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiNgs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiOgC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiPgM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiQgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiRg6_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias2_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:02:45 . Memory (MB): peak = 285.543 ; gain = 193.211
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 165.4 seconds; peak allocated memory: 171.070 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 197.812 ; gain = 105.484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 197.812 ; gain = 105.484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 197.812 ; gain = 105.484
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 197.812 ; gain = 105.484
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label1' (cg4002/myip_v1_0_HLS.cpp:56) in function 'myip_v1_0_HLS' completely with a factor of 42.
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label2' (cg4002/myip_v1_0_HLS.cpp:72) in function 'myip_v1_0_HLS' completely with a factor of 54.
INFO: [XFORM 203-102] Partitioning array 'weights2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'weights1' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 197.812 ; gain = 105.484
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:62:5)
INFO: [HLS 200-472] Inferring partial write operation for 'v2' (cg4002/myip_v1_0_HLS.cpp:77:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 197.812 ; gain = 105.484
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.823 seconds; current allocated memory: 119.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.964 seconds; current allocated memory: 122.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_0' to 'myip_v1_0_HLS_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_1' to 'myip_v1_0_HLS_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_2' to 'myip_v1_0_HLS_weidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_3' to 'myip_v1_0_HLS_weieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_4' to 'myip_v1_0_HLS_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_5' to 'myip_v1_0_HLS_weig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_6' to 'myip_v1_0_HLS_weihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_7' to 'myip_v1_0_HLS_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_8' to 'myip_v1_0_HLS_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_9' to 'myip_v1_0_HLS_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_10' to 'myip_v1_0_HLS_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_11' to 'myip_v1_0_HLS_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_12' to 'myip_v1_0_HLS_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_13' to 'myip_v1_0_HLS_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_14' to 'myip_v1_0_HLS_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_15' to 'myip_v1_0_HLS_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_16' to 'myip_v1_0_HLS_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_17' to 'myip_v1_0_HLS_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_18' to 'myip_v1_0_HLS_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_19' to 'myip_v1_0_HLS_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_20' to 'myip_v1_0_HLS_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_21' to 'myip_v1_0_HLS_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_22' to 'myip_v1_0_HLS_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_23' to 'myip_v1_0_HLS_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_24' to 'myip_v1_0_HLS_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_25' to 'myip_v1_0_HLS_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_26' to 'myip_v1_0_HLS_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_27' to 'myip_v1_0_HLS_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_28' to 'myip_v1_0_HLS_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_29' to 'myip_v1_0_HLS_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_30' to 'myip_v1_0_HLS_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_31' to 'myip_v1_0_HLS_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_32' to 'myip_v1_0_HLS_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_33' to 'myip_v1_0_HLS_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_34' to 'myip_v1_0_HLS_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_35' to 'myip_v1_0_HLS_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_36' to 'myip_v1_0_HLS_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_37' to 'myip_v1_0_HLS_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_38' to 'myip_v1_0_HLS_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_39' to 'myip_v1_0_HLS_weiOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_40' to 'myip_v1_0_HLS_weiPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_41' to 'myip_v1_0_HLS_weiQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_0' to 'myip_v1_0_HLS_weiRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_1' to 'myip_v1_0_HLS_weiShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_2' to 'myip_v1_0_HLS_weiThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_3' to 'myip_v1_0_HLS_weiUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_4' to 'myip_v1_0_HLS_weiVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_5' to 'myip_v1_0_HLS_weiWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_6' to 'myip_v1_0_HLS_weiXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_7' to 'myip_v1_0_HLS_weiYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_8' to 'myip_v1_0_HLS_weiZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_9' to 'myip_v1_0_HLS_wei0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_10' to 'myip_v1_0_HLS_wei1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_11' to 'myip_v1_0_HLS_wei2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_12' to 'myip_v1_0_HLS_wei3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_13' to 'myip_v1_0_HLS_wei4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_14' to 'myip_v1_0_HLS_wei5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_15' to 'myip_v1_0_HLS_wei6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_16' to 'myip_v1_0_HLS_wei7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_17' to 'myip_v1_0_HLS_wei8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_18' to 'myip_v1_0_HLS_wei9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_19' to 'myip_v1_0_HLS_weibak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_20' to 'myip_v1_0_HLS_weibbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_21' to 'myip_v1_0_HLS_weibck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_22' to 'myip_v1_0_HLS_weibdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_23' to 'myip_v1_0_HLS_weibek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_24' to 'myip_v1_0_HLS_weibfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_25' to 'myip_v1_0_HLS_weibgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_26' to 'myip_v1_0_HLS_weibhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_27' to 'myip_v1_0_HLS_weibil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_28' to 'myip_v1_0_HLS_weibjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_29' to 'myip_v1_0_HLS_weibkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_30' to 'myip_v1_0_HLS_weibll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_31' to 'myip_v1_0_HLS_weibml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_32' to 'myip_v1_0_HLS_weibnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_33' to 'myip_v1_0_HLS_weibom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_34' to 'myip_v1_0_HLS_weibpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_35' to 'myip_v1_0_HLS_weibqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_36' to 'myip_v1_0_HLS_weibrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_37' to 'myip_v1_0_HLS_weibsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_38' to 'myip_v1_0_HLS_weibtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_39' to 'myip_v1_0_HLS_weibun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_40' to 'myip_v1_0_HLS_weibvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_41' to 'myip_v1_0_HLS_weibwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_42' to 'myip_v1_0_HLS_weibxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_43' to 'myip_v1_0_HLS_weibyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_44' to 'myip_v1_0_HLS_weibzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_45' to 'myip_v1_0_HLS_weibAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_46' to 'myip_v1_0_HLS_weibBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_47' to 'myip_v1_0_HLS_weibCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_48' to 'myip_v1_0_HLS_weibDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_49' to 'myip_v1_0_HLS_weibEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_50' to 'myip_v1_0_HLS_weibFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_51' to 'myip_v1_0_HLS_weibGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_52' to 'myip_v1_0_HLS_weibHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2_53' to 'myip_v1_0_HLS_weibIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_3_full_dsp_1' to 'myip_v1_0_HLS_fadbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_2_max_dsp_1' to 'myip_v1_0_HLS_fmubKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fcmp_32ns_32ns_1_2_1' to 'myip_v1_0_HLS_fcmbLp' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadbJp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fcmbLp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmubKp': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 6.004 seconds; current allocated memory: 130.088 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 69.47 MHz
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weidEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weieOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weifYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weig8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weihbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weimb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weincg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weipcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weircU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weisc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weitde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weivdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weixdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weizec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiJfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiNgs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiOgC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiPgM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiQgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiThq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiUhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiVhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiWhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiXh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiZio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei0iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei1iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei2iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei3i2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei4jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei5jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei6jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei7jG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei8jQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_wei9j0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibak_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibbk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibck_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibdk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibek_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibgk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibhl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibil_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibjl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibkl_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibll_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibml_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibnm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibom_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibpm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibqm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibrm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibsm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibtn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibun_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibvn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibwn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibxn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibyn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibzo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibAo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibBo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibCo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibDo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibEo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibFp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibGp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibHp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibIp_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias2_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:37 . Memory (MB): peak = 209.676 ; gain = 117.348
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 96.892 seconds; peak allocated memory: 130.088 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cg4002/myip_v1_0_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 198.250 ; gain = 105.961
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 198.250 ; gain = 105.961
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 198.250 ; gain = 105.961
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 198.250 ; gain = 105.961
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label1' (cg4002/myip_v1_0_HLS.cpp:56) in function 'myip_v1_0_HLS' completely with a factor of 42.
INFO: [HLS 200-489] Unrolling loop 'myip_v1_0_HLS_label2' (cg4002/myip_v1_0_HLS.cpp:72) in function 'myip_v1_0_HLS' completely with a factor of 172.
INFO: [XFORM 203-102] Partitioning array 'weights1' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 198.250 ; gain = 105.961
INFO: [HLS 200-472] Inferring partial write operation for 'input' (cg4002/myip_v1_0_HLS.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'v' (cg4002/myip_v1_0_HLS.cpp:62:5)
INFO: [HLS 200-472] Inferring partial write operation for 'v2' (cg4002/myip_v1_0_HLS.cpp:77:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 198.250 ; gain = 105.961
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myip_v1_0_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.619 seconds; current allocated memory: 130.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.734 seconds; current allocated memory: 140.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myip_v1_0_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myip_v1_0_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myip_v1_0_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_0' to 'myip_v1_0_HLS_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_1' to 'myip_v1_0_HLS_weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_2' to 'myip_v1_0_HLS_weidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_3' to 'myip_v1_0_HLS_weieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_4' to 'myip_v1_0_HLS_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_5' to 'myip_v1_0_HLS_weig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_6' to 'myip_v1_0_HLS_weihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_7' to 'myip_v1_0_HLS_weiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_8' to 'myip_v1_0_HLS_weijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_9' to 'myip_v1_0_HLS_weikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_10' to 'myip_v1_0_HLS_weilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_11' to 'myip_v1_0_HLS_weimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_12' to 'myip_v1_0_HLS_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_13' to 'myip_v1_0_HLS_weiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_14' to 'myip_v1_0_HLS_weipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_15' to 'myip_v1_0_HLS_weiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_16' to 'myip_v1_0_HLS_weircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_17' to 'myip_v1_0_HLS_weisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_18' to 'myip_v1_0_HLS_weitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_19' to 'myip_v1_0_HLS_weiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_20' to 'myip_v1_0_HLS_weivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_21' to 'myip_v1_0_HLS_weiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_22' to 'myip_v1_0_HLS_weixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_23' to 'myip_v1_0_HLS_weiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_24' to 'myip_v1_0_HLS_weizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_25' to 'myip_v1_0_HLS_weiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_26' to 'myip_v1_0_HLS_weiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_27' to 'myip_v1_0_HLS_weiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_28' to 'myip_v1_0_HLS_weiDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_29' to 'myip_v1_0_HLS_weiEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_30' to 'myip_v1_0_HLS_weiFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_31' to 'myip_v1_0_HLS_weiGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_32' to 'myip_v1_0_HLS_weiHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_33' to 'myip_v1_0_HLS_weiIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_34' to 'myip_v1_0_HLS_weiJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_35' to 'myip_v1_0_HLS_weiKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_36' to 'myip_v1_0_HLS_weiLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_37' to 'myip_v1_0_HLS_weiMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_38' to 'myip_v1_0_HLS_weiNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_39' to 'myip_v1_0_HLS_weiOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_40' to 'myip_v1_0_HLS_weiPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights1_41' to 'myip_v1_0_HLS_weiQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_weights2' to 'myip_v1_0_HLS_weiRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fadd_32ns_32ns_32_3_full_dsp_1' to 'myip_v1_0_HLS_fadShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fmul_32ns_32ns_32_2_max_dsp_1' to 'myip_v1_0_HLS_fmuThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'myip_v1_0_HLS_fcmp_32ns_32ns_1_2_1' to 'myip_v1_0_HLS_fcmUhA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fadShg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fcmUhA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myip_v1_0_HLS_fmuThq': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myip_v1_0_HLS'.
INFO: [HLS 200-111]  Elapsed time: 35.131 seconds; current allocated memory: 158.610 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 72.17 MHz
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weidEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weieOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weifYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weig8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weihbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weijbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weikbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weilbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weimb6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weincg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiocq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weipcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiqcK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weircU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weisc4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weitde_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weivdy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiwdI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weixdS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weizec_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiAem_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiBew_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiCeG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiEe0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiHfu_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiIfE_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiJfO_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiKfY_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiMgi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiNgs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiOgC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiPgM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiQgW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_weiRg6_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'myip_v1_0_HLS_bias2_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_v2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'myip_v1_0_HLS_input_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:03:33 . Memory (MB): peak = 262.953 ; gain = 170.664
INFO: [VHDL 208-304] Generating VHDL RTL for myip_v1_0_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for myip_v1_0_HLS.
INFO: [HLS 200-112] Total elapsed time: 213.239 seconds; peak allocated memory: 158.610 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
