"ssp_mux.2"	,	L_59
"pll1_2_1_5"	,	L_18
CLK_SET_RATE_NO_REPARENT	,	V_26
"pxa27x-keypad"	,	L_28
"sdh0"	,	L_73
clk_lock	,	V_15
"uart1_mux"	,	L_43
"ssp4"	,	L_68
"ccic_phy_mux.0"	,	L_96
"rtc"	,	L_29
"ssp_mux.1"	,	L_55
ccic_parent	,	V_43
"uart2_mux"	,	L_47
"ccic0_phy_mux"	,	L_95
ARRAY_SIZE	,	F_8
"ssp4_mux"	,	L_66
clk	,	V_4
"pll1_16"	,	L_10
"twsi0"	,	L_21
"uart0"	,	L_41
"sdhci-pxa.0"	,	L_75
"hclk"	,	L_90
"pll1_96"	,	L_15
"usb_clk"	,	L_81
"sdh1"	,	L_77
"phyclk"	,	L_98
clk_set_parent	,	F_12
"pll1_3_16"	,	L_19
APBC_PWM3	,	V_24
APBC_GPIO	,	V_18
APBC_PWM1	,	V_22
mmp_clk_register_apmu	,	F_13
APBC_PWM2	,	V_23
disp_parent	,	V_41
APBC_PWM0	,	V_21
"mmp-ccic.0"	,	L_94
"usb_pll"	,	L_80
pr_err	,	F_3
"pxa2xx-i2c.0"	,	L_22
"mmp-disp.0"	,	L_88
"pll1_4"	,	L_8
"mmp-gpio"	,	L_26
"uart0_mux"	,	L_39
"pxa2xx-uart.2"	,	L_50
"error to ioremap APMU base\n"	,	L_2
"pxa2xx-uart.0"	,	L_42
"pxa168-pwm.3"	,	L_38
"clk32"	,	L_4
"sdh0_mux"	,	L_72
"mmp-ssp.0"	,	L_53
APMU_SDH1	,	V_39
"sdhci-pxa.1"	,	L_78
"ssp_mux.4"	,	L_67
APMU_SDH0	,	V_38
"ssp2_mux"	,	L_58
"dfc"	,	L_70
"error to ioremap APBC base\n"	,	L_3
"pwm3"	,	L_37
"usb"	,	L_79
"sphyclk_div"	,	L_100
clk_register_fixed_factor	,	F_6
"pxa2xx-uart.1"	,	L_46
"error to ioremap MPMU base\n"	,	L_1
"uart_pll"	,	L_20
"sa1100-rtc"	,	L_30
APMU_USB	,	V_40
MPMU_UART_PLL	,	V_12
"ccic0_mux"	,	L_91
"mmp-ssp.1"	,	L_57
ccic_phy_parent	,	V_45
"ssp_mux.3"	,	L_63
"sdh_mux"	,	L_74
apmu_base	,	V_7
"pwm2"	,	L_35
pxa168_clk_init	,	F_1
CLK_IS_ROOT	,	V_10
CLK_SET_RATE_PARENT	,	V_11
"uart_mux.0"	,	L_40
"fnclk"	,	L_87
"kpc"	,	L_27
__init	,	T_1
phys_addr_t	,	T_2
"pll1_2"	,	L_7
"pll1"	,	L_6
"ccic_mux.0"	,	L_92
"disp0"	,	L_86
"pll1_13"	,	L_16
"pxa168-pwm.1"	,	L_34
mpmu_phys	,	V_1
"mmp-ssp.2"	,	L_61
__iomem	,	T_3
APMU_DFC	,	V_36
"ccic0_sphy_div"	,	L_99
"pwm1"	,	L_33
APBC_UART0	,	V_27
APBC_UART1	,	V_28
clk_register_clkdev	,	F_5
"uart_mux.1"	,	L_44
APBC_UART2	,	V_29
APMU_DISP0	,	V_42
"ssp0_mux"	,	L_51
"pxa3xx-nand.0"	,	L_71
"disp0_mux"	,	L_84
"pll1_12"	,	L_12
APBC_SSP0	,	V_31
"pll1_24"	,	L_13
"pxa168-pwm.2"	,	L_36
uart_factor_tbl	,	V_14
"ssp1_mux"	,	L_54
"mmp-ssp.3"	,	L_65
"pll1_48"	,	L_14
APBC_RTC	,	V_20
"ccic0"	,	L_93
ioremap	,	F_2
"ssp0"	,	L_52
"sph_clk"	,	L_83
"ccic0_sphy"	,	L_101
"pll1_8"	,	L_9
"pwm0"	,	L_31
"ssp1"	,	L_56
apbc_phys	,	V_3
"sdh1_mux"	,	L_76
apmu_phys	,	V_2
"gpio"	,	L_25
clk_register_mux	,	F_11
"uart_mux.2"	,	L_48
mpmu_base	,	V_6
APBC_SSP4	,	V_35
APBC_SSP3	,	V_34
clk_set_rate	,	F_9
APBC_SSP2	,	V_33
APBC_SSP1	,	V_32
uart_pll	,	V_5
"mmp-ssp.4"	,	L_69
"twsi1"	,	L_23
"vctcxo"	,	L_5
"uart1"	,	L_45
clk_register_divider	,	F_14
uart_parent	,	V_25
"disp_mux.0"	,	L_85
"ssp2"	,	L_60
mmp_clk_register_apbc	,	F_10
SZ_4K	,	V_9
APBC_TWSI0	,	V_16
APBC_TWSI1	,	V_17
"pll1_13_1_5"	,	L_17
"pxa2xx-i2c.1"	,	L_24
"sphyclk"	,	L_102
"ssp3_mux"	,	L_62
"pxa168-pwm.0"	,	L_32
ssp_parent	,	V_30
"uart2"	,	L_49
"disp0_hclk"	,	L_89
apbc_base	,	V_8
"sph"	,	L_82
APMU_CCIC0	,	V_44
mmp_clk_register_factor	,	F_7
uart_factor_masks	,	V_13
"ssp3"	,	L_64
APBC_KPC	,	V_19
"ccic0_phy"	,	L_97
sdh_parent	,	V_37
clk_register_fixed_rate	,	F_4
"pll1_6"	,	L_11
