ARM GAS  C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"pal_clock.cpp"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text._ZN8PalClockC2ERK11ClockConfig,"ax",%progbits
  20              		.align	1
  21              		.global	_ZN8PalClockC2ERK11ClockConfig
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	_ZN8PalClockC2ERK11ClockConfig:
  27              	.LVL0:
  28              	.LFB131:
  29              		.file 1 "PAL/Vendor/ST/Src/pal_clock.cpp"
   1:PAL/Vendor/ST/Src/pal_clock.cpp **** #include "Pal_clock.hpp"
   2:PAL/Vendor/ST/Src/pal_clock.cpp **** 
   3:PAL/Vendor/ST/Src/pal_clock.cpp **** PalClock::PalClock(const ClockConfig& cfg) : cfg_(cfg) {}
  30              		.loc 1 3 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 3 1 is_stmt 0 view .LVU1
  35 0000 10B5     		push	{r4, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 4, -8
  39              		.cfi_offset 14, -4
  40 0002 0446     		mov	r4, r0
  41              	.LBB2:
  42              		.loc 1 3 54 view .LVU2
  43 0004 8646     		mov	lr, r0
  44 0006 8C46     		mov	ip, r1
  45 0008 BCE80F00 		ldmia	ip!, {r0, r1, r2, r3}
  46              	.LVL1:
  47              		.loc 1 3 54 view .LVU3
  48 000c AEE80F00 		stmia	lr!, {r0, r1, r2, r3}
  49 0010 BCE80F00 		ldmia	ip!, {r0, r1, r2, r3}
  50              	.LVL2:
  51              		.loc 1 3 54 view .LVU4
  52 0014 AEE80F00 		stmia	lr!, {r0, r1, r2, r3}
  53 0018 9CE80300 		ldm	ip, {r0, r1}
  54 001c 8EE80300 		stm	lr, {r0, r1}
  55              	.LBE2:
ARM GAS  C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s 			page 2


  56              		.loc 1 3 57 view .LVU5
  57 0020 2046     		mov	r0, r4
  58 0022 10BD     		pop	{r4, pc}
  59              		.loc 1 3 57 view .LVU6
  60              		.cfi_endproc
  61              	.LFE131:
  63              		.global	_ZN8PalClockC1ERK11ClockConfig
  64              		.thumb_set _ZN8PalClockC1ERK11ClockConfig,_ZN8PalClockC2ERK11ClockConfig
  65              		.section	.text._ZN8PalClock9mapAhbDivE6AhbDiv,"ax",%progbits
  66              		.align	1
  67              		.global	_ZN8PalClock9mapAhbDivE6AhbDiv
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  72              	_ZN8PalClock9mapAhbDivE6AhbDiv:
  73              	.LVL3:
  74              	.LFB133:
   4:PAL/Vendor/ST/Src/pal_clock.cpp **** 
   5:PAL/Vendor/ST/Src/pal_clock.cpp **** uint32_t PalClock::mapAhbDiv(AhbDiv d) {
  75              		.loc 1 5 40 is_stmt 1 view -0
  76              		.cfi_startproc
  77              		@ args = 0, pretend = 0, frame = 0
  78              		@ frame_needed = 0, uses_anonymous_args = 0
  79              		@ link register save eliminated.
   6:PAL/Vendor/ST/Src/pal_clock.cpp ****     switch (d) {
  80              		.loc 1 6 5 view .LVU8
  81 0000 4028     		cmp	r0, #64
  82 0002 25D0     		beq	.L11
  83 0004 12D8     		bhi	.L5
  84 0006 1028     		cmp	r0, #16
  85 0008 24D8     		bhi	.L12
  86 000a 0228     		cmp	r0, #2
  87 000c 24D3     		bcc	.L13
  88 000e 0238     		subs	r0, r0, #2
  89              	.LVL4:
  90              		.loc 1 6 5 is_stmt 0 view .LVU9
  91 0010 0E28     		cmp	r0, #14
  92 0012 09D8     		bhi	.L6
  93 0014 DFE800F0 		tbb	[pc, r0]
  94              	.L8:
  95 0018 22       		.byte	(.L14-.L8)/2
  96 0019 08       		.byte	(.L6-.L8)/2
  97 001a 16       		.byte	(.L10-.L8)/2
  98 001b 08       		.byte	(.L6-.L8)/2
  99 001c 08       		.byte	(.L6-.L8)/2
 100 001d 08       		.byte	(.L6-.L8)/2
 101 001e 18       		.byte	(.L9-.L8)/2
 102 001f 08       		.byte	(.L6-.L8)/2
 103 0020 08       		.byte	(.L6-.L8)/2
 104 0021 08       		.byte	(.L6-.L8)/2
 105 0022 08       		.byte	(.L6-.L8)/2
 106 0023 08       		.byte	(.L6-.L8)/2
 107 0024 08       		.byte	(.L6-.L8)/2
 108 0025 08       		.byte	(.L6-.L8)/2
 109 0026 1A       		.byte	(.L7-.L8)/2
 110 0027 00       		.p2align 1
 111              	.L6:
ARM GAS  C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s 			page 3


 112 0028 0020     		movs	r0, #0
 113 002a 7047     		bx	lr
 114              	.LVL5:
 115              	.L5:
 116              		.loc 1 6 5 view .LVU10
 117 002c B0F5807F 		cmp	r0, #256
 118 0030 16D0     		beq	.L15
 119 0032 B0F5007F 		cmp	r0, #512
 120 0036 01D1     		bne	.L18
   7:PAL/Vendor/ST/Src/pal_clock.cpp ****         case AhbDiv::DIV_1:   return RCC_SYSCLK_DIV1;
   8:PAL/Vendor/ST/Src/pal_clock.cpp ****         case AhbDiv::DIV_2:   return RCC_SYSCLK_DIV2;
   9:PAL/Vendor/ST/Src/pal_clock.cpp ****         case AhbDiv::DIV_4:   return RCC_SYSCLK_DIV4;
  10:PAL/Vendor/ST/Src/pal_clock.cpp ****         case AhbDiv::DIV_8:   return RCC_SYSCLK_DIV8;
  11:PAL/Vendor/ST/Src/pal_clock.cpp ****         case AhbDiv::DIV_16:  return RCC_SYSCLK_DIV16;
  12:PAL/Vendor/ST/Src/pal_clock.cpp ****         case AhbDiv::DIV_64:  return RCC_SYSCLK_DIV64;
  13:PAL/Vendor/ST/Src/pal_clock.cpp ****         case AhbDiv::DIV_128: return RCC_SYSCLK_DIV128;
  14:PAL/Vendor/ST/Src/pal_clock.cpp ****         case AhbDiv::DIV_256: return RCC_SYSCLK_DIV256;
  15:PAL/Vendor/ST/Src/pal_clock.cpp ****         case AhbDiv::DIV_512: return RCC_SYSCLK_DIV512;
 121              		.loc 1 15 38 view .LVU11
 122 0038 F020     		movs	r0, #240
 123              	.LVL6:
 124              		.loc 1 15 38 view .LVU12
 125 003a 7047     		bx	lr
 126              	.LVL7:
 127              	.L18:
   6:PAL/Vendor/ST/Src/pal_clock.cpp ****     switch (d) {
 128              		.loc 1 6 5 view .LVU13
 129 003c 8028     		cmp	r0, #128
 130 003e 11D1     		bne	.L17
  13:PAL/Vendor/ST/Src/pal_clock.cpp ****         case AhbDiv::DIV_256: return RCC_SYSCLK_DIV256;
 131              		.loc 1 13 38 view .LVU14
 132 0040 D020     		movs	r0, #208
 133              	.LVL8:
  13:PAL/Vendor/ST/Src/pal_clock.cpp ****         case AhbDiv::DIV_256: return RCC_SYSCLK_DIV256;
 134              		.loc 1 13 38 view .LVU15
 135 0042 7047     		bx	lr
 136              	.L10:
   9:PAL/Vendor/ST/Src/pal_clock.cpp ****         case AhbDiv::DIV_8:   return RCC_SYSCLK_DIV8;
 137              		.loc 1 9 9 is_stmt 1 view .LVU16
   9:PAL/Vendor/ST/Src/pal_clock.cpp ****         case AhbDiv::DIV_8:   return RCC_SYSCLK_DIV8;
 138              		.loc 1 9 31 view .LVU17
   9:PAL/Vendor/ST/Src/pal_clock.cpp ****         case AhbDiv::DIV_8:   return RCC_SYSCLK_DIV8;
 139              		.loc 1 9 38 is_stmt 0 view .LVU18
 140 0044 9020     		movs	r0, #144
 141 0046 7047     		bx	lr
 142              	.L9:
  10:PAL/Vendor/ST/Src/pal_clock.cpp ****         case AhbDiv::DIV_16:  return RCC_SYSCLK_DIV16;
 143              		.loc 1 10 9 is_stmt 1 view .LVU19
  10:PAL/Vendor/ST/Src/pal_clock.cpp ****         case AhbDiv::DIV_16:  return RCC_SYSCLK_DIV16;
 144              		.loc 1 10 31 view .LVU20
  10:PAL/Vendor/ST/Src/pal_clock.cpp ****         case AhbDiv::DIV_16:  return RCC_SYSCLK_DIV16;
 145              		.loc 1 10 38 is_stmt 0 view .LVU21
 146 0048 A020     		movs	r0, #160
 147 004a 7047     		bx	lr
 148              	.L7:
  11:PAL/Vendor/ST/Src/pal_clock.cpp ****         case AhbDiv::DIV_64:  return RCC_SYSCLK_DIV64;
 149              		.loc 1 11 9 is_stmt 1 view .LVU22
ARM GAS  C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s 			page 4


  11:PAL/Vendor/ST/Src/pal_clock.cpp ****         case AhbDiv::DIV_64:  return RCC_SYSCLK_DIV64;
 150              		.loc 1 11 31 view .LVU23
  11:PAL/Vendor/ST/Src/pal_clock.cpp ****         case AhbDiv::DIV_64:  return RCC_SYSCLK_DIV64;
 151              		.loc 1 11 38 is_stmt 0 view .LVU24
 152 004c B020     		movs	r0, #176
 153 004e 7047     		bx	lr
 154              	.LVL9:
 155              	.L11:
  12:PAL/Vendor/ST/Src/pal_clock.cpp ****         case AhbDiv::DIV_128: return RCC_SYSCLK_DIV128;
 156              		.loc 1 12 38 view .LVU25
 157 0050 C020     		movs	r0, #192
 158              	.LVL10:
  12:PAL/Vendor/ST/Src/pal_clock.cpp ****         case AhbDiv::DIV_128: return RCC_SYSCLK_DIV128;
 159              		.loc 1 12 38 view .LVU26
 160 0052 7047     		bx	lr
 161              	.LVL11:
 162              	.L12:
   6:PAL/Vendor/ST/Src/pal_clock.cpp ****         case AhbDiv::DIV_1:   return RCC_SYSCLK_DIV1;
 163              		.loc 1 6 5 view .LVU27
 164 0054 0020     		movs	r0, #0
 165              	.LVL12:
   6:PAL/Vendor/ST/Src/pal_clock.cpp ****         case AhbDiv::DIV_1:   return RCC_SYSCLK_DIV1;
 166              		.loc 1 6 5 view .LVU28
 167 0056 7047     		bx	lr
 168              	.LVL13:
 169              	.L13:
   6:PAL/Vendor/ST/Src/pal_clock.cpp ****         case AhbDiv::DIV_1:   return RCC_SYSCLK_DIV1;
 170              		.loc 1 6 5 view .LVU29
 171 0058 0020     		movs	r0, #0
 172              	.LVL14:
   6:PAL/Vendor/ST/Src/pal_clock.cpp ****         case AhbDiv::DIV_1:   return RCC_SYSCLK_DIV1;
 173              		.loc 1 6 5 view .LVU30
 174 005a 7047     		bx	lr
 175              	.L14:
   8:PAL/Vendor/ST/Src/pal_clock.cpp ****         case AhbDiv::DIV_4:   return RCC_SYSCLK_DIV4;
 176              		.loc 1 8 38 view .LVU31
 177 005c 8020     		movs	r0, #128
 178 005e 7047     		bx	lr
 179              	.LVL15:
 180              	.L15:
  14:PAL/Vendor/ST/Src/pal_clock.cpp ****         case AhbDiv::DIV_512: return RCC_SYSCLK_DIV512;
 181              		.loc 1 14 38 view .LVU32
 182 0060 E020     		movs	r0, #224
 183              	.LVL16:
  14:PAL/Vendor/ST/Src/pal_clock.cpp ****         case AhbDiv::DIV_512: return RCC_SYSCLK_DIV512;
 184              		.loc 1 14 38 view .LVU33
 185 0062 7047     		bx	lr
 186              	.LVL17:
 187              	.L17:
   6:PAL/Vendor/ST/Src/pal_clock.cpp ****         case AhbDiv::DIV_1:   return RCC_SYSCLK_DIV1;
 188              		.loc 1 6 5 view .LVU34
 189 0064 0020     		movs	r0, #0
 190              	.LVL18:
  16:PAL/Vendor/ST/Src/pal_clock.cpp ****         default:              return RCC_SYSCLK_DIV1;
  17:PAL/Vendor/ST/Src/pal_clock.cpp ****     }
  18:PAL/Vendor/ST/Src/pal_clock.cpp **** }
 191              		.loc 1 18 1 view .LVU35
ARM GAS  C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s 			page 5


 192 0066 7047     		bx	lr
 193              		.cfi_endproc
 194              	.LFE133:
 196              		.section	.text._ZN8PalClock9mapApbDivE6ApbDiv,"ax",%progbits
 197              		.align	1
 198              		.global	_ZN8PalClock9mapApbDivE6ApbDiv
 199              		.syntax unified
 200              		.thumb
 201              		.thumb_func
 203              	_ZN8PalClock9mapApbDivE6ApbDiv:
 204              	.LVL19:
 205              	.LFB134:
  19:PAL/Vendor/ST/Src/pal_clock.cpp **** 
  20:PAL/Vendor/ST/Src/pal_clock.cpp **** uint32_t PalClock::mapApbDiv(ApbDiv d) {
 206              		.loc 1 20 40 is_stmt 1 view -0
 207              		.cfi_startproc
 208              		@ args = 0, pretend = 0, frame = 0
 209              		@ frame_needed = 0, uses_anonymous_args = 0
 210              		@ link register save eliminated.
  21:PAL/Vendor/ST/Src/pal_clock.cpp ****     switch (d) {
 211              		.loc 1 21 5 view .LVU37
 212 0000 0238     		subs	r0, r0, #2
 213              	.LVL20:
 214              		.loc 1 21 5 is_stmt 0 view .LVU38
 215 0002 0E28     		cmp	r0, #14
 216 0004 09D8     		bhi	.L20
 217 0006 DFE800F0 		tbb	[pc, r0]
 218              	.L22:
 219 000a 13       		.byte	(.L26-.L22)/2
 220 000b 08       		.byte	(.L20-.L22)/2
 221 000c 0A       		.byte	(.L24-.L22)/2
 222 000d 08       		.byte	(.L20-.L22)/2
 223 000e 08       		.byte	(.L20-.L22)/2
 224 000f 08       		.byte	(.L20-.L22)/2
 225 0010 0D       		.byte	(.L23-.L22)/2
 226 0011 08       		.byte	(.L20-.L22)/2
 227 0012 08       		.byte	(.L20-.L22)/2
 228 0013 08       		.byte	(.L20-.L22)/2
 229 0014 08       		.byte	(.L20-.L22)/2
 230 0015 08       		.byte	(.L20-.L22)/2
 231 0016 08       		.byte	(.L20-.L22)/2
 232 0017 08       		.byte	(.L20-.L22)/2
 233 0018 10       		.byte	(.L21-.L22)/2
 234 0019 00       		.p2align 1
 235              	.L20:
 236 001a 0020     		movs	r0, #0
 237 001c 7047     		bx	lr
 238              	.L24:
  22:PAL/Vendor/ST/Src/pal_clock.cpp ****         case ApbDiv::DIV_1:  return RCC_HCLK_DIV1;
  23:PAL/Vendor/ST/Src/pal_clock.cpp ****         case ApbDiv::DIV_2:  return RCC_HCLK_DIV2;
  24:PAL/Vendor/ST/Src/pal_clock.cpp ****         case ApbDiv::DIV_4:  return RCC_HCLK_DIV4;
 239              		.loc 1 24 9 is_stmt 1 view .LVU39
 240              		.loc 1 24 30 view .LVU40
 241              		.loc 1 24 37 is_stmt 0 view .LVU41
 242 001e 4FF4A050 		mov	r0, #5120
 243 0022 7047     		bx	lr
 244              	.L23:
ARM GAS  C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s 			page 6


  25:PAL/Vendor/ST/Src/pal_clock.cpp ****         case ApbDiv::DIV_8:  return RCC_HCLK_DIV8;
 245              		.loc 1 25 9 is_stmt 1 view .LVU42
 246              		.loc 1 25 30 view .LVU43
 247              		.loc 1 25 37 is_stmt 0 view .LVU44
 248 0024 4FF4C050 		mov	r0, #6144
 249 0028 7047     		bx	lr
 250              	.L21:
  26:PAL/Vendor/ST/Src/pal_clock.cpp ****         case ApbDiv::DIV_16: return RCC_HCLK_DIV16;
 251              		.loc 1 26 9 is_stmt 1 view .LVU45
 252              		.loc 1 26 30 view .LVU46
 253              		.loc 1 26 37 is_stmt 0 view .LVU47
 254 002a 4FF4E050 		mov	r0, #7168
 255 002e 7047     		bx	lr
 256              	.L26:
  23:PAL/Vendor/ST/Src/pal_clock.cpp ****         case ApbDiv::DIV_4:  return RCC_HCLK_DIV4;
 257              		.loc 1 23 37 view .LVU48
 258 0030 4FF48050 		mov	r0, #4096
  27:PAL/Vendor/ST/Src/pal_clock.cpp ****         default:             return RCC_HCLK_DIV1;
  28:PAL/Vendor/ST/Src/pal_clock.cpp ****     }
  29:PAL/Vendor/ST/Src/pal_clock.cpp **** }
 259              		.loc 1 29 1 view .LVU49
 260 0034 7047     		bx	lr
 261              		.cfi_endproc
 262              	.LFE134:
 264              		.section	.text._ZN8PalClock4initEv,"ax",%progbits
 265              		.align	1
 266              		.global	_ZN8PalClock4initEv
 267              		.syntax unified
 268              		.thumb
 269              		.thumb_func
 271              	_ZN8PalClock4initEv:
 272              	.LVL21:
 273              	.LFB135:
  30:PAL/Vendor/ST/Src/pal_clock.cpp **** 
  31:PAL/Vendor/ST/Src/pal_clock.cpp **** bool PalClock::init() {
 274              		.loc 1 31 23 is_stmt 1 view -0
 275              		.cfi_startproc
 276              		@ args = 0, pretend = 0, frame = 80
 277              		@ frame_needed = 0, uses_anonymous_args = 0
 278              		.loc 1 31 23 is_stmt 0 view .LVU51
 279 0000 30B5     		push	{r4, r5, lr}
 280              	.LCFI1:
 281              		.cfi_def_cfa_offset 12
 282              		.cfi_offset 4, -12
 283              		.cfi_offset 5, -8
 284              		.cfi_offset 14, -4
 285 0002 95B0     		sub	sp, sp, #84
 286              	.LCFI2:
 287              		.cfi_def_cfa_offset 96
 288 0004 0446     		mov	r4, r0
  32:PAL/Vendor/ST/Src/pal_clock.cpp **** #if defined(__HAL_RCC_PWR_CLK_ENABLE)
  33:PAL/Vendor/ST/Src/pal_clock.cpp ****     __HAL_RCC_PWR_CLK_ENABLE();
 289              		.loc 1 33 5 is_stmt 1 view .LVU52
 290              	.LBB3:
 291              		.loc 1 33 5 view .LVU53
 292 0006 0025     		movs	r5, #0
 293 0008 0195     		str	r5, [sp, #4]
ARM GAS  C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s 			page 7


 294              		.loc 1 33 5 view .LVU54
 295 000a 414B     		ldr	r3, .L42
 296 000c 1A6C     		ldr	r2, [r3, #64]
 297 000e 42F08052 		orr	r2, r2, #268435456
 298 0012 1A64     		str	r2, [r3, #64]
 299              		.loc 1 33 5 view .LVU55
 300 0014 1B6C     		ldr	r3, [r3, #64]
 301 0016 03F08053 		and	r3, r3, #268435456
 302 001a 0193     		str	r3, [sp, #4]
 303              		.loc 1 33 5 view .LVU56
 304 001c 019B     		ldr	r3, [sp, #4]
 305              	.LBE3:
  34:PAL/Vendor/ST/Src/pal_clock.cpp **** #endif
  35:PAL/Vendor/ST/Src/pal_clock.cpp **** 
  36:PAL/Vendor/ST/Src/pal_clock.cpp **** #if defined(PWR_REGULATOR_VOLTAGE_SCALE1)
  37:PAL/Vendor/ST/Src/pal_clock.cpp ****     HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 306              		.loc 1 37 5 view .LVU57
 307              		.loc 1 37 36 is_stmt 0 view .LVU58
 308 001e 4FF44040 		mov	r0, #49152
 309              	.LVL22:
 310              		.loc 1 37 36 view .LVU59
 311 0022 FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 312              	.LVL23:
  38:PAL/Vendor/ST/Src/pal_clock.cpp **** #elif defined(__HAL_PWR_VOLTAGESCALING_CONFIG)
  39:PAL/Vendor/ST/Src/pal_clock.cpp ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
  40:PAL/Vendor/ST/Src/pal_clock.cpp **** #endif
  41:PAL/Vendor/ST/Src/pal_clock.cpp **** 
  42:PAL/Vendor/ST/Src/pal_clock.cpp ****     RCC_OscInitTypeDef osc = {0};
 313              		.loc 1 42 5 is_stmt 1 view .LVU60
 314              		.loc 1 42 24 is_stmt 0 view .LVU61
 315 0026 3422     		movs	r2, #52
 316 0028 2946     		mov	r1, r5
 317 002a 07A8     		add	r0, sp, #28
 318 002c FFF7FEFF 		bl	memset
 319              	.LVL24:
  43:PAL/Vendor/ST/Src/pal_clock.cpp ****     RCC_ClkInitTypeDef clk = {0};
 320              		.loc 1 43 5 is_stmt 1 view .LVU62
 321              		.loc 1 43 24 is_stmt 0 view .LVU63
 322 0030 0295     		str	r5, [sp, #8]
 323 0032 0395     		str	r5, [sp, #12]
 324 0034 0495     		str	r5, [sp, #16]
 325 0036 0595     		str	r5, [sp, #20]
 326 0038 0695     		str	r5, [sp, #24]
  44:PAL/Vendor/ST/Src/pal_clock.cpp **** 
  45:PAL/Vendor/ST/Src/pal_clock.cpp ****     clk.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1;
 327              		.loc 1 45 5 is_stmt 1 view .LVU64
 328              		.loc 1 45 19 is_stmt 0 view .LVU65
 329 003a 0723     		movs	r3, #7
 330 003c 0293     		str	r3, [sp, #8]
  46:PAL/Vendor/ST/Src/pal_clock.cpp **** #if defined(RCC_CLOCKTYPE_PCLK2)
  47:PAL/Vendor/ST/Src/pal_clock.cpp ****     clk.ClockType |= RCC_CLOCKTYPE_PCLK2;
 331              		.loc 1 47 5 is_stmt 1 view .LVU66
 332              		.loc 1 47 19 is_stmt 0 view .LVU67
 333 003e 0F23     		movs	r3, #15
 334 0040 0293     		str	r3, [sp, #8]
  48:PAL/Vendor/ST/Src/pal_clock.cpp **** #endif
  49:PAL/Vendor/ST/Src/pal_clock.cpp **** 
ARM GAS  C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s 			page 8


  50:PAL/Vendor/ST/Src/pal_clock.cpp ****     switch (cfg_.source) {
 335              		.loc 1 50 5 is_stmt 1 view .LVU68
 336              		.loc 1 50 18 is_stmt 0 view .LVU69
 337 0042 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 338              		.loc 1 50 5 view .LVU70
 339 0044 012B     		cmp	r3, #1
 340 0046 26D0     		beq	.L28
 341 0048 022B     		cmp	r3, #2
 342 004a 31D0     		beq	.L29
 343 004c B3B1     		cbz	r3, .L41
 344              	.L30:
  51:PAL/Vendor/ST/Src/pal_clock.cpp ****         case ClockSource::HSI:
  52:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  53:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.HSIState = RCC_HSI_ON;
  54:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  55:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLState = RCC_PLL_NONE;
  56:PAL/Vendor/ST/Src/pal_clock.cpp ****             if (HAL_RCC_OscConfig(&osc) != HAL_OK) return false;
  57:PAL/Vendor/ST/Src/pal_clock.cpp ****             clk.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
  58:PAL/Vendor/ST/Src/pal_clock.cpp ****             break;
  59:PAL/Vendor/ST/Src/pal_clock.cpp **** 
  60:PAL/Vendor/ST/Src/pal_clock.cpp ****         case ClockSource::HSE:
  61:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  62:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.HSEState = RCC_HSE_ON;
  63:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLState = RCC_PLL_NONE;
  64:PAL/Vendor/ST/Src/pal_clock.cpp ****             if (HAL_RCC_OscConfig(&osc) != HAL_OK) return false;
  65:PAL/Vendor/ST/Src/pal_clock.cpp ****             clk.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
  66:PAL/Vendor/ST/Src/pal_clock.cpp ****             break;
  67:PAL/Vendor/ST/Src/pal_clock.cpp **** 
  68:PAL/Vendor/ST/Src/pal_clock.cpp ****         case ClockSource::PLL: {
  69:PAL/Vendor/ST/Src/pal_clock.cpp ****             if (cfg_.pll.use_hse) {
  70:PAL/Vendor/ST/Src/pal_clock.cpp ****                 osc.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  71:PAL/Vendor/ST/Src/pal_clock.cpp ****                 osc.HSEState = RCC_HSE_ON;
  72:PAL/Vendor/ST/Src/pal_clock.cpp ****             } else {
  73:PAL/Vendor/ST/Src/pal_clock.cpp ****                 osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  74:PAL/Vendor/ST/Src/pal_clock.cpp ****                 osc.HSIState = RCC_HSI_ON;
  75:PAL/Vendor/ST/Src/pal_clock.cpp ****                 osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  76:PAL/Vendor/ST/Src/pal_clock.cpp ****             }
  77:PAL/Vendor/ST/Src/pal_clock.cpp **** 
  78:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLState   = RCC_PLL_ON;
  79:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLSource  = cfg_.pll.use_hse ? RCC_PLLSOURCE_HSE : RCC_PLLSOURCE_HSI;
  80:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLM       = cfg_.pll.m;
  81:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLN       = cfg_.pll.n;
  82:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLP       = cfg_.pll.p;
  83:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLQ       = cfg_.pll.q;
  84:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLR       = cfg_.pll.r;
  85:PAL/Vendor/ST/Src/pal_clock.cpp **** 
  86:PAL/Vendor/ST/Src/pal_clock.cpp ****             if (HAL_RCC_OscConfig(&osc) != HAL_OK) return false;
  87:PAL/Vendor/ST/Src/pal_clock.cpp ****             clk.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  88:PAL/Vendor/ST/Src/pal_clock.cpp ****         } break;
  89:PAL/Vendor/ST/Src/pal_clock.cpp ****     }
  90:PAL/Vendor/ST/Src/pal_clock.cpp **** 
  91:PAL/Vendor/ST/Src/pal_clock.cpp ****     clk.AHBCLKDivider  = mapAhbDiv(cfg_.ahb_div);
 345              		.loc 1 91 5 is_stmt 1 view .LVU71
 346              		.loc 1 91 35 is_stmt 0 view .LVU72
 347 004e 208C     		ldrh	r0, [r4, #32]
 348 0050 FFF7FEFF 		bl	_ZN8PalClock9mapAhbDivE6AhbDiv
 349              	.LVL25:
ARM GAS  C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s 			page 9


 350              		.loc 1 91 24 view .LVU73
 351 0054 0490     		str	r0, [sp, #16]
  92:PAL/Vendor/ST/Src/pal_clock.cpp ****     clk.APB1CLKDivider = mapApbDiv(cfg_.apb1_div);
 352              		.loc 1 92 5 is_stmt 1 view .LVU74
 353              		.loc 1 92 35 is_stmt 0 view .LVU75
 354 0056 94F82200 		ldrb	r0, [r4, #34]	@ zero_extendqisi2
 355 005a FFF7FEFF 		bl	_ZN8PalClock9mapApbDivE6ApbDiv
 356              	.LVL26:
 357              		.loc 1 92 24 view .LVU76
 358 005e 0590     		str	r0, [sp, #20]
  93:PAL/Vendor/ST/Src/pal_clock.cpp **** #if defined(RCC_CLOCKTYPE_PCLK2)
  94:PAL/Vendor/ST/Src/pal_clock.cpp ****     clk.APB2CLKDivider = mapApbDiv(cfg_.apb2_div);
 359              		.loc 1 94 5 is_stmt 1 view .LVU77
 360              		.loc 1 94 35 is_stmt 0 view .LVU78
 361 0060 94F82300 		ldrb	r0, [r4, #35]	@ zero_extendqisi2
 362 0064 FFF7FEFF 		bl	_ZN8PalClock9mapApbDivE6ApbDiv
 363              	.LVL27:
 364              		.loc 1 94 24 view .LVU79
 365 0068 0690     		str	r0, [sp, #24]
  95:PAL/Vendor/ST/Src/pal_clock.cpp **** #endif
  96:PAL/Vendor/ST/Src/pal_clock.cpp **** 
  97:PAL/Vendor/ST/Src/pal_clock.cpp ****     if (HAL_RCC_ClockConfig(&clk, cfg_.flash_latency) != HAL_OK) return false;
 366              		.loc 1 97 5 is_stmt 1 view .LVU80
 367              		.loc 1 97 28 is_stmt 0 view .LVU81
 368 006a 616A     		ldr	r1, [r4, #36]
 369 006c 02A8     		add	r0, sp, #8
 370 006e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 371              	.LVL28:
 372              		.loc 1 97 5 view .LVU82
 373 0072 0028     		cmp	r0, #0
 374 0074 4AD1     		bne	.L39
  98:PAL/Vendor/ST/Src/pal_clock.cpp **** 
  99:PAL/Vendor/ST/Src/pal_clock.cpp ****     return true;
 375              		.loc 1 99 12 view .LVU83
 376 0076 0120     		movs	r0, #1
 377              	.L31:
 100:PAL/Vendor/ST/Src/pal_clock.cpp **** }
 378              		.loc 1 100 1 view .LVU84
 379 0078 15B0     		add	sp, sp, #84
 380              	.LCFI3:
 381              		.cfi_remember_state
 382              		.cfi_def_cfa_offset 12
 383              		@ sp needed
 384 007a 30BD     		pop	{r4, r5, pc}
 385              	.LVL29:
 386              	.L41:
 387              	.LCFI4:
 388              		.cfi_restore_state
  51:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 389              		.loc 1 51 9 is_stmt 1 view .LVU85
  52:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.HSIState = RCC_HSI_ON;
 390              		.loc 1 52 13 view .LVU86
  52:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.HSIState = RCC_HSI_ON;
 391              		.loc 1 52 32 is_stmt 0 view .LVU87
 392 007c 0223     		movs	r3, #2
 393 007e 0793     		str	r3, [sp, #28]
  53:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
ARM GAS  C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s 			page 10


 394              		.loc 1 53 13 is_stmt 1 view .LVU88
  53:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 395              		.loc 1 53 26 is_stmt 0 view .LVU89
 396 0080 0123     		movs	r3, #1
 397 0082 0A93     		str	r3, [sp, #40]
  54:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLState = RCC_PLL_NONE;
 398              		.loc 1 54 13 is_stmt 1 view .LVU90
  54:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLState = RCC_PLL_NONE;
 399              		.loc 1 54 37 is_stmt 0 view .LVU91
 400 0084 1023     		movs	r3, #16
 401 0086 0B93     		str	r3, [sp, #44]
  55:PAL/Vendor/ST/Src/pal_clock.cpp ****             if (HAL_RCC_OscConfig(&osc) != HAL_OK) return false;
 402              		.loc 1 55 13 is_stmt 1 view .LVU92
  56:PAL/Vendor/ST/Src/pal_clock.cpp ****             clk.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 403              		.loc 1 56 13 view .LVU93
  56:PAL/Vendor/ST/Src/pal_clock.cpp ****             clk.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 404              		.loc 1 56 34 is_stmt 0 view .LVU94
 405 0088 07A8     		add	r0, sp, #28
 406 008a FFF7FEFF 		bl	HAL_RCC_OscConfig
 407              	.LVL30:
  56:PAL/Vendor/ST/Src/pal_clock.cpp ****             clk.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 408              		.loc 1 56 13 view .LVU95
 409 008e 0028     		cmp	r0, #0
 410 0090 36D1     		bne	.L35
  57:PAL/Vendor/ST/Src/pal_clock.cpp ****             break;
 411              		.loc 1 57 13 is_stmt 1 view .LVU96
  57:PAL/Vendor/ST/Src/pal_clock.cpp ****             break;
 412              		.loc 1 57 30 is_stmt 0 view .LVU97
 413 0092 0395     		str	r5, [sp, #12]
  58:PAL/Vendor/ST/Src/pal_clock.cpp **** 
 414              		.loc 1 58 13 is_stmt 1 view .LVU98
 415 0094 DBE7     		b	.L30
 416              	.L28:
  60:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 417              		.loc 1 60 9 view .LVU99
  61:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.HSEState = RCC_HSE_ON;
 418              		.loc 1 61 13 view .LVU100
  61:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.HSEState = RCC_HSE_ON;
 419              		.loc 1 61 32 is_stmt 0 view .LVU101
 420 0096 0123     		movs	r3, #1
 421 0098 0793     		str	r3, [sp, #28]
  62:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLState = RCC_PLL_NONE;
 422              		.loc 1 62 13 is_stmt 1 view .LVU102
  62:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLState = RCC_PLL_NONE;
 423              		.loc 1 62 26 is_stmt 0 view .LVU103
 424 009a 4FF48033 		mov	r3, #65536
 425 009e 0893     		str	r3, [sp, #32]
  63:PAL/Vendor/ST/Src/pal_clock.cpp ****             if (HAL_RCC_OscConfig(&osc) != HAL_OK) return false;
 426              		.loc 1 63 13 is_stmt 1 view .LVU104
  64:PAL/Vendor/ST/Src/pal_clock.cpp ****             clk.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 427              		.loc 1 64 13 view .LVU105
  64:PAL/Vendor/ST/Src/pal_clock.cpp ****             clk.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 428              		.loc 1 64 34 is_stmt 0 view .LVU106
 429 00a0 07A8     		add	r0, sp, #28
 430 00a2 FFF7FEFF 		bl	HAL_RCC_OscConfig
 431              	.LVL31:
  64:PAL/Vendor/ST/Src/pal_clock.cpp ****             clk.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
ARM GAS  C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s 			page 11


 432              		.loc 1 64 13 view .LVU107
 433 00a6 0028     		cmp	r0, #0
 434 00a8 2CD1     		bne	.L36
  65:PAL/Vendor/ST/Src/pal_clock.cpp ****             break;
 435              		.loc 1 65 13 is_stmt 1 view .LVU108
  65:PAL/Vendor/ST/Src/pal_clock.cpp ****             break;
 436              		.loc 1 65 30 is_stmt 0 view .LVU109
 437 00aa 0123     		movs	r3, #1
 438 00ac 0393     		str	r3, [sp, #12]
  66:PAL/Vendor/ST/Src/pal_clock.cpp **** 
 439              		.loc 1 66 13 is_stmt 1 view .LVU110
 440 00ae CEE7     		b	.L30
 441              	.L29:
  68:PAL/Vendor/ST/Src/pal_clock.cpp ****             if (cfg_.pll.use_hse) {
 442              		.loc 1 68 9 view .LVU111
  68:PAL/Vendor/ST/Src/pal_clock.cpp ****             if (cfg_.pll.use_hse) {
 443              		.loc 1 68 32 view .LVU112
  69:PAL/Vendor/ST/Src/pal_clock.cpp ****                 osc.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 444              		.loc 1 69 13 view .LVU113
  69:PAL/Vendor/ST/Src/pal_clock.cpp ****                 osc.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 445              		.loc 1 69 26 is_stmt 0 view .LVU114
 446 00b0 2379     		ldrb	r3, [r4, #4]	@ zero_extendqisi2
  69:PAL/Vendor/ST/Src/pal_clock.cpp ****                 osc.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 447              		.loc 1 69 13 view .LVU115
 448 00b2 E3B1     		cbz	r3, .L32
  70:PAL/Vendor/ST/Src/pal_clock.cpp ****                 osc.HSEState = RCC_HSE_ON;
 449              		.loc 1 70 17 is_stmt 1 view .LVU116
  70:PAL/Vendor/ST/Src/pal_clock.cpp ****                 osc.HSEState = RCC_HSE_ON;
 450              		.loc 1 70 36 is_stmt 0 view .LVU117
 451 00b4 0123     		movs	r3, #1
 452 00b6 0793     		str	r3, [sp, #28]
  71:PAL/Vendor/ST/Src/pal_clock.cpp ****             } else {
 453              		.loc 1 71 17 is_stmt 1 view .LVU118
  71:PAL/Vendor/ST/Src/pal_clock.cpp ****             } else {
 454              		.loc 1 71 30 is_stmt 0 view .LVU119
 455 00b8 4FF48033 		mov	r3, #65536
 456 00bc 0893     		str	r3, [sp, #32]
 457              	.L33:
  78:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLSource  = cfg_.pll.use_hse ? RCC_PLLSOURCE_HSE : RCC_PLLSOURCE_HSI;
 458              		.loc 1 78 13 is_stmt 1 view .LVU120
  78:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLSource  = cfg_.pll.use_hse ? RCC_PLLSOURCE_HSE : RCC_PLLSOURCE_HSI;
 459              		.loc 1 78 32 is_stmt 0 view .LVU121
 460 00be 0223     		movs	r3, #2
 461 00c0 0D93     		str	r3, [sp, #52]
  79:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLM       = cfg_.pll.m;
 462              		.loc 1 79 13 is_stmt 1 view .LVU122
  79:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLM       = cfg_.pll.m;
 463              		.loc 1 79 43 is_stmt 0 view .LVU123
 464 00c2 2379     		ldrb	r3, [r4, #4]	@ zero_extendqisi2
  79:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLM       = cfg_.pll.m;
 465              		.loc 1 79 51 view .LVU124
 466 00c4 D3B1     		cbz	r3, .L37
 467 00c6 4FF48003 		mov	r3, #4194304
 468              	.L34:
  79:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLM       = cfg_.pll.m;
 469              		.loc 1 79 32 discriminator 4 view .LVU125
 470 00ca 0E93     		str	r3, [sp, #56]
ARM GAS  C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s 			page 12


  80:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLN       = cfg_.pll.n;
 471              		.loc 1 80 13 is_stmt 1 discriminator 4 view .LVU126
  80:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLN       = cfg_.pll.n;
 472              		.loc 1 80 43 is_stmt 0 discriminator 4 view .LVU127
 473 00cc E368     		ldr	r3, [r4, #12]
  80:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLN       = cfg_.pll.n;
 474              		.loc 1 80 32 discriminator 4 view .LVU128
 475 00ce 0F93     		str	r3, [sp, #60]
  81:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLP       = cfg_.pll.p;
 476              		.loc 1 81 13 is_stmt 1 discriminator 4 view .LVU129
  81:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLP       = cfg_.pll.p;
 477              		.loc 1 81 43 is_stmt 0 discriminator 4 view .LVU130
 478 00d0 2369     		ldr	r3, [r4, #16]
  81:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLP       = cfg_.pll.p;
 479              		.loc 1 81 32 discriminator 4 view .LVU131
 480 00d2 1093     		str	r3, [sp, #64]
  82:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLQ       = cfg_.pll.q;
 481              		.loc 1 82 13 is_stmt 1 discriminator 4 view .LVU132
  82:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLQ       = cfg_.pll.q;
 482              		.loc 1 82 43 is_stmt 0 discriminator 4 view .LVU133
 483 00d4 6369     		ldr	r3, [r4, #20]
  82:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLQ       = cfg_.pll.q;
 484              		.loc 1 82 32 discriminator 4 view .LVU134
 485 00d6 1193     		str	r3, [sp, #68]
  83:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLR       = cfg_.pll.r;
 486              		.loc 1 83 13 is_stmt 1 discriminator 4 view .LVU135
  83:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLR       = cfg_.pll.r;
 487              		.loc 1 83 43 is_stmt 0 discriminator 4 view .LVU136
 488 00d8 A369     		ldr	r3, [r4, #24]
  83:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLR       = cfg_.pll.r;
 489              		.loc 1 83 32 discriminator 4 view .LVU137
 490 00da 1293     		str	r3, [sp, #72]
  84:PAL/Vendor/ST/Src/pal_clock.cpp **** 
 491              		.loc 1 84 13 is_stmt 1 discriminator 4 view .LVU138
  84:PAL/Vendor/ST/Src/pal_clock.cpp **** 
 492              		.loc 1 84 43 is_stmt 0 discriminator 4 view .LVU139
 493 00dc E369     		ldr	r3, [r4, #28]
  84:PAL/Vendor/ST/Src/pal_clock.cpp **** 
 494              		.loc 1 84 32 discriminator 4 view .LVU140
 495 00de 1393     		str	r3, [sp, #76]
  86:PAL/Vendor/ST/Src/pal_clock.cpp ****             clk.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 496              		.loc 1 86 13 is_stmt 1 discriminator 4 view .LVU141
  86:PAL/Vendor/ST/Src/pal_clock.cpp ****             clk.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 497              		.loc 1 86 34 is_stmt 0 discriminator 4 view .LVU142
 498 00e0 07A8     		add	r0, sp, #28
 499 00e2 FFF7FEFF 		bl	HAL_RCC_OscConfig
 500              	.LVL32:
  86:PAL/Vendor/ST/Src/pal_clock.cpp ****             clk.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 501              		.loc 1 86 13 discriminator 4 view .LVU143
 502 00e6 78B9     		cbnz	r0, .L38
  87:PAL/Vendor/ST/Src/pal_clock.cpp ****         } break;
 503              		.loc 1 87 13 is_stmt 1 view .LVU144
  87:PAL/Vendor/ST/Src/pal_clock.cpp ****         } break;
 504              		.loc 1 87 30 is_stmt 0 view .LVU145
 505 00e8 0223     		movs	r3, #2
 506 00ea 0393     		str	r3, [sp, #12]
  88:PAL/Vendor/ST/Src/pal_clock.cpp ****     }
ARM GAS  C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s 			page 13


 507              		.loc 1 88 11 is_stmt 1 view .LVU146
 508 00ec AFE7     		b	.L30
 509              	.L32:
  73:PAL/Vendor/ST/Src/pal_clock.cpp ****                 osc.HSIState = RCC_HSI_ON;
 510              		.loc 1 73 17 view .LVU147
  73:PAL/Vendor/ST/Src/pal_clock.cpp ****                 osc.HSIState = RCC_HSI_ON;
 511              		.loc 1 73 36 is_stmt 0 view .LVU148
 512 00ee 0223     		movs	r3, #2
 513 00f0 0793     		str	r3, [sp, #28]
  74:PAL/Vendor/ST/Src/pal_clock.cpp ****                 osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 514              		.loc 1 74 17 is_stmt 1 view .LVU149
  74:PAL/Vendor/ST/Src/pal_clock.cpp ****                 osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 515              		.loc 1 74 30 is_stmt 0 view .LVU150
 516 00f2 0123     		movs	r3, #1
 517 00f4 0A93     		str	r3, [sp, #40]
  75:PAL/Vendor/ST/Src/pal_clock.cpp ****             }
 518              		.loc 1 75 17 is_stmt 1 view .LVU151
  75:PAL/Vendor/ST/Src/pal_clock.cpp ****             }
 519              		.loc 1 75 41 is_stmt 0 view .LVU152
 520 00f6 1023     		movs	r3, #16
 521 00f8 0B93     		str	r3, [sp, #44]
 522 00fa E0E7     		b	.L33
 523              	.L37:
  79:PAL/Vendor/ST/Src/pal_clock.cpp ****             osc.PLL.PLLM       = cfg_.pll.m;
 524              		.loc 1 79 51 view .LVU153
 525 00fc 0023     		movs	r3, #0
 526 00fe E4E7     		b	.L34
 527              	.L35:
  56:PAL/Vendor/ST/Src/pal_clock.cpp ****             clk.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 528              		.loc 1 56 59 view .LVU154
 529 0100 0020     		movs	r0, #0
 530 0102 B9E7     		b	.L31
 531              	.L36:
  64:PAL/Vendor/ST/Src/pal_clock.cpp ****             clk.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 532              		.loc 1 64 59 view .LVU155
 533 0104 0020     		movs	r0, #0
 534 0106 B7E7     		b	.L31
 535              	.L38:
  86:PAL/Vendor/ST/Src/pal_clock.cpp ****             clk.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 536              		.loc 1 86 59 view .LVU156
 537 0108 0020     		movs	r0, #0
 538 010a B5E7     		b	.L31
 539              	.L39:
  97:PAL/Vendor/ST/Src/pal_clock.cpp **** 
 540              		.loc 1 97 73 view .LVU157
 541 010c 0020     		movs	r0, #0
 542 010e B3E7     		b	.L31
 543              	.L43:
 544              		.align	2
 545              	.L42:
 546 0110 00380240 		.word	1073887232
 547              		.cfi_endproc
 548              	.LFE135:
 550              		.text
 551              	.Letext0:
 552              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 553              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
ARM GAS  C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s 			page 14


 554              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 555              		.file 5 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 556              		.file 6 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 557              		.file 7 "CMSIS/Vendor_Device/ST/STM32F4xx/Include/stm32f446xx.h"
 558              		.file 8 "Vendor_HAL/ST/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 559              		.file 9 "Vendor_HAL/ST/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 560              		.file 10 "Vendor_HAL/ST/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 561              		.file 11 "PAL/Vendor/common/Inc/Pal_clock.hpp"
 562              		.file 12 "Vendor_HAL/ST/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h"
 563              		.file 13 "<built-in>"
ARM GAS  C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 pal_clock.cpp
C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s:20     .text._ZN8PalClockC2ERK11ClockConfig:00000000 $t
C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s:26     .text._ZN8PalClockC2ERK11ClockConfig:00000000 _ZN8PalClockC2ERK11ClockConfig
C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s:26     .text._ZN8PalClockC2ERK11ClockConfig:00000000 _ZN8PalClockC1ERK11ClockConfig
C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s:66     .text._ZN8PalClock9mapAhbDivE6AhbDiv:00000000 $t
C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s:72     .text._ZN8PalClock9mapAhbDivE6AhbDiv:00000000 _ZN8PalClock9mapAhbDivE6AhbDiv
C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s:95     .text._ZN8PalClock9mapAhbDivE6AhbDiv:00000018 $d
C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s:197    .text._ZN8PalClock9mapApbDivE6ApbDiv:00000000 $t
C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s:203    .text._ZN8PalClock9mapApbDivE6ApbDiv:00000000 _ZN8PalClock9mapApbDivE6ApbDiv
C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s:219    .text._ZN8PalClock9mapApbDivE6ApbDiv:0000000a $d
C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s:265    .text._ZN8PalClock4initEv:00000000 $t
C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s:271    .text._ZN8PalClock4initEv:00000000 _ZN8PalClock4initEv
C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s:546    .text._ZN8PalClock4initEv:00000110 $d
C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s:110    .text._ZN8PalClock9mapAhbDivE6AhbDiv:00000027 $d
C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s:110    .text._ZN8PalClock9mapAhbDivE6AhbDiv:00000028 $t
C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s:234    .text._ZN8PalClock9mapApbDivE6ApbDiv:00000019 $d
C:\Users\katre\AppData\Local\Temp\ccnFkyXP.s:234    .text._ZN8PalClock9mapApbDivE6ApbDiv:0000001a $t

UNDEFINED SYMBOLS
HAL_PWREx_ControlVoltageScaling
memset
HAL_RCC_ClockConfig
HAL_RCC_OscConfig
