V 50
K _ pd_pluse_top
Y 1
D 0 0 290 240
Z 10
i 9
P 1 0 200 20 200 0 2 0
L 20 200 10 0 2 0 1 0 dds
A 0 210 10 0 2 0 PINTYPE=IN
P 2 0 180 20 180 0 2 0
L 20 180 10 0 2 0 1 0 rst_n
A 0 190 10 0 2 0 PINTYPE=IN
P 3 0 160 20 160 0 2 0
L 20 160 10 0 2 0 1 0 pluse_start
A 0 170 10 0 2 0 PINTYPE=IN
P 4 0 140 20 140 0 2 0
L 20 140 10 0 2 0 1 0 clk_sys
A 0 150 10 0 2 0 PINTYPE=IN
P 5 0 120 20 120 0 2 0
L 20 120 10 0 2 0 1 0 pd_pluse_choice[3:0]
A 0 130 10 0 2 0 PINTYPE=IN
P 6 0 100 20 100 0 2 0
L 20 100 10 0 2 0 1 0 pd_pluse_load
A 0 110 10 0 2 0 PINTYPE=IN
P 7 0 80 20 80 0 2 0
L 20 80 10 0 2 0 1 0 pd_pluse_data[15:0]
A 0 90 10 0 2 0 PINTYPE=IN
P 8 0 60 20 60 0 2 0
L 20 60 10 0 2 0 1 0 bb_ch
A 0 70 10 0 2 0 PINTYPE=IN
P 9 0 40 20 40 0 2 0
L 20 40 10 0 2 0 1 0 tetw_pluse
A 0 50 10 0 2 0 PINTYPE=IN
P 10 290 200 270 200 0 3 0
L 250 200 10 0 2 0 1 0 en
A 270 210 10 0 2 0 PINTYPE=OUT
U 20 10 10 0 2 3 DEVICE=pd_pluse_top
U 20 0 10 0 3 0 VFILE=D:/12_8/12_8_dds/NMR_EC_FPGA_RVB_0601/NMR_EC_FPGA_RVB/component/work/pd_pluse_top/pd_pluse_top.v
U 20 -10 10 0 3 0 ACCEL=VCS
U 20 -20 10 0 3 0 LEVEL=VERILOG
U 20 -30 10 0 3 0 VERILOG=pd_pluse_top
U 20 -40 10 0 3 0 PINORDER=dds rst_n pluse_start clk_sys pd_pluse_choice[3:0] pd_pluse_load pd_pluse_data[15:0] bb_ch tetw_pluse en 
b 20 20 270 220
E
