Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/02_SDK2/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 471c4aef8e814dd286f39835f15cae0f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_behav xil_defaultlib.test_bench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/01_my_document/desktop/01_contest_about/07_FPGA_files/CT137Xilinx/my_code/009_at24c02_WandR/009_at24c02.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_default
Compiling module xil_defaultlib.e2prom
Compiling module xil_defaultlib.smg
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_behav
