Timestamp,CPUs,Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck
1.006035627,S0-C0,Frontend_Bound,33.39,% Slots,,,0.00,6.82,
1.006035627,S0-C0,Bad_Speculation,16.98,% Slots,,,0.00,6.44,
1.006035627,S0-C0,Backend_Bound,21.62,% Slots,,,0.00,6.44,
1.006035627,S0-C0,Frontend_Bound.Frontend_Latency,26.50,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,0.00,5.51,
1.006035627,S0-C0,Bad_Speculation.Branch_Mispredicts,16.81,% Slots,This metric represents fraction of slots the CPU has wasted due to Branch Misprediction...,br_misp_retired.all_branches,0.00,5.79,
1.006035627,S0-C0,Backend_Bound.Memory_Bound,21.75,% Slots,This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck...,,0.00,5.5,
1.006035627,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.35,% Clocks,This metric represents fraction of cycles the CPU was stalled due to instruction cache misses...,,0.00,5.56,
1.006035627,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.33,% Clocks_est,This metric represents fraction of cycles the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,0.00,5.3,<==
1.006035627,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.91,% Stalls,This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core...,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
1.006035627,S0-C0-T0,MUX,5.02,%,PerfMon Event Multiplexing accuracy indicator,,0.00,100.0,
1.006035627,S0-C1,Frontend_Bound,27.62,% Slots,,,0.00,6.82,
1.006035627,S0-C1,Bad_Speculation,15.06,% Slots,,,0.00,6.44,
1.006035627,S0-C1,Backend_Bound,24.66,% Slots,,,0.00,6.44,
1.006035627,S0-C1,Frontend_Bound.Frontend_Latency,26.73,% Slots,,rs_events.empty_end,0.00,5.5,
1.006035627,S0-C1,Bad_Speculation.Branch_Mispredicts,14.87,% Slots,,br_misp_retired.all_branches,0.00,5.79,
1.006035627,S0-C1,Backend_Bound.Memory_Bound,40.77,% Slots,,,0.00,5.49,
1.006035627,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.97,% Clocks,,,0.00,5.55,
1.006035627,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.006035627,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
1.006035627,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
1.006035627,S0-C2,Frontend_Bound,21.76,% Slots,,,0.00,6.81,
1.006035627,S0-C2,Bad_Speculation,12.00,% Slots,,,0.00,6.43,
1.006035627,S0-C2,Backend_Bound,42.47,% Slots,This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend...,,0.00,6.43,<==
1.006035627,S0-C2,Retiring,23.93,% Slots,,uops_retired.retire_slots:pp,0.00,6.28,
1.006035627,S0-C2,Frontend_Bound.Frontend_Latency,15.93,% Slots,,rs_events.empty_end,0.00,5.5,
1.006035627,S0-C2,Bad_Speculation.Branch_Mispredicts,11.75,% Slots,,br_misp_retired.all_branches,0.00,5.79,
1.006035627,S0-C2,Retiring.Microcode_Sequencer,5.72,% Slots,This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,0.00,6.16,
1.006035627,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.48,% Clocks,,,0.00,5.55,
1.006035627,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.006035627,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,1.56,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,0.00,5.54,
1.006035627,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
1.006035627,S0-C3,Frontend_Bound,34.19,% Slots,,,0.00,6.8,
1.006035627,S0-C3,Bad_Speculation,28.32,% Slots,,,0.00,6.42,
1.006035627,S0-C3,Frontend_Bound.Frontend_Latency,18.68,% Slots,,rs_events.empty_end,0.00,5.5,
1.006035627,S0-C3,Bad_Speculation.Branch_Mispredicts,27.84,% Slots,,br_misp_retired.all_branches,0.00,5.8,
1.006035627,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,0.00,5.55,
1.006035627,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
1.006035627,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
1.006035627,S0-C4,Frontend_Bound,30.08,% Slots,,,0.00,6.81,
1.006035627,S0-C4,Bad_Speculation,17.95,% Slots,,,0.00,6.42,
1.006035627,S0-C4,Backend_Bound,19.12,% Slots,,,0.00,6.42,
1.006035627,S0-C4,Frontend_Bound.Frontend_Latency,18.13,% Slots,,rs_events.empty_end,0.00,5.5,
1.006035627,S0-C4,Bad_Speculation.Branch_Mispredicts,17.76,% Slots,,br_misp_retired.all_branches,0.00,5.79,
1.006035627,S0-C4,Backend_Bound.Memory_Bound,29.91,% Slots,,,0.00,5.49,
1.006035627,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.006035627,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
1.006035627,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
1.006035627,S0-C5,Backend_Bound,56.20,% Slots,,,0.00,6.42,
1.006035627,S0-C5,Retiring,22.12,% Slots,,uops_retired.retire_slots:pp,0.00,6.27,
1.006035627,S0-C5,Backend_Bound.Memory_Bound,13.89,% Slots,,,0.00,5.5,
1.006035627,S0-C5,Backend_Bound.Core_Bound,42.31,% Slots,This metric represents fraction of slots where Core non- memory issues were of a bottleneck...,,0.00,5.5,
1.006035627,S0-C5,Retiring.Microcode_Sequencer,5.43,% Slots,,idq.ms_uops,0.00,6.16,
1.006035627,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.89,% Clocks,,idq.ms_switches,0.00,5.54,
1.006035627,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
1.006035627,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.75,% Clocks,This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,0.00,5.1,<==
1.006035627,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
1.006035627,S0-C6,Frontend_Bound,32.92,% Slots,,,0.00,6.79,
1.006035627,S0-C6,Backend_Bound,43.06,% Slots,,,0.00,6.4,
1.006035627,S0-C6,Retiring,17.75,% Slots,,uops_retired.retire_slots:pp,0.00,6.26,
1.006035627,S0-C6,Frontend_Bound.Frontend_Latency,36.15,% Slots,,rs_events.empty_end,0.00,5.49,
1.006035627,S0-C6,Backend_Bound.Memory_Bound,49.43,% Slots,,,0.00,5.48,
1.006035627,S0-C6,Retiring.Microcode_Sequencer,5.71,% Slots,,idq.ms_uops,0.00,6.16,
1.006035627,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.90,% Clocks,,,0.00,5.56,
1.006035627,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.006035627,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.98,% Clocks,,idq.ms_switches,0.00,5.55,
1.006035627,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,<==
1.006035627,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
1.006035627,S0-C7,Frontend_Bound,36.77,% Slots,,,0.00,6.78,
1.006035627,S0-C7,Bad_Speculation,15.42,% Slots,,,0.00,6.4,
1.006035627,S0-C7,Backend_Bound,27.35,% Slots,,,0.00,6.4,
1.006035627,S0-C7,Retiring,18.92,% Slots,,uops_retired.retire_slots:pp,0.00,6.26,
1.006035627,S0-C7,Frontend_Bound.Frontend_Latency,31.15,% Slots,,rs_events.empty_end,0.00,5.49,
1.006035627,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.82,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues...,,0.00,5.82,
1.006035627,S0-C7,Bad_Speculation.Branch_Mispredicts,15.04,% Slots,,br_misp_retired.all_branches,0.00,6.17,
1.006035627,S0-C7,Backend_Bound.Core_Bound,46.23,% Slots,,,0.00,5.48,
1.006035627,S0-C7,Retiring.Microcode_Sequencer,4.24,% Slots,,idq.ms_uops,0.00,6.16,
1.006035627,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.58,% Clocks,,,0.00,5.55,
1.006035627,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,26.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.006035627,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.08,% Clocks,,idq.ms_switches,0.00,5.55,
1.006035627,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.41,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,0.00,5.24,
1.006035627,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.31,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline...,,0.00,5.26,
1.006035627,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.84,% Clocks,,,0.00,5.1,
1.006035627,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
1.006035627,S1-C0,Frontend_Bound,23.41,% Slots,,,0.00,6.8,
1.006035627,S1-C0,Bad_Speculation,19.12,% Slots,,,0.00,6.42,
1.006035627,S1-C0,Backend_Bound,28.88,% Slots,,,0.00,6.42,<==
1.006035627,S1-C0,Retiring,14.67,% Slots,,uops_retired.retire_slots:pp,0.00,6.25,
1.006035627,S1-C0,Frontend_Bound.Frontend_Latency,33.87,% Slots,,rs_events.empty_end,0.00,5.5,
1.006035627,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.08,% Slots,,,0.00,5.8,
1.006035627,S1-C0,Bad_Speculation.Branch_Mispredicts,18.10,% Slots,,br_misp_retired.all_branches,0.00,6.17,
1.006035627,S1-C0,Retiring.Microcode_Sequencer,9.59,% Slots,,idq.ms_uops,0.00,6.15,
1.006035627,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.02,% Clocks,,,0.00,5.56,
1.006035627,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.006035627,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.23,% Clocks,,idq.ms_switches,0.00,5.55,
1.006035627,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.22,% Core_Clocks,,,0.00,5.23,
1.006035627,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.97,% Core_Clocks,,,0.00,5.26,
1.006035627,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
1.006035627,S1-C1,Frontend_Bound,34.85,% Slots,,,0.00,6.8,
1.006035627,S1-C1,Bad_Speculation,12.73,% Slots,,,0.00,6.41,
1.006035627,S1-C1,Backend_Bound,26.61,% Slots,,,0.00,6.41,
1.006035627,S1-C1,Frontend_Bound.Frontend_Latency,42.23,% Slots,,rs_events.empty_end,0.00,5.5,
1.006035627,S1-C1,Bad_Speculation.Branch_Mispredicts,12.49,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.006035627,S1-C1,Backend_Bound.Memory_Bound,37.29,% Slots,,,0.00,5.49,
1.006035627,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,0.00,5.55,
1.006035627,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
1.006035627,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.0,
1.006035627,S1-C1-T0,MUX,5.00,%,,,0.00,100.0,
1.006035627,S1-C2,Frontend_Bound,29.87,% Slots,,,0.00,6.79,
1.006035627,S1-C2,Bad_Speculation,21.83,% Slots,,,0.00,6.41,
1.006035627,S1-C2,Backend_Bound,21.91,% Slots,,,0.00,6.41,
1.006035627,S1-C2,Retiring,14.56,% Slots,,uops_retired.retire_slots:pp,0.00,6.24,
1.006035627,S1-C2,Frontend_Bound.Frontend_Bandwidth,77.08,% Slots,,,0.00,6.16,
1.006035627,S1-C2,Bad_Speculation.Branch_Mispredicts,21.15,% Slots,,br_misp_retired.all_branches,0.00,6.17,
1.006035627,S1-C2,Backend_Bound.Core_Bound,17.40,% Slots,,,0.00,5.5,
1.006035627,S1-C2,Retiring.Microcode_Sequencer,12.24,% Slots,,idq.ms_uops,0.00,6.16,
1.006035627,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.32,% Clocks,,idq.ms_switches,0.00,5.55,
1.006035627,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.81,% Core_Clocks,,,0.00,5.22,<==
1.006035627,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.55,% Clocks,,,0.00,5.11,
1.006035627,S1-C2-T0,MUX,4.99,%,,,0.00,100.0,
1.006035627,S1-C3,Frontend_Bound,34.50,% Slots,,,0.00,6.79,
1.006035627,S1-C3,Bad_Speculation,14.07,% Slots,,,0.00,6.4,
1.006035627,S1-C3,Backend_Bound,16.81,% Slots,,,0.00,6.4,
1.006035627,S1-C3,Retiring,14.24,% Slots,,uops_retired.retire_slots:pp,0.00,6.23,
1.006035627,S1-C3,Frontend_Bound.Frontend_Latency,19.38,% Slots,,rs_events.empty_end,0.00,5.5,
1.006035627,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.35,% Slots,,,0.00,6.16,
1.006035627,S1-C3,Bad_Speculation.Branch_Mispredicts,13.77,% Slots,,br_misp_retired.all_branches,0.00,6.17,
1.006035627,S1-C3,Backend_Bound.Memory_Bound,10.75,% Slots,,,0.00,5.5,
1.006035627,S1-C3,Retiring.Microcode_Sequencer,11.80,% Slots,,idq.ms_uops,0.00,6.16,
1.006035627,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.58,% Clocks,,,0.00,5.56,
1.006035627,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.006035627,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.59,% Clocks,,idq.ms_switches,0.00,5.55,
1.006035627,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.87,% Core_Clocks,,,0.00,5.23,
1.006035627,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
1.006035627,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.006035627,S1-C3-T0,MUX,4.99,%,,,0.00,100.0,
1.006035627,S1-C4,Frontend_Bound,40.19,% Slots,,,0.00,6.78,
1.006035627,S1-C4,Bad_Speculation,12.34,% Slots,,,0.00,6.39,
1.006035627,S1-C4,Backend_Bound,28.37,% Slots,,,0.00,6.39,
1.006035627,S1-C4,Retiring,14.64,% Slots,,uops_retired.retire_slots:pp,0.00,6.23,
1.006035627,S1-C4,Frontend_Bound.Frontend_Bandwidth,82.22,% Slots,,,0.00,6.16,
1.006035627,S1-C4,Bad_Speculation.Branch_Mispredicts,11.68,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.006035627,S1-C4,Backend_Bound.Memory_Bound,11.37,% Slots,,,0.00,5.5,
1.006035627,S1-C4,Backend_Bound.Core_Bound,17.00,% Slots,,,0.00,5.5,
1.006035627,S1-C4,Retiring.Microcode_Sequencer,8.84,% Slots,,idq.ms_uops,0.00,6.15,
1.006035627,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.16,% Clocks,,idq.ms_switches,0.00,5.55,
1.006035627,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.79,% Core_Clocks,,,0.00,5.23,<==
1.006035627,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.0,
1.006035627,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.85,% Clocks,,,0.00,5.1,
1.006035627,S1-C4-T0,MUX,5.00,%,,,0.00,100.0,
1.006035627,S1-C5,Frontend_Bound,29.10,% Slots,,,0.00,6.78,
1.006035627,S1-C5,Bad_Speculation,17.86,% Slots,,,0.00,6.4,
1.006035627,S1-C5,Backend_Bound,24.49,% Slots,,,0.00,6.4,
1.006035627,S1-C5,Frontend_Bound.Frontend_Latency,21.29,% Slots,,rs_events.empty_end,0.00,5.5,
1.006035627,S1-C5,Bad_Speculation.Branch_Mispredicts,17.54,% Slots,,br_misp_retired.all_branches,0.00,6.17,
1.006035627,S1-C5,Backend_Bound.Core_Bound,14.85,% Slots,,,0.00,5.49,
1.006035627,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.006035627,S1-C5-T0,MUX,5.00,%,,,0.00,100.0,
1.006035627,S1-C6,Frontend_Bound,36.31,% Slots,,,0.00,6.78,
1.006035627,S1-C6,Bad_Speculation,14.48,% Slots,,,0.00,6.39,
1.006035627,S1-C6,Backend_Bound,28.42,% Slots,,,0.00,6.39,
1.006035627,S1-C6,Retiring,14.85,% Slots,,uops_retired.retire_slots:pp,0.00,6.22,
1.006035627,S1-C6,Frontend_Bound.Frontend_Latency,19.21,% Slots,,rs_events.empty_end,0.00,5.5,
1.006035627,S1-C6,Frontend_Bound.Frontend_Bandwidth,90.45,% Slots,,,0.00,6.17,
1.006035627,S1-C6,Bad_Speculation.Branch_Mispredicts,13.46,% Slots,,br_misp_retired.all_branches,0.00,6.17,
1.006035627,S1-C6,Backend_Bound.Memory_Bound,13.26,% Slots,,,0.00,5.49,
1.006035627,S1-C6,Backend_Bound.Core_Bound,15.16,% Slots,,,0.00,5.49,
1.006035627,S1-C6,Retiring.Microcode_Sequencer,9.59,% Slots,,idq.ms_uops,0.00,6.15,
1.006035627,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.12,% Clocks,,,0.00,5.56,
1.006035627,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
1.006035627,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.06,% Clocks,,idq.ms_switches,0.00,5.55,
1.006035627,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.27,% Core_Clocks,,,0.00,5.23,<==
1.006035627,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
1.006035627,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.0,
1.006035627,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.10,% Clocks,,,0.00,5.1,
1.006035627,S1-C6-T0,MUX,5.00,%,,,0.00,100.0,
1.006035627,S1-C7,Frontend_Bound,35.90,% Slots,,,0.00,6.77,<==
1.006035627,S1-C7,Bad_Speculation,14.87,% Slots,,,0.00,6.38,
1.006035627,S1-C7,Backend_Bound,21.14,% Slots,,,0.00,6.38,
1.006035627,S1-C7,Frontend_Bound.Frontend_Latency,22.54,% Slots,,rs_events.empty_end,0.00,5.5,
1.006035627,S1-C7,Frontend_Bound.Frontend_Bandwidth,23.31,% Slots,,,0.00,6.17,
1.006035627,S1-C7,Bad_Speculation.Branch_Mispredicts,14.54,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.006035627,S1-C7,Backend_Bound.Memory_Bound,29.04,% Slots,,,0.00,5.49,
1.006035627,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.00,% Clocks,,,0.00,5.55,
1.006035627,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.006035627,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.36,% Core_Clocks,,,0.00,5.22,
1.006035627,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.87,% Core_Clocks,,,0.00,5.27,
1.006035627,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
1.006035627,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.006035627,S1-C7-T0,MUX,4.99,%,,,0.00,100.0,
1.006035627,S0-C0-T1,MUX,5.00,%,,,0.00,100.0,
1.006035627,S0-C1-T1,MUX,4.99,%,,,0.00,100.0,
1.006035627,S0-C2-T1,MUX,5.00,%,,,0.00,100.0,
1.006035627,S0-C3-T1,MUX,5.00,%,,,0.00,100.0,
1.006035627,S0-C4-T1,MUX,5.00,%,,,0.00,100.0,
1.006035627,S0-C5-T1,MUX,4.99,%,,,0.00,100.0,
1.006035627,S0-C6-T1,MUX,4.99,%,,,0.00,100.0,
1.006035627,S0-C7-T1,MUX,4.99,%,,,0.00,100.0,
1.006035627,S1-C0-T1,MUX,4.99,%,,,0.00,100.0,
1.006035627,S1-C1-T1,MUX,5.00,%,,,0.00,100.0,
1.006035627,S1-C2-T1,MUX,4.99,%,,,0.00,100.0,
1.006035627,S1-C3-T1,MUX,5.00,%,,,0.00,100.0,
1.006035627,S1-C4-T1,MUX,5.00,%,,,0.00,100.0,
1.006035627,S1-C5-T1,MUX,5.00,%,,,0.00,100.0,
1.006035627,S1-C6-T1,MUX,5.00,%,,,0.00,100.0,
1.006035627,S1-C7-T1,MUX,5.00,%,,,0.00,100.0,
2.07499436,S0-C0,Frontend_Bound,23.46,% Slots,,,0.00,5.26,
2.07499436,S0-C0,Bad_Speculation,26.99,% Slots,,,0.00,5.26,
2.07499436,S0-C0,Frontend_Bound.Frontend_Bandwidth,17.32,% Slots,,,0.00,5.26,
2.07499436,S0-C0,Bad_Speculation.Branch_Mispredicts,26.50,% Slots,,br_misp_retired.all_branches,0.00,5.26,<==
2.07499436,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.83,% Core_Clocks,,,0.00,5.25,
2.07499436,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
2.07499436,S0-C1,Frontend_Bound,37.15,% Slots,,,0.00,5.26,
2.07499436,S0-C1,Bad_Speculation,11.57,% Slots,,,0.00,5.26,
2.07499436,S0-C1,Backend_Bound,21.91,% Slots,,,0.00,5.26,
2.07499436,S0-C1,Retiring,27.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
2.07499436,S0-C1,Frontend_Bound.Frontend_Latency,29.15,% Slots,,rs_events.empty_end,0.00,5.26,
2.07499436,S0-C1,Bad_Speculation.Branch_Mispredicts,11.39,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.07499436,S0-C1,Backend_Bound.Memory_Bound,13.45,% Slots,,,0.00,5.26,
2.07499436,S0-C1,Retiring.Microcode_Sequencer,2.58,% Slots,,idq.ms_uops,0.00,5.26,
2.07499436,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.85,% Clocks,,,0.00,5.26,
2.07499436,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
2.07499436,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.42,% Clocks,,idq.ms_switches,0.00,5.26,
2.07499436,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.55,
2.07499436,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
2.07499436,S0-C2,Frontend_Bound,29.02,% Slots,,,0.00,5.26,
2.07499436,S0-C2,Backend_Bound,12.65,% Slots,,,0.00,5.26,
2.07499436,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.56,% Slots,,,0.00,5.26,
2.07499436,S0-C2,Backend_Bound.Core_Bound,17.21,% Slots,,,0.00,5.26,
2.07499436,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.90,% Core_Clocks,,,0.00,5.25,<==
2.07499436,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.37,% Clocks,,,0.00,5.24,
2.07499436,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
2.07499436,S0-C3,Frontend_Bound,62.61,% Slots,,,0.00,5.26,
2.07499436,S0-C3,Bad_Speculation,12.40,% Slots,,,0.00,5.26,
2.07499436,S0-C3,Retiring,30.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
2.07499436,S0-C3,Frontend_Bound.Frontend_Latency,16.71,% Slots,,rs_events.empty_end,0.00,5.26,
2.07499436,S0-C3,Frontend_Bound.Frontend_Bandwidth,49.28,% Slots,,,0.00,5.26,
2.07499436,S0-C3,Bad_Speculation.Branch_Mispredicts,11.42,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.07499436,S0-C3,Retiring.Microcode_Sequencer,3.27,% Slots,,idq.ms_uops,0.00,5.26,
2.07499436,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
2.07499436,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.16,% Clocks,,idq.ms_switches,0.00,5.26,
2.07499436,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.11,% Core_Clocks,,,0.00,5.25,<==
2.07499436,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
2.07499436,S0-C4,Frontend_Bound,67.65,% Slots,,,0.00,5.26,
2.07499436,S0-C4,Bad_Speculation,14.61,% Slots,,,0.00,5.26,
2.07499436,S0-C4,Retiring,16.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
2.07499436,S0-C4,Frontend_Bound.Frontend_Bandwidth,53.12,% Slots,,,0.00,5.26,
2.07499436,S0-C4,Bad_Speculation.Branch_Mispredicts,12.94,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.07499436,S0-C4,Retiring.Microcode_Sequencer,9.26,% Slots,,idq.ms_uops,0.00,5.25,
2.07499436,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.85,% Clocks,,idq.ms_switches,0.00,5.25,
2.07499436,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.17,% Core_Clocks,,,0.00,5.25,<==
2.07499436,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
2.07499436,S0-C5,Frontend_Bound,36.89,% Slots,,,0.00,5.26,
2.07499436,S0-C5,Backend_Bound,30.10,% Slots,,,0.00,5.26,
2.07499436,S0-C5,Retiring,27.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
2.07499436,S0-C5,Frontend_Bound.Frontend_Latency,21.38,% Slots,,rs_events.empty_end,0.00,5.26,<==
2.07499436,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.80,% Slots,,,0.00,5.26,
2.07499436,S0-C5,Backend_Bound.Core_Bound,20.27,% Slots,,,0.00,5.26,
2.07499436,S0-C5,Retiring.Microcode_Sequencer,6.66,% Slots,,idq.ms_uops,0.00,5.26,
2.07499436,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
2.07499436,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.30,% Clocks,,idq.ms_switches,0.00,5.26,
2.07499436,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.03,% Core_Clocks,,,0.00,5.24,
2.07499436,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.07,% Clocks,,,0.00,5.24,
2.07499436,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
2.07499436,S0-C6,Frontend_Bound,65.80,% Slots,This category represents fraction of slots where the processor's Frontend undersupplies its Backend...,,0.00,5.26,<==
2.07499436,S0-C6,Bad_Speculation,11.64,% Slots,,,0.00,5.26,
2.07499436,S0-C6,Retiring,21.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
2.07499436,S0-C6,Bad_Speculation.Branch_Mispredicts,11.01,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.07499436,S0-C6,Retiring.Microcode_Sequencer,8.33,% Slots,,idq.ms_uops,0.00,5.26,
2.07499436,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.65,% Clocks,,idq.ms_switches,0.00,5.26,
2.07499436,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
2.07499436,S0-C7,Frontend_Bound,38.93,% Slots,,,0.00,5.27,
2.07499436,S0-C7,Bad_Speculation,13.34,% Slots,,,0.00,5.26,
2.07499436,S0-C7,Backend_Bound,17.94,% Slots,,,0.00,5.26,
2.07499436,S0-C7,Frontend_Bound.Frontend_Latency,20.32,% Slots,,rs_events.empty_end,0.00,5.26,
2.07499436,S0-C7,Frontend_Bound.Frontend_Bandwidth,47.31,% Slots,,,0.00,5.27,
2.07499436,S0-C7,Bad_Speculation.Branch_Mispredicts,13.06,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.07499436,S0-C7,Backend_Bound.Memory_Bound,19.25,% Slots,,,0.00,5.26,
2.07499436,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
2.07499436,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.18,% Core_Clocks,,,0.00,5.24,<==
2.07499436,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.08,% Core_Clocks,,,0.00,5.25,
2.07499436,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.56,
2.07499436,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
2.07499436,S1-C0,Frontend_Bound,31.92,% Slots,,,0.00,5.26,
2.07499436,S1-C0,Backend_Bound,33.87,% Slots,,,0.00,5.26,
2.07499436,S1-C0,Retiring,26.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
2.07499436,S1-C0,Frontend_Bound.Frontend_Latency,18.79,% Slots,,rs_events.empty_end,0.00,5.25,
2.07499436,S1-C0,Backend_Bound.Memory_Bound,12.54,% Slots,,,0.00,5.25,
2.07499436,S1-C0,Backend_Bound.Core_Bound,21.33,% Slots,,,0.00,5.25,
2.07499436,S1-C0,Retiring.Microcode_Sequencer,1.71,% Slots,,idq.ms_uops,0.00,5.26,
2.07499436,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
2.07499436,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.19,% Clocks,,idq.ms_switches,0.00,5.25,
2.07499436,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
2.07499436,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,78.20,% Clocks,,,0.00,5.24,<==
2.07499436,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
2.07499436,S1-C1,Frontend_Bound,34.18,% Slots,,,0.00,5.26,
2.07499436,S1-C1,Bad_Speculation,18.94,% Slots,,,0.00,5.26,
2.07499436,S1-C1,Backend_Bound,15.34,% Slots,,,0.00,5.26,
2.07499436,S1-C1,Retiring,25.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
2.07499436,S1-C1,Frontend_Bound.Frontend_Latency,20.86,% Slots,,rs_events.empty_end,0.00,5.25,
2.07499436,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.00,% Slots,,,0.00,5.26,
2.07499436,S1-C1,Bad_Speculation.Branch_Mispredicts,18.68,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.07499436,S1-C1,Retiring.Microcode_Sequencer,2.56,% Slots,,idq.ms_uops,0.00,5.26,
2.07499436,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
2.07499436,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.02,% Clocks,,idq.ms_switches,0.00,5.25,
2.07499436,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.48,% Core_Clocks,,,0.00,5.24,
2.07499436,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.44,% Core_Clocks,,,0.00,5.24,
2.07499436,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
2.07499436,S1-C2,Frontend_Bound,30.36,% Slots,,,0.00,5.26,<==
2.07499436,S1-C2,Bad_Speculation,14.41,% Slots,,,0.00,5.26,
2.07499436,S1-C2,Backend_Bound,26.72,% Slots,,,0.00,5.26,
2.07499436,S1-C2,Frontend_Bound.Frontend_Latency,21.28,% Slots,,rs_events.empty_end,0.00,5.26,
2.07499436,S1-C2,Frontend_Bound.Frontend_Bandwidth,17.23,% Slots,,,0.00,5.26,
2.07499436,S1-C2,Bad_Speculation.Branch_Mispredicts,14.02,% Slots,,br_misp_retired.all_branches,0.00,5.25,
2.07499436,S1-C2,Backend_Bound.Memory_Bound,19.88,% Slots,,,0.00,5.26,
2.07499436,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.61,% Clocks,,,0.00,5.25,
2.07499436,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
2.07499436,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.38,% Core_Clocks,,,0.00,5.25,
2.07499436,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.35,% Core_Clocks,,,0.00,5.25,
2.07499436,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
2.07499436,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
2.07499436,S1-C3,Frontend_Bound,36.07,% Slots,,,0.00,5.26,
2.07499436,S1-C3,Bad_Speculation,12.64,% Slots,,,0.00,5.26,
2.07499436,S1-C3,Backend_Bound,21.24,% Slots,,,0.00,5.26,
2.07499436,S1-C3,Retiring,29.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
2.07499436,S1-C3,Frontend_Bound.Frontend_Latency,42.55,% Slots,,rs_events.empty_end,0.00,5.25,
2.07499436,S1-C3,Bad_Speculation.Branch_Mispredicts,12.41,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.07499436,S1-C3,Backend_Bound.Memory_Bound,16.07,% Slots,,,0.00,5.25,
2.07499436,S1-C3,Retiring.Microcode_Sequencer,2.86,% Slots,,idq.ms_uops,0.00,5.26,
2.07499436,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.31,% Clocks,,,0.00,5.25,
2.07499436,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
2.07499436,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.61,% Clocks,,idq.ms_switches,0.00,5.25,
2.07499436,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.71,% Stalls,This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads...,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
2.07499436,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
2.07499436,S1-C4,Frontend_Bound,39.98,% Slots,,,0.00,5.26,
2.07499436,S1-C4,Bad_Speculation,11.85,% Slots,,,0.00,5.26,
2.07499436,S1-C4,Backend_Bound,21.30,% Slots,,,0.00,5.26,
2.07499436,S1-C4,Retiring,32.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
2.07499436,S1-C4,Frontend_Bound.Frontend_Latency,30.53,% Slots,,rs_events.empty_end,0.00,5.26,<==
2.07499436,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.58,% Slots,,,0.00,5.26,
2.07499436,S1-C4,Bad_Speculation.Branch_Mispredicts,11.45,% Slots,,br_misp_retired.all_branches,0.00,5.25,
2.07499436,S1-C4,Backend_Bound.Core_Bound,24.58,% Slots,,,0.00,5.26,
2.07499436,S1-C4,Retiring.Microcode_Sequencer,1.61,% Slots,,idq.ms_uops,0.00,5.26,
2.07499436,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
2.07499436,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.34,% Clocks,,idq.ms_switches,0.00,5.25,
2.07499436,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.81,% Core_Clocks,,,0.00,5.24,
2.07499436,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.14,% Core_Clocks,,,0.00,5.24,
2.07499436,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,72.40,% Clocks,,,0.00,5.24,
2.07499436,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
2.07499436,S1-C5,Frontend_Bound,33.32,% Slots,,,0.00,5.27,
2.07499436,S1-C5,Bad_Speculation,13.03,% Slots,,,0.00,5.27,
2.07499436,S1-C5,Backend_Bound,21.46,% Slots,,,0.00,5.27,
2.07499436,S1-C5,Frontend_Bound.Frontend_Latency,28.47,% Slots,,rs_events.empty_end,0.00,5.26,
2.07499436,S1-C5,Frontend_Bound.Frontend_Bandwidth,16.72,% Slots,,,0.00,5.27,
2.07499436,S1-C5,Bad_Speculation.Branch_Mispredicts,12.86,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.07499436,S1-C5,Backend_Bound.Core_Bound,76.22,% Slots,,,0.00,5.26,
2.07499436,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.82,% Clocks,,,0.00,5.26,
2.07499436,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
2.07499436,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.09,% Core_Clocks,,,0.00,5.24,
2.07499436,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.41,% Core_Clocks,,,0.00,5.26,
2.07499436,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.67,% Clocks,,,0.00,5.23,
2.07499436,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
2.07499436,S1-C6,Frontend_Bound,34.13,% Slots,,,0.00,5.26,
2.07499436,S1-C6,Backend_Bound,26.74,% Slots,,,0.00,5.26,
2.07499436,S1-C6,Retiring,29.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
2.07499436,S1-C6,Frontend_Bound.Frontend_Latency,97.13,% Slots,,rs_events.empty_end,0.00,5.25,
2.07499436,S1-C6,Retiring.Microcode_Sequencer,1.14,% Slots,,idq.ms_uops,0.00,5.26,
2.07499436,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
2.07499436,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.92,% Clocks,,idq.ms_switches,0.00,5.25,
2.07499436,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
2.07499436,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
2.07499436,S1-C7,Bad_Speculation,19.24,% Slots,,,0.00,5.26,
2.07499436,S1-C7,Bad_Speculation.Branch_Mispredicts,19.07,% Slots,,br_misp_retired.all_branches,0.00,5.26,
2.07499436,S1-C7,Backend_Bound,26.79,% Slots,,,0.00,5.26,
2.07499436,S1-C7,Backend_Bound.Memory_Bound,23.48,% Slots,,,0.00,5.25,
2.07499436,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
2.07499436,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
2.07499436,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
2.07499436,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
2.07499436,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
2.07499436,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
2.07499436,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
2.07499436,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
2.07499436,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
2.07499436,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
2.07499436,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
2.07499436,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
2.07499436,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
2.07499436,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
2.07499436,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
2.07499436,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
2.07499436,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
2.07499436,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
3.582043504,S0-C0,Frontend_Bound,27.68,% Slots,,,0.00,5.3,
3.582043504,S0-C0,Bad_Speculation,11.37,% Slots,,,0.00,5.3,
3.582043504,S0-C0,Backend_Bound,34.81,% Slots,,,0.00,5.3,
3.582043504,S0-C0,Frontend_Bound.Frontend_Latency,26.68,% Slots,,rs_events.empty_end,0.00,5.3,
3.582043504,S0-C0,Bad_Speculation.Branch_Mispredicts,11.16,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.582043504,S0-C0,Backend_Bound.Memory_Bound,20.07,% Slots,,,0.00,5.05,<==
3.582043504,S0-C0,Backend_Bound.Core_Bound,14.74,% Slots,,,0.00,5.05,
3.582043504,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.2,
3.582043504,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
3.582043504,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
3.582043504,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
3.582043504,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.83,% Clocks,,,0.00,5.31,
3.582043504,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
3.582043504,S0-C1,Backend_Bound,85.34,% Slots,,,0.00,5.3,
3.582043504,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,<==
3.582043504,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
3.582043504,S0-C2,Frontend_Bound,35.89,% Slots,,,0.00,5.3,
3.582043504,S0-C2,Bad_Speculation,10.66,% Slots,,,0.00,5.3,
3.582043504,S0-C2,Backend_Bound,13.50,% Slots,,,0.00,5.3,
3.582043504,S0-C2,Frontend_Bound.Frontend_Latency,21.94,% Slots,,rs_events.empty_end,0.00,5.3,<==
3.582043504,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.14,% Slots,,,0.00,5.3,
3.582043504,S0-C2,Bad_Speculation.Branch_Mispredicts,10.40,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.582043504,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.62,% Clocks,,,0.00,5.21,
3.582043504,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
3.582043504,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.01,% Core_Clocks,,,0.00,5.31,
3.582043504,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.52,% Core_Clocks,,,0.00,5.31,
3.582043504,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
3.582043504,S0-C3,Frontend_Bound,33.15,% Slots,,,0.00,5.3,
3.582043504,S0-C3,Bad_Speculation,23.45,% Slots,,,0.00,5.3,
3.582043504,S0-C3,Retiring,29.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
3.582043504,S0-C3,Frontend_Bound.Frontend_Latency,18.98,% Slots,,rs_events.empty_end,0.00,5.3,
3.582043504,S0-C3,Bad_Speculation.Branch_Mispredicts,23.09,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.582043504,S0-C3,Retiring.Microcode_Sequencer,2.03,% Slots,,idq.ms_uops,0.00,5.3,
3.582043504,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.88,% Clocks,,,0.00,5.2,
3.582043504,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
3.582043504,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.86,% Clocks,,idq.ms_switches,0.00,5.16,
3.582043504,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
3.582043504,S0-C4,Bad_Speculation,15.23,% Slots,,,0.00,5.3,
3.582043504,S0-C4,Bad_Speculation.Branch_Mispredicts,14.96,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.582043504,S0-C4,Backend_Bound,42.67,% Slots,,,0.00,5.3,
3.582043504,S0-C4,Backend_Bound.Memory_Bound,16.10,% Slots,,,0.00,5.04,
3.582043504,S0-C4,Backend_Bound.Core_Bound,26.58,% Slots,,,0.00,5.04,<==
3.582043504,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
3.582043504,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
3.582043504,S0-C5,Frontend_Bound,31.83,% Slots,,,0.00,5.3,
3.582043504,S0-C5,Bad_Speculation,20.30,% Slots,,,0.00,5.3,
3.582043504,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.35,% Slots,,,0.00,5.3,
3.582043504,S0-C5,Bad_Speculation.Branch_Mispredicts,19.87,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.582043504,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,45.14,% Core_Clocks,,,0.00,5.31,<==
3.582043504,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.48,% Core_Clocks,,,0.00,5.31,
3.582043504,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
3.582043504,S0-C6,Frontend_Bound,33.13,% Slots,,,0.00,5.3,
3.582043504,S0-C6,Bad_Speculation,11.28,% Slots,,,0.00,5.3,
3.582043504,S0-C6,Backend_Bound,36.54,% Slots,,,0.00,5.3,
3.582043504,S0-C6,Frontend_Bound.Frontend_Latency,33.28,% Slots,,rs_events.empty_end,0.00,5.3,
3.582043504,S0-C6,Frontend_Bound.Frontend_Bandwidth,31.49,% Slots,,,0.00,5.3,
3.582043504,S0-C6,Bad_Speculation.Branch_Mispredicts,11.17,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.582043504,S0-C6,Backend_Bound.Memory_Bound,10.98,% Slots,,,0.00,5.05,
3.582043504,S0-C6,Backend_Bound.Core_Bound,25.56,% Slots,,,0.00,5.05,<==
3.582043504,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
3.582043504,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.16,% Core_Clocks,,,0.00,5.31,
3.582043504,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.26,% Core_Clocks,,,0.00,5.31,
3.582043504,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
3.582043504,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
3.582043504,S0-C7,Frontend_Bound,31.26,% Slots,,,0.00,5.3,
3.582043504,S0-C7,Bad_Speculation,21.35,% Slots,,,0.00,5.3,
3.582043504,S0-C7,Backend_Bound,20.05,% Slots,,,0.00,5.3,
3.582043504,S0-C7,Frontend_Bound.Frontend_Latency,30.76,% Slots,,rs_events.empty_end,0.00,5.3,
3.582043504,S0-C7,Frontend_Bound.Frontend_Bandwidth,86.83,% Slots,,,0.00,5.3,
3.582043504,S0-C7,Bad_Speculation.Branch_Mispredicts,20.82,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.582043504,S0-C7,Backend_Bound.Core_Bound,30.00,% Slots,,,0.00,5.05,
3.582043504,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
3.582043504,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.89,% Core_Clocks,,,0.00,5.31,<==
3.582043504,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
3.582043504,S1-C0,Frontend_Bound,34.20,% Slots,,,0.00,5.3,<==
3.582043504,S1-C0,Bad_Speculation,20.59,% Slots,,,0.00,5.3,
3.582043504,S1-C0,Bad_Speculation.Branch_Mispredicts,20.28,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.582043504,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
3.582043504,S1-C1,Frontend_Bound,37.98,% Slots,,,0.00,5.31,
3.582043504,S1-C1,Bad_Speculation,15.15,% Slots,,,0.00,5.31,
3.582043504,S1-C1,Backend_Bound,18.04,% Slots,,,0.00,5.31,
3.582043504,S1-C1,Frontend_Bound.Frontend_Latency,55.28,% Slots,,rs_events.empty_end,0.00,5.31,
3.582043504,S1-C1,Bad_Speculation.Branch_Mispredicts,14.97,% Slots,,br_misp_retired.all_branches,0.00,5.31,
3.582043504,S1-C1,Backend_Bound.Core_Bound,10.76,% Slots,,,0.00,5.05,
3.582043504,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
3.582043504,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
3.582043504,S1-C2,Frontend_Bound,25.22,% Slots,,,0.00,5.3,<==
3.582043504,S1-C2,Bad_Speculation,23.11,% Slots,,,0.00,5.3,
3.582043504,S1-C2,Backend_Bound,20.01,% Slots,,,0.00,5.3,
3.582043504,S1-C2,Frontend_Bound.Frontend_Latency,15.50,% Slots,,rs_events.empty_end,0.00,5.3,
3.582043504,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.90,% Slots,,,0.00,5.3,
3.582043504,S1-C2,Bad_Speculation.Branch_Mispredicts,22.92,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.582043504,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.73,% Clocks,,,0.00,5.22,
3.582043504,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
3.582043504,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.75,% Core_Clocks,,,0.00,5.31,
3.582043504,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.40,% Core_Clocks,,,0.00,5.31,
3.582043504,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
3.582043504,S1-C3,Frontend_Bound,26.54,% Slots,,,0.00,5.31,
3.582043504,S1-C3,Bad_Speculation,22.41,% Slots,,,0.00,5.31,
3.582043504,S1-C3,Backend_Bound,19.66,% Slots,,,0.00,5.31,
3.582043504,S1-C3,Frontend_Bound.Frontend_Latency,20.75,% Slots,,rs_events.empty_end,0.00,5.31,
3.582043504,S1-C3,Bad_Speculation.Branch_Mispredicts,21.95,% Slots,,br_misp_retired.all_branches,0.00,5.31,
3.582043504,S1-C3,Backend_Bound.Core_Bound,14.24,% Slots,,,0.00,5.05,
3.582043504,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.30,% Clocks,,,0.00,5.22,
3.582043504,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
3.582043504,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
3.582043504,S1-C4,Backend_Bound,73.53,% Slots,,,0.00,5.31,
3.582043504,S1-C4,Retiring,20.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
3.582043504,S1-C4,Backend_Bound.Memory_Bound,16.45,% Slots,,,0.00,5.04,
3.582043504,S1-C4,Backend_Bound.Core_Bound,57.08,% Slots,,,0.00,5.04,
3.582043504,S1-C4,Retiring.Microcode_Sequencer,9.77,% Slots,,idq.ms_uops,0.00,5.3,
3.582043504,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,1.99,% Clocks,,idq.ms_switches,0.00,5.18,
3.582043504,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
3.582043504,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
3.582043504,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.37,% Clocks,,,0.00,5.31,<==
3.582043504,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
3.582043504,S1-C5,Frontend_Bound,35.28,% Slots,,,0.00,5.31,
3.582043504,S1-C5,Bad_Speculation,14.48,% Slots,,,0.00,5.31,
3.582043504,S1-C5,Backend_Bound,15.72,% Slots,,,0.00,5.31,
3.582043504,S1-C5,Frontend_Bound.Frontend_Latency,29.20,% Slots,,rs_events.empty_end,0.00,5.31,
3.582043504,S1-C5,Bad_Speculation.Branch_Mispredicts,14.32,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.582043504,S1-C5,Backend_Bound.Memory_Bound,10.65,% Slots,,,0.00,5.04,
3.582043504,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.30,% Clocks,,,0.00,5.23,
3.582043504,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,27.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
3.582043504,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
3.582043504,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
3.582043504,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
3.582043504,S1-C6,Frontend_Bound,27.08,% Slots,,,0.00,5.31,
3.582043504,S1-C6,Bad_Speculation,12.42,% Slots,,,0.00,5.31,
3.582043504,S1-C6,Backend_Bound,32.61,% Slots,,,0.00,5.31,
3.582043504,S1-C6,Frontend_Bound.Frontend_Latency,20.10,% Slots,,rs_events.empty_end,0.00,5.31,
3.582043504,S1-C6,Bad_Speculation.Branch_Mispredicts,12.17,% Slots,,br_misp_retired.all_branches,0.00,5.31,
3.582043504,S1-C6,Backend_Bound.Memory_Bound,10.26,% Slots,,,0.00,5.05,
3.582043504,S1-C6,Backend_Bound.Core_Bound,22.35,% Slots,,,0.00,5.05,
3.582043504,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.53,% Clocks,,,0.00,5.23,
3.582043504,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
3.582043504,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
3.582043504,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
3.582043504,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,80.12,% Clocks,,,0.00,5.3,<==
3.582043504,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
3.582043504,S1-C7,Frontend_Bound,34.06,% Slots,,,0.00,5.3,
3.582043504,S1-C7,Bad_Speculation,17.09,% Slots,,,0.00,5.3,
3.582043504,S1-C7,Backend_Bound,18.45,% Slots,,,0.00,5.3,
3.582043504,S1-C7,Frontend_Bound.Frontend_Latency,23.27,% Slots,,rs_events.empty_end,0.00,5.3,
3.582043504,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.19,% Slots,,,0.00,5.3,
3.582043504,S1-C7,Bad_Speculation.Branch_Mispredicts,16.91,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.582043504,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.71,% Clocks,,,0.00,5.23,
3.582043504,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
3.582043504,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.57,% Core_Clocks,,,0.00,5.31,
3.582043504,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.44,% Core_Clocks,,,0.00,5.31,
3.582043504,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
3.582043504,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
3.582043504,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
3.582043504,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
3.582043504,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
3.582043504,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
3.582043504,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
3.582043504,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
3.582043504,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
3.582043504,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
3.582043504,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
3.582043504,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
3.582043504,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
3.582043504,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
3.582043504,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
3.582043504,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
3.582043504,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
5.137349489,S0-C0,Frontend_Bound,26.60,% Slots,,,0.00,5.14,
5.137349489,S0-C0,Bad_Speculation,17.03,% Slots,,,0.00,5.14,
5.137349489,S0-C0,Backend_Bound,27.22,% Slots,,,0.00,5.14,
5.137349489,S0-C0,Retiring,33.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
5.137349489,S0-C0,Frontend_Bound.Frontend_Latency,19.17,% Slots,,rs_events.empty_end,0.00,5.13,
5.137349489,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.48,% Slots,,,0.00,5.14,
5.137349489,S0-C0,Bad_Speculation.Branch_Mispredicts,16.50,% Slots,,br_misp_retired.all_branches,0.00,5.14,
5.137349489,S0-C0,Retiring.Microcode_Sequencer,1.91,% Slots,,idq.ms_uops,0.00,5.13,<==
5.137349489,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
5.137349489,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.01,% Clocks,,idq.ms_switches,0.00,5.14,
5.137349489,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.80,% Core_Clocks,,,0.00,5.4,
5.137349489,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.51,% Core_Clocks,,,0.00,5.14,
5.137349489,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
5.137349489,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
5.137349489,S0-C1,Bad_Speculation,17.76,% Slots,,,0.00,5.14,
5.137349489,S0-C1,Bad_Speculation.Branch_Mispredicts,17.43,% Slots,,br_misp_retired.all_branches,0.00,5.14,
5.137349489,S0-C1,Backend_Bound,37.04,% Slots,,,0.00,5.14,<==
5.137349489,S0-C1,Backend_Bound.Memory_Bound,18.16,% Slots,,,0.00,5.14,
5.137349489,S0-C1,Backend_Bound.Core_Bound,18.89,% Slots,,,0.00,5.14,
5.137349489,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
5.137349489,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.45,% Clocks,,,0.00,5.14,
5.137349489,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
5.137349489,S0-C2,Frontend_Bound,32.83,% Slots,,,0.00,5.14,
5.137349489,S0-C2,Bad_Speculation,10.21,% Slots,,,0.00,5.14,
5.137349489,S0-C2,Backend_Bound,24.60,% Slots,,,0.00,5.14,
5.137349489,S0-C2,Frontend_Bound.Frontend_Latency,20.98,% Slots,,rs_events.empty_end,0.00,5.13,<==
5.137349489,S0-C2,Bad_Speculation.Branch_Mispredicts,9.95,% Slots,,br_misp_retired.all_branches,0.00,5.14,
5.137349489,S0-C2,Backend_Bound.Memory_Bound,13.66,% Slots,,,0.00,5.13,
5.137349489,S0-C2,Backend_Bound.Core_Bound,10.94,% Slots,,,0.00,5.13,
5.137349489,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.14,
5.137349489,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
5.137349489,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
5.137349489,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.10,% Clocks,,,0.00,5.14,
5.137349489,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
5.137349489,S0-C3,Frontend_Bound,28.76,% Slots,,,0.00,5.14,
5.137349489,S0-C3,Bad_Speculation,14.22,% Slots,,,0.00,5.14,
5.137349489,S0-C3,Backend_Bound,26.81,% Slots,,,0.00,5.14,
5.137349489,S0-C3,Retiring,19.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
5.137349489,S0-C3,Frontend_Bound.Frontend_Latency,17.52,% Slots,,rs_events.empty_end,0.00,5.13,
5.137349489,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.45,% Slots,,,0.00,5.14,
5.137349489,S0-C3,Bad_Speculation.Branch_Mispredicts,14.07,% Slots,,br_misp_retired.all_branches,0.00,5.14,
5.137349489,S0-C3,Backend_Bound.Memory_Bound,103.39,% Slots,,,0.00,5.13,
5.137349489,S0-C3,Retiring.Microcode_Sequencer,3.64,% Slots,,idq.ms_uops,0.00,5.13,
5.137349489,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
5.137349489,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.61,% Clocks,,idq.ms_switches,0.00,5.15,<==
5.137349489,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.34,% Core_Clocks,,,0.00,5.39,
5.137349489,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
5.137349489,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
5.137349489,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
5.137349489,S0-C4,Frontend_Bound,29.11,% Slots,,,0.00,5.14,<==
5.137349489,S0-C4,Bad_Speculation,14.44,% Slots,,,0.00,5.14,
5.137349489,S0-C4,Backend_Bound,19.37,% Slots,,,0.00,5.14,
5.137349489,S0-C4,Frontend_Bound.Frontend_Latency,16.70,% Slots,,rs_events.empty_end,0.00,5.13,
5.137349489,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.77,% Slots,,,0.00,5.14,
5.137349489,S0-C4,Bad_Speculation.Branch_Mispredicts,14.16,% Slots,,br_misp_retired.all_branches,0.00,5.14,
5.137349489,S0-C4,Backend_Bound.Memory_Bound,18.28,% Slots,,,0.00,5.13,
5.137349489,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.14,
5.137349489,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
5.137349489,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.78,% Core_Clocks,,,0.00,5.4,
5.137349489,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
5.137349489,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,12.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
5.137349489,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
5.137349489,S0-C5,Frontend_Bound,20.18,% Slots,,,0.00,5.14,
5.137349489,S0-C5,Bad_Speculation,18.27,% Slots,,,0.00,5.13,
5.137349489,S0-C5,Backend_Bound,30.60,% Slots,,,0.00,5.13,
5.137349489,S0-C5,Retiring,36.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
5.137349489,S0-C5,Frontend_Bound.Frontend_Latency,15.18,% Slots,,rs_events.empty_end,0.00,5.13,
5.137349489,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.71,% Slots,,,0.00,5.13,
5.137349489,S0-C5,Bad_Speculation.Branch_Mispredicts,18.01,% Slots,,br_misp_retired.all_branches,0.00,5.13,
5.137349489,S0-C5,Backend_Bound.Memory_Bound,25.99,% Slots,,,0.00,5.13,
5.137349489,S0-C5,Retiring.Microcode_Sequencer,1.34,% Slots,,idq.ms_uops,0.00,5.14,<==
5.137349489,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
5.137349489,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.57,% Clocks,,idq.ms_switches,0.00,5.14,
5.137349489,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.98,% Core_Clocks,,,0.00,5.39,
5.137349489,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.11,% Core_Clocks,,,0.00,5.14,
5.137349489,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
5.137349489,S0-C6,Frontend_Bound,38.36,% Slots,,,0.00,5.14,
5.137349489,S0-C6,Bad_Speculation,21.25,% Slots,,,0.00,5.14,
5.137349489,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.01,% Slots,,,0.00,5.14,
5.137349489,S0-C6,Bad_Speculation.Branch_Mispredicts,21.05,% Slots,,br_misp_retired.all_branches,0.00,5.14,
5.137349489,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.34,% Core_Clocks,,,0.00,5.39,<==
5.137349489,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
5.137349489,S0-C7,Bad_Speculation,12.84,% Slots,,,0.00,5.13,
5.137349489,S0-C7,Bad_Speculation.Branch_Mispredicts,12.68,% Slots,,br_misp_retired.all_branches,0.00,5.13,
5.137349489,S0-C7,Backend_Bound,31.97,% Slots,,,0.00,5.13,
5.137349489,S0-C7,Backend_Bound.Memory_Bound,12.11,% Slots,,,0.00,5.13,
5.137349489,S0-C7,Backend_Bound.Core_Bound,19.86,% Slots,,,0.00,5.13,
5.137349489,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
5.137349489,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.19,% Clocks,,,0.00,5.14,<==
5.137349489,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
5.137349489,S1-C0,Frontend_Bound,30.44,% Slots,,,0.00,5.13,
5.137349489,S1-C0,Backend_Bound,29.95,% Slots,,,0.00,5.13,
5.137349489,S1-C0,Retiring,39.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
5.137349489,S1-C0,Frontend_Bound.Frontend_Latency,20.41,% Slots,,rs_events.empty_end,0.00,5.14,
5.137349489,S1-C0,Frontend_Bound.Frontend_Bandwidth,31.62,% Slots,,,0.00,5.13,
5.137349489,S1-C0,Backend_Bound.Memory_Bound,99.02,% Slots,,,0.00,5.13,
5.137349489,S1-C0,Retiring.Microcode_Sequencer,1.52,% Slots,,idq.ms_uops,0.00,5.13,<==
5.137349489,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.19,% Clocks,,,0.00,5.14,
5.137349489,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
5.137349489,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.17,% Clocks,,idq.ms_switches,0.00,5.14,
5.137349489,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.78,% Core_Clocks,,,0.00,5.39,
5.137349489,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.22,% Core_Clocks,,,0.00,5.14,
5.137349489,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
5.137349489,S1-C1,Frontend_Bound,25.61,% Slots,,,0.00,5.16,
5.137349489,S1-C1,Backend_Bound,32.82,% Slots,,,0.00,5.16,
5.137349489,S1-C1,Frontend_Bound.Frontend_Latency,17.51,% Slots,,rs_events.empty_end,0.00,5.13,
5.137349489,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.74,% Slots,,,0.00,5.14,
5.137349489,S1-C1,Backend_Bound.Memory_Bound,98.24,% Slots,,,0.00,5.13,
5.137349489,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
5.137349489,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.46,% Core_Clocks,,,0.00,5.39,
5.137349489,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.18,% Core_Clocks,,,0.00,5.14,
5.137349489,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,<==
5.137349489,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
5.137349489,S1-C2,Frontend_Bound,24.42,% Slots,,,0.00,5.16,
5.137349489,S1-C2,Backend_Bound,39.60,% Slots,,,0.00,5.16,<==
5.137349489,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.59,% Slots,,,0.00,5.14,
5.137349489,S1-C2,Backend_Bound.Memory_Bound,18.55,% Slots,,,0.00,5.13,
5.137349489,S1-C2,Backend_Bound.Core_Bound,21.05,% Slots,,,0.00,5.13,
5.137349489,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.22,% Core_Clocks,,,0.00,5.39,
5.137349489,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.94,% Core_Clocks,,,0.00,5.13,
5.137349489,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
5.137349489,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
5.137349489,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.85,% Clocks,,,0.00,5.14,
5.137349489,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
5.137349489,S1-C3,Frontend_Bound,29.15,% Slots,,,0.00,5.16,
5.137349489,S1-C3,Backend_Bound,36.05,% Slots,,,0.00,5.16,
5.137349489,S1-C3,Retiring,21.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
5.137349489,S1-C3,Frontend_Bound.Frontend_Bandwidth,33.71,% Slots,,,0.00,5.14,
5.137349489,S1-C3,Retiring.Microcode_Sequencer,7.46,% Slots,,idq.ms_uops,0.00,5.13,
5.137349489,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.06,% Clocks,,idq.ms_switches,0.00,5.14,
5.137349489,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.65,% Core_Clocks,,,0.00,5.39,
5.137349489,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.69,% Core_Clocks,,,0.00,5.14,
5.137349489,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
5.137349489,S1-C4,Frontend_Bound,28.26,% Slots,,,0.00,5.17,
5.137349489,S1-C4,Backend_Bound,31.77,% Slots,,,0.00,5.17,
5.137349489,S1-C4,Frontend_Bound.Frontend_Bandwidth,31.17,% Slots,,,0.00,5.14,
5.137349489,S1-C4,Backend_Bound.Memory_Bound,19.60,% Slots,,,0.00,5.13,
5.137349489,S1-C4,Backend_Bound.Core_Bound,12.17,% Slots,,,0.00,5.13,
5.137349489,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.80,% Core_Clocks,,,0.00,5.39,
5.137349489,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,<==
5.137349489,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.92,% Clocks,,,0.00,5.14,
5.137349489,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
5.137349489,S1-C5,Frontend_Bound.Frontend_Bandwidth,46.18,% Slots,,,0.00,5.14,
5.137349489,S1-C5,Retiring.Microcode_Sequencer,8.51,% Slots,,idq.ms_uops,0.00,5.13,
5.137349489,S1-C5,Backend_Bound,53.55,% Slots,,,0.00,5.16,
5.137349489,S1-C5,Retiring,13.02,% Slots,This category represents fraction of slots utilized by useful work i...,uops_retired.retire_slots:pp,0.00,5.13,
5.137349489,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.75,% Clocks,,idq.ms_switches,0.00,5.14,
5.137349489,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.20,% Core_Clocks,,,0.00,5.39,
5.137349489,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
5.137349489,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.00,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.42,<==
5.137349489,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
5.137349489,S1-C6,Frontend_Bound.Frontend_Bandwidth,19.17,% Slots,,,0.00,5.14,
5.137349489,S1-C6,Backend_Bound.Memory_Bound,38.39,% Slots,,,0.00,5.14,
5.137349489,S1-C6,Backend_Bound.Core_Bound,14.70,% Slots,,,0.00,5.14,
5.137349489,S1-C6,Retiring.Microcode_Sequencer,6.30,% Slots,,idq.ms_uops,0.00,5.13,
5.137349489,S1-C6,Backend_Bound,53.09,% Slots,,,0.00,5.17,
5.137349489,S1-C6,Retiring,34.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
5.137349489,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.41,% Clocks,,idq.ms_switches,0.00,5.14,
5.137349489,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.33,% Core_Clocks,,,0.00,5.39,
5.137349489,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.63,% Core_Clocks,,,0.00,5.14,
5.137349489,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,<==
5.137349489,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.07,% Clocks,,,0.00,5.14,
5.137349489,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
5.137349489,S1-C7,Frontend_Bound,25.35,% Slots,,,0.00,5.18,
5.137349489,S1-C7,Bad_Speculation,11.17,% Slots,,,0.00,5.18,
5.137349489,S1-C7,Backend_Bound,29.09,% Slots,,,0.00,5.18,
5.137349489,S1-C7,Frontend_Bound.Frontend_Bandwidth,32.99,% Slots,,,0.00,5.14,
5.137349489,S1-C7,Bad_Speculation.Branch_Mispredicts,11.03,% Slots,,br_misp_retired.all_branches,0.00,5.18,
5.137349489,S1-C7,Backend_Bound.Memory_Bound,36.61,% Slots,,,0.00,5.13,<==
5.137349489,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.13,% Core_Clocks,,,0.00,5.39,
5.137349489,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.22,% Core_Clocks,,,0.00,5.13,
5.137349489,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
5.137349489,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
5.137349489,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
5.137349489,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
5.137349489,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
5.137349489,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
5.137349489,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
5.137349489,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
5.137349489,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
5.137349489,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
5.137349489,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
5.137349489,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
5.137349489,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
5.137349489,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
5.137349489,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
5.137349489,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
5.137349489,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
5.137349489,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
5.137349489,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
6.670084936,S0-C0,Frontend_Bound,25.75,% Slots,,,0.00,5.2,
6.670084936,S0-C0,Bad_Speculation,13.16,% Slots,,,0.00,5.2,
6.670084936,S0-C0,Backend_Bound,36.83,% Slots,,,0.00,5.2,
6.670084936,S0-C0,Frontend_Bound.Frontend_Latency,19.52,% Slots,,rs_events.empty_end,0.00,5.2,
6.670084936,S0-C0,Bad_Speculation.Branch_Mispredicts,12.98,% Slots,,br_misp_retired.all_branches,0.00,5.2,
6.670084936,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.14,% Clocks,,,0.00,5.21,
6.670084936,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
6.670084936,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,<==
6.670084936,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
6.670084936,S0-C1,Frontend_Bound,20.05,% Slots,,,0.00,5.2,
6.670084936,S0-C1,Bad_Speculation,18.67,% Slots,,,0.00,5.2,
6.670084936,S0-C1,Backend_Bound,24.94,% Slots,,,0.00,5.2,
6.670084936,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.34,% Slots,,,0.00,5.2,
6.670084936,S0-C1,Bad_Speculation.Branch_Mispredicts,18.43,% Slots,,br_misp_retired.all_branches,0.00,5.2,
6.670084936,S0-C1,Backend_Bound.Core_Bound,15.86,% Slots,,,0.00,5.2,<==
6.670084936,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.67,% Core_Clocks,,,0.00,5.21,
6.670084936,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.50,% Core_Clocks,,,0.00,5.47,
6.670084936,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
6.670084936,S0-C2,Frontend_Bound,38.50,% Slots,,,0.00,5.2,
6.670084936,S0-C2,Backend_Bound,32.89,% Slots,,,0.00,5.2,
6.670084936,S0-C2,Retiring,17.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
6.670084936,S0-C2,Frontend_Bound.Frontend_Latency,34.56,% Slots,,rs_events.empty_end,0.00,5.2,
6.670084936,S0-C2,Backend_Bound.Memory_Bound,16.14,% Slots,,,0.00,5.2,
6.670084936,S0-C2,Backend_Bound.Core_Bound,16.75,% Slots,,,0.00,5.2,
6.670084936,S0-C2,Retiring.Microcode_Sequencer,7.23,% Slots,,idq.ms_uops,0.00,5.22,
6.670084936,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.57,% Clocks,,,0.00,5.21,
6.670084936,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
6.670084936,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.07,% Clocks,,idq.ms_switches,0.00,5.21,
6.670084936,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
6.670084936,S0-C3,Frontend_Bound,37.70,% Slots,,,0.00,5.2,<==
6.670084936,S0-C3,Bad_Speculation,13.47,% Slots,,,0.00,5.2,
6.670084936,S0-C3,Frontend_Bound.Frontend_Latency,15.96,% Slots,,rs_events.empty_end,0.00,5.2,
6.670084936,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.45,% Slots,,,0.00,5.2,
6.670084936,S0-C3,Bad_Speculation.Branch_Mispredicts,13.17,% Slots,,br_misp_retired.all_branches,0.00,5.2,
6.670084936,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.08,% Clocks,,,0.00,5.21,
6.670084936,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
6.670084936,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,47.82,% Core_Clocks,,,0.00,5.21,
6.670084936,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
6.670084936,S0-C4,Frontend_Bound,35.01,% Slots,,,0.00,5.2,
6.670084936,S0-C4,Bad_Speculation,12.54,% Slots,,,0.00,5.2,
6.670084936,S0-C4,Backend_Bound,19.55,% Slots,,,0.00,5.2,
6.670084936,S0-C4,Frontend_Bound.Frontend_Latency,19.04,% Slots,,rs_events.empty_end,0.00,5.2,<==
6.670084936,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.89,% Slots,,,0.00,5.2,
6.670084936,S0-C4,Bad_Speculation.Branch_Mispredicts,12.12,% Slots,,br_misp_retired.all_branches,0.00,5.2,
6.670084936,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.90,% Clocks,,,0.00,5.21,
6.670084936,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
6.670084936,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,59.73,% Core_Clocks,,,0.00,5.2,
6.670084936,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.16,% Core_Clocks,,,0.00,5.48,
6.670084936,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
6.670084936,S0-C5,Frontend_Bound,33.32,% Slots,,,0.00,5.2,<==
6.670084936,S0-C5,Bad_Speculation,11.33,% Slots,,,0.00,5.2,
6.670084936,S0-C5,Backend_Bound,32.72,% Slots,,,0.00,5.2,
6.670084936,S0-C5,Retiring,17.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
6.670084936,S0-C5,Bad_Speculation.Branch_Mispredicts,11.06,% Slots,,br_misp_retired.all_branches,0.00,5.2,
6.670084936,S0-C5,Backend_Bound.Memory_Bound,16.57,% Slots,,,0.00,5.2,
6.670084936,S0-C5,Backend_Bound.Core_Bound,16.15,% Slots,,,0.00,5.2,
6.670084936,S0-C5,Retiring.Microcode_Sequencer,5.55,% Slots,,idq.ms_uops,0.00,5.21,
6.670084936,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.36,% Clocks,,idq.ms_switches,0.00,5.21,
6.670084936,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
6.670084936,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.66,% Clocks,,,0.00,5.22,
6.670084936,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
6.670084936,S0-C6,Frontend_Bound,23.66,% Slots,,,0.00,5.21,<==
6.670084936,S0-C6,Bad_Speculation,13.01,% Slots,,,0.00,5.21,
6.670084936,S0-C6,Backend_Bound,20.15,% Slots,,,0.00,5.21,
6.670084936,S0-C6,Bad_Speculation.Branch_Mispredicts,12.86,% Slots,,br_misp_retired.all_branches,0.00,5.21,
6.670084936,S0-C6,Backend_Bound.Core_Bound,12.36,% Slots,,,0.00,5.21,
6.670084936,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
6.670084936,S0-C7,Frontend_Bound,34.64,% Slots,,,0.00,5.37,
6.670084936,S0-C7,Bad_Speculation,20.50,% Slots,,,0.00,5.29,
6.670084936,S0-C7,Frontend_Bound.Frontend_Bandwidth,24.76,% Slots,,,0.00,5.21,<==
6.670084936,S0-C7,Bad_Speculation.Branch_Mispredicts,20.28,% Slots,,br_misp_retired.all_branches,0.00,5.21,
6.670084936,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.40,% Core_Clocks,,,0.00,5.21,
6.670084936,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.91,% Core_Clocks,,,0.00,5.48,
6.670084936,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
6.670084936,S1-C0,Frontend_Bound,41.59,% Slots,,,0.00,5.37,
6.670084936,S1-C0,Bad_Speculation,11.66,% Slots,,,0.00,5.29,
6.670084936,S1-C0,Backend_Bound,18.30,% Slots,,,0.00,5.29,
6.670084936,S1-C0,Frontend_Bound.Frontend_Latency,30.00,% Slots,,rs_events.empty_end,0.00,5.22,<==
6.670084936,S1-C0,Bad_Speculation.Branch_Mispredicts,11.48,% Slots,,br_misp_retired.all_branches,0.00,5.21,
6.670084936,S1-C0,Backend_Bound.Memory_Bound,12.90,% Slots,,,0.00,5.21,
6.670084936,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.41,% Clocks,,,0.00,5.21,
6.670084936,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
6.670084936,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
6.670084936,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
6.670084936,S1-C1,Frontend_Bound,41.94,% Slots,,,0.00,5.37,
6.670084936,S1-C1,Bad_Speculation,13.31,% Slots,,,0.00,5.29,
6.670084936,S1-C1,Backend_Bound,25.87,% Slots,,,0.00,5.29,
6.670084936,S1-C1,Frontend_Bound.Frontend_Latency,34.54,% Slots,,rs_events.empty_end,0.00,5.41,
6.670084936,S1-C1,Bad_Speculation.Branch_Mispredicts,12.85,% Slots,,br_misp_retired.all_branches,0.00,5.21,
6.670084936,S1-C1,Backend_Bound.Memory_Bound,17.27,% Slots,,,0.00,5.22,
6.670084936,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.10,% Clocks,,,0.00,5.22,
6.670084936,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
6.670084936,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
6.670084936,S1-C2,Frontend_Bound,31.36,% Slots,,,0.00,5.37,
6.670084936,S1-C2,Bad_Speculation,21.27,% Slots,,,0.00,5.29,
6.670084936,S1-C2,Backend_Bound,16.82,% Slots,,,0.00,5.29,
6.670084936,S1-C2,Frontend_Bound.Frontend_Latency,19.34,% Slots,,rs_events.empty_end,0.00,5.41,
6.670084936,S1-C2,Frontend_Bound.Frontend_Bandwidth,26.33,% Slots,,,0.00,5.2,<==
6.670084936,S1-C2,Bad_Speculation.Branch_Mispredicts,21.04,% Slots,,br_misp_retired.all_branches,0.00,5.21,
6.670084936,S1-C2,Backend_Bound.Core_Bound,12.24,% Slots,,,0.00,5.21,
6.670084936,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.82,% Clocks,,,0.00,5.22,
6.670084936,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
6.670084936,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
6.670084936,S1-C3,Frontend_Bound,34.39,% Slots,,,0.00,5.36,
6.670084936,S1-C3,Bad_Speculation,18.46,% Slots,,,0.00,5.29,
6.670084936,S1-C3,Backend_Bound,13.69,% Slots,,,0.00,5.29,
6.670084936,S1-C3,Frontend_Bound.Frontend_Latency,21.72,% Slots,,rs_events.empty_end,0.00,5.41,
6.670084936,S1-C3,Bad_Speculation.Branch_Mispredicts,18.21,% Slots,,br_misp_retired.all_branches,0.00,5.21,
6.670084936,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.40,% Clocks,,,0.00,5.22,
6.670084936,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
6.670084936,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
6.670084936,S1-C4,Frontend_Bound,35.98,% Slots,,,0.00,5.36,
6.670084936,S1-C4,Backend_Bound,36.61,% Slots,,,0.00,5.29,<==
6.670084936,S1-C4,Frontend_Bound.Frontend_Latency,32.64,% Slots,,rs_events.empty_end,0.00,5.4,
6.670084936,S1-C4,Backend_Bound.Memory_Bound,15.99,% Slots,,,0.00,5.22,
6.670084936,S1-C4,Backend_Bound.Core_Bound,20.61,% Slots,,,0.00,5.22,
6.670084936,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,0.00,5.22,
6.670084936,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
6.670084936,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
6.670084936,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
6.670084936,S1-C5,Frontend_Bound,40.60,% Slots,,,0.00,5.36,
6.670084936,S1-C5,Bad_Speculation,12.60,% Slots,,,0.00,5.29,
6.670084936,S1-C5,Backend_Bound,27.42,% Slots,,,0.00,5.29,
6.670084936,S1-C5,Frontend_Bound.Frontend_Latency,33.24,% Slots,,rs_events.empty_end,0.00,5.4,
6.670084936,S1-C5,Bad_Speculation.Branch_Mispredicts,12.35,% Slots,,br_misp_retired.all_branches,0.00,5.21,
6.670084936,S1-C5,Backend_Bound.Memory_Bound,15.52,% Slots,,,0.00,5.21,
6.670084936,S1-C5,Backend_Bound.Core_Bound,11.90,% Slots,,,0.00,5.21,
6.670084936,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.33,% Clocks,,,0.00,5.22,
6.670084936,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
6.670084936,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
6.670084936,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
6.670084936,S1-C6,Frontend_Bound,30.48,% Slots,,,0.00,5.35,
6.670084936,S1-C6,Bad_Speculation,15.23,% Slots,,,0.00,5.28,
6.670084936,S1-C6,Backend_Bound,25.28,% Slots,,,0.00,5.28,
6.670084936,S1-C6,Frontend_Bound.Frontend_Latency,17.04,% Slots,,rs_events.empty_end,0.00,5.4,
6.670084936,S1-C6,Bad_Speculation.Branch_Mispredicts,15.04,% Slots,,br_misp_retired.all_branches,0.00,5.21,
6.670084936,S1-C6,Backend_Bound.Memory_Bound,14.66,% Slots,,,0.00,5.23,
6.670084936,S1-C6,Backend_Bound.Core_Bound,10.63,% Slots,,,0.00,5.23,
6.670084936,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
6.670084936,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
6.670084936,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
6.670084936,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.49,% Clocks,,,0.00,5.23,
6.670084936,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
6.670084936,S1-C7,Frontend_Bound,26.42,% Slots,,,0.00,5.36,
6.670084936,S1-C7,Bad_Speculation,18.01,% Slots,,,0.00,5.29,
6.670084936,S1-C7,Backend_Bound,21.79,% Slots,,,0.00,5.29,
6.670084936,S1-C7,Frontend_Bound.Frontend_Latency,18.25,% Slots,,rs_events.empty_end,0.00,5.4,
6.670084936,S1-C7,Frontend_Bound.Frontend_Bandwidth,27.88,% Slots,,,0.00,5.2,
6.670084936,S1-C7,Bad_Speculation.Branch_Mispredicts,17.86,% Slots,,br_misp_retired.all_branches,0.00,5.22,
6.670084936,S1-C7,Backend_Bound.Core_Bound,15.91,% Slots,,,0.00,5.21,
6.670084936,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.63,% Clocks,,,0.00,5.22,
6.670084936,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
6.670084936,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.73,% Core_Clocks,,,0.00,5.22,<==
6.670084936,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
6.670084936,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
6.670084936,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
6.670084936,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
6.670084936,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
6.670084936,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
6.670084936,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
6.670084936,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
6.670084936,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
6.670084936,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
6.670084936,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
6.670084936,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
6.670084936,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
6.670084936,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
6.670084936,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
6.670084936,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
6.670084936,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
8.253423036,S0-C0,Frontend_Bound,29.37,% Slots,,,0.00,5.26,
8.253423036,S0-C0,Bad_Speculation,15.38,% Slots,,,0.00,5.26,
8.253423036,S0-C0,Backend_Bound,27.32,% Slots,,,0.00,5.26,
8.253423036,S0-C0,Frontend_Bound.Frontend_Latency,18.46,% Slots,,rs_events.empty_end,0.00,5.05,
8.253423036,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.27,% Slots,,,0.00,5.3,
8.253423036,S0-C0,Bad_Speculation.Branch_Mispredicts,15.20,% Slots,,br_misp_retired.all_branches,0.00,5.26,
8.253423036,S0-C0,Backend_Bound.Memory_Bound,14.80,% Slots,,,0.00,5.05,
8.253423036,S0-C0,Backend_Bound.Core_Bound,12.52,% Slots,,,0.00,5.05,
8.253423036,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.31,% Clocks,,,0.00,5.31,
8.253423036,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
8.253423036,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.51,% Core_Clocks,,,0.00,5.31,
8.253423036,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
8.253423036,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
8.253423036,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
8.253423036,S0-C1,Frontend_Bound,34.44,% Slots,,,0.00,5.26,
8.253423036,S0-C1,Bad_Speculation,24.56,% Slots,,,0.00,5.26,
8.253423036,S0-C1,Frontend_Bound.Frontend_Bandwidth,19.66,% Slots,,,0.00,5.3,
8.253423036,S0-C1,Bad_Speculation.Branch_Mispredicts,24.20,% Slots,,br_misp_retired.all_branches,0.00,5.26,
8.253423036,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.35,% Core_Clocks,,,0.00,5.31,<==
8.253423036,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.01,% Core_Clocks,,,0.00,5.06,
8.253423036,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
8.253423036,S0-C2,Frontend_Bound,28.81,% Slots,,,0.00,5.26,
8.253423036,S0-C2,Bad_Speculation,16.64,% Slots,,,0.00,5.26,
8.253423036,S0-C2,Backend_Bound,21.07,% Slots,,,0.00,5.26,
8.253423036,S0-C2,Frontend_Bound.Frontend_Latency,22.24,% Slots,,rs_events.empty_end,0.00,5.06,
8.253423036,S0-C2,Bad_Speculation.Branch_Mispredicts,16.34,% Slots,,br_misp_retired.all_branches,0.00,5.26,
8.253423036,S0-C2,Backend_Bound.Memory_Bound,15.16,% Slots,,,0.00,5.06,
8.253423036,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.08,% Clocks,,,0.00,5.31,
8.253423036,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
8.253423036,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
8.253423036,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
8.253423036,S0-C3,Frontend_Bound,23.65,% Slots,,,0.00,5.26,
8.253423036,S0-C3,Bad_Speculation,13.52,% Slots,,,0.00,5.26,
8.253423036,S0-C3,Backend_Bound,47.54,% Slots,,,0.00,5.26,
8.253423036,S0-C3,Retiring,26.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
8.253423036,S0-C3,Frontend_Bound.Frontend_Latency,36.19,% Slots,,rs_events.empty_end,0.00,5.06,
8.253423036,S0-C3,Bad_Speculation.Branch_Mispredicts,13.40,% Slots,,br_misp_retired.all_branches,0.00,5.26,
8.253423036,S0-C3,Backend_Bound.Memory_Bound,20.74,% Slots,,,0.00,5.06,
8.253423036,S0-C3,Backend_Bound.Core_Bound,26.80,% Slots,,,0.00,5.06,<==
8.253423036,S0-C3,Retiring.Microcode_Sequencer,2.22,% Slots,,idq.ms_uops,0.00,5.31,
8.253423036,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.06,% Clocks,,,0.00,5.31,
8.253423036,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
8.253423036,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.75,% Clocks,,idq.ms_switches,0.00,5.31,
8.253423036,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
8.253423036,S0-C4,Frontend_Bound,27.39,% Slots,,,0.00,5.27,
8.253423036,S0-C4,Backend_Bound,30.99,% Slots,,,0.00,5.27,<==
8.253423036,S0-C4,Frontend_Bound.Frontend_Latency,20.63,% Slots,,rs_events.empty_end,0.00,5.05,
8.253423036,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.76,% Slots,,,0.00,5.31,
8.253423036,S0-C4,Backend_Bound.Memory_Bound,16.16,% Slots,,,0.00,5.05,
8.253423036,S0-C4,Backend_Bound.Core_Bound,14.84,% Slots,,,0.00,5.05,
8.253423036,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.97,% Clocks,,,0.00,5.31,
8.253423036,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
8.253423036,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.77,% Core_Clocks,,,0.00,5.31,
8.253423036,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.04,% Core_Clocks,,,0.00,5.05,
8.253423036,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
8.253423036,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
8.253423036,S0-C5,Frontend_Bound,31.66,% Slots,,,0.00,5.27,
8.253423036,S0-C5,Backend_Bound,22.36,% Slots,,,0.00,5.27,
8.253423036,S0-C5,Frontend_Bound.Frontend_Latency,18.26,% Slots,,rs_events.empty_end,0.00,5.05,<==
8.253423036,S0-C5,Backend_Bound.Core_Bound,12.69,% Slots,,,0.00,5.05,
8.253423036,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,0.00,5.31,
8.253423036,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
8.253423036,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
8.253423036,S0-C6,Frontend_Bound,32.47,% Slots,,,0.00,5.27,<==
8.253423036,S0-C6,Bad_Speculation,26.23,% Slots,,,0.00,5.27,
8.253423036,S0-C6,Frontend_Bound.Frontend_Latency,18.01,% Slots,,rs_events.empty_end,0.00,5.06,
8.253423036,S0-C6,Frontend_Bound.Frontend_Bandwidth,22.10,% Slots,,,0.00,5.31,
8.253423036,S0-C6,Bad_Speculation.Branch_Mispredicts,25.97,% Slots,,br_misp_retired.all_branches,0.00,5.27,
8.253423036,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
8.253423036,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.96,% Core_Clocks,,,0.00,5.06,
8.253423036,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
8.253423036,S0-C7,Frontend_Bound,24.82,% Slots,,,0.00,5.06,
8.253423036,S0-C7,Bad_Speculation,13.48,% Slots,,,0.00,5.06,
8.253423036,S0-C7,Backend_Bound,48.86,% Slots,,,0.00,5.06,<==
8.253423036,S0-C7,Retiring,37.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
8.253423036,S0-C7,Frontend_Bound.Frontend_Latency,29.82,% Slots,,rs_events.empty_end,0.00,5.05,
8.253423036,S0-C7,Bad_Speculation.Branch_Mispredicts,13.27,% Slots,,br_misp_retired.all_branches,0.00,5.06,
8.253423036,S0-C7,Backend_Bound.Memory_Bound,23.50,% Slots,,,0.00,5.05,
8.253423036,S0-C7,Backend_Bound.Core_Bound,25.36,% Slots,,,0.00,5.05,
8.253423036,S0-C7,Retiring.Microcode_Sequencer,1.98,% Slots,,idq.ms_uops,0.00,5.31,
8.253423036,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.68,% Clocks,,,0.00,5.31,
8.253423036,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
8.253423036,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.68,% Clocks,,idq.ms_switches,0.00,5.31,
8.253423036,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
8.253423036,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
8.253423036,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.05,% Clocks,,,0.00,5.05,
8.253423036,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
8.253423036,S1-C0,Frontend_Bound,22.35,% Slots,,,0.00,5.06,
8.253423036,S1-C0,Backend_Bound,29.44,% Slots,,,0.00,5.06,
8.253423036,S1-C0,Retiring,26.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
8.253423036,S1-C0,Backend_Bound.Memory_Bound,88.36,% Slots,,,0.00,5.05,
8.253423036,S1-C0,Retiring.Microcode_Sequencer,5.14,% Slots,,idq.ms_uops,0.00,5.3,
8.253423036,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.85,% Clocks,,idq.ms_switches,0.00,5.31,
8.253423036,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
8.253423036,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
8.253423036,S1-C1,Frontend_Bound.Frontend_Bandwidth,44.51,% Slots,,,0.00,5.29,
8.253423036,S1-C1,Backend_Bound.Memory_Bound,28.52,% Slots,,,0.00,5.06,
8.253423036,S1-C1,Backend_Bound.Core_Bound,20.34,% Slots,,,0.00,5.06,
8.253423036,S1-C1,Backend_Bound,48.86,% Slots,,,0.00,5.24,
8.253423036,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,36.87,% Core_Clocks,,,0.00,5.06,
8.253423036,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
8.253423036,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,84.91,% Clocks,,,0.00,5.06,
8.253423036,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
8.253423036,S1-C2,Frontend_Bound,20.84,% Slots,,,0.00,5.24,
8.253423036,S1-C2,Backend_Bound,38.27,% Slots,,,0.00,5.24,
8.253423036,S1-C2,Retiring,27.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
8.253423036,S1-C2,Frontend_Bound.Frontend_Latency,15.50,% Slots,,rs_events.empty_end,0.00,5.05,
8.253423036,S1-C2,Frontend_Bound.Frontend_Bandwidth,20.43,% Slots,,,0.00,5.29,
8.253423036,S1-C2,Backend_Bound.Memory_Bound,51.00,% Slots,,,0.00,5.05,
8.253423036,S1-C2,Retiring.Microcode_Sequencer,1.86,% Slots,,idq.ms_uops,0.00,5.3,
8.253423036,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
8.253423036,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.68,% Clocks,,idq.ms_switches,0.00,5.31,
8.253423036,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.12,% Core_Clocks,,,0.00,5.31,
8.253423036,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.93,% Core_Clocks,,,0.00,5.06,
8.253423036,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,<==
8.253423036,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
8.253423036,S1-C3,Frontend_Bound,20.72,% Slots,,,0.00,5.25,
8.253423036,S1-C3,Bad_Speculation,13.22,% Slots,,,0.00,5.25,
8.253423036,S1-C3,Backend_Bound,36.70,% Slots,,,0.00,5.25,<==
8.253423036,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.17,% Slots,,,0.00,5.29,
8.253423036,S1-C3,Bad_Speculation.Branch_Mispredicts,12.99,% Slots,,br_misp_retired.all_branches,0.00,5.25,
8.253423036,S1-C3,Backend_Bound.Memory_Bound,20.74,% Slots,,,0.00,5.05,
8.253423036,S1-C3,Backend_Bound.Core_Bound,15.96,% Slots,,,0.00,5.05,
8.253423036,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.68,% Core_Clocks,,,0.00,5.31,
8.253423036,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.35,% Core_Clocks,,,0.00,5.05,
8.253423036,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
8.253423036,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.54,% Clocks,,,0.00,5.06,
8.253423036,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
8.253423036,S1-C4,Frontend_Bound.Frontend_Bandwidth,26.20,% Slots,,,0.00,5.29,
8.253423036,S1-C4,Backend_Bound.Memory_Bound,18.49,% Slots,,,0.00,5.05,
8.253423036,S1-C4,Backend_Bound.Core_Bound,30.39,% Slots,,,0.00,5.05,
8.253423036,S1-C4,Backend_Bound,48.89,% Slots,,,0.00,5.25,
8.253423036,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.70,% Core_Clocks,,,0.00,5.06,
8.253423036,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
8.253423036,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,78.45,% Clocks,,,0.00,5.06,<==
8.253423036,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
8.253423036,S1-C5,Backend_Bound,51.87,% Slots,,,0.00,5.25,
8.253423036,S1-C5,Backend_Bound.Memory_Bound,21.73,% Slots,,,0.00,5.05,
8.253423036,S1-C5,Backend_Bound.Core_Bound,30.14,% Slots,,,0.00,5.05,<==
8.253423036,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
8.253423036,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
8.253423036,S1-C6,Frontend_Bound.Frontend_Bandwidth,40.19,% Slots,,,0.00,5.29,
8.253423036,S1-C6,Backend_Bound.Memory_Bound,85.70,% Slots,,,0.00,5.06,
8.253423036,S1-C6,Backend_Bound,41.73,% Slots,,,0.00,5.25,
8.253423036,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.26,% Core_Clocks,,,0.00,5.05,
8.253423036,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
8.253423036,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
8.253423036,S1-C7,Backend_Bound,47.47,% Slots,,,0.00,5.25,
8.253423036,S1-C7,Backend_Bound.Memory_Bound,20.50,% Slots,,,0.00,5.06,
8.253423036,S1-C7,Backend_Bound.Core_Bound,26.97,% Slots,,,0.00,5.06,
8.253423036,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
8.253423036,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.62,% Clocks,,,0.00,5.06,<==
8.253423036,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
8.253423036,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
8.253423036,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
8.253423036,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
8.253423036,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
8.253423036,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
8.253423036,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
8.253423036,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
8.253423036,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
8.253423036,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
8.253423036,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
8.253423036,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
8.253423036,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
8.253423036,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
8.253423036,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
8.253423036,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
8.253423036,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
9.742111879,S0-C0,Bad_Speculation,13.82,% Slots,,,0.00,5.1,
9.742111879,S0-C0,Bad_Speculation.Branch_Mispredicts,13.31,% Slots,,br_misp_retired.all_branches,0.00,5.1,
9.742111879,S0-C0,Backend_Bound,38.04,% Slots,,,0.00,5.1,<==
9.742111879,S0-C0,Backend_Bound.Memory_Bound,18.09,% Slots,,,0.00,5.09,
9.742111879,S0-C0,Backend_Bound.Core_Bound,19.95,% Slots,,,0.00,5.09,
9.742111879,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.83,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.11,
9.742111879,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
9.742111879,S0-C1,Frontend_Bound,30.73,% Slots,,,0.00,5.11,
9.742111879,S0-C1,Backend_Bound,38.55,% Slots,,,0.00,5.11,
9.742111879,S0-C1,Retiring,17.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
9.742111879,S0-C1,Frontend_Bound.Frontend_Latency,17.37,% Slots,,rs_events.empty_end,0.00,5.11,
9.742111879,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.15,% Slots,,,0.00,5.11,
9.742111879,S0-C1,Retiring.Microcode_Sequencer,5.80,% Slots,,idq.ms_uops,0.00,5.37,
9.742111879,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.95,% Clocks,,,0.00,5.37,
9.742111879,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
9.742111879,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.63,% Clocks,,idq.ms_switches,0.00,5.37,
9.742111879,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.77,% Core_Clocks,,,0.00,5.1,
9.742111879,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,<==
9.742111879,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
9.742111879,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
9.742111879,S0-C2,Frontend_Bound,37.20,% Slots,,,0.00,5.11,
9.742111879,S0-C2,Bad_Speculation,17.90,% Slots,,,0.00,5.1,
9.742111879,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.73,% Slots,,,0.00,5.11,<==
9.742111879,S0-C2,Bad_Speculation.Branch_Mispredicts,17.61,% Slots,,br_misp_retired.all_branches,0.00,5.1,
9.742111879,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.03,% Core_Clocks,,,0.00,5.1,
9.742111879,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.23,% Core_Clocks,,,0.00,5.37,
9.742111879,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
9.742111879,S0-C3,Frontend_Bound,21.89,% Slots,,,0.00,5.11,
9.742111879,S0-C3,Bad_Speculation,10.36,% Slots,,,0.00,5.1,
9.742111879,S0-C3,Backend_Bound,43.34,% Slots,,,0.00,5.1,
9.742111879,S0-C3,Frontend_Bound.Frontend_Latency,24.04,% Slots,,rs_events.empty_end,0.00,5.1,
9.742111879,S0-C3,Bad_Speculation.Branch_Mispredicts,10.03,% Slots,,br_misp_retired.all_branches,0.00,5.1,
9.742111879,S0-C3,Backend_Bound.Memory_Bound,34.21,% Slots,,,0.00,5.1,<==
9.742111879,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.90,% Clocks,,,0.00,5.38,
9.742111879,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
9.742111879,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
9.742111879,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
9.742111879,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
9.742111879,S0-C4,Frontend_Bound,22.01,% Slots,,,0.00,5.1,
9.742111879,S0-C4,Backend_Bound,50.55,% Slots,,,0.00,5.1,
9.742111879,S0-C4,Backend_Bound.Core_Bound,60.23,% Slots,,,0.00,5.1,<==
9.742111879,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
9.742111879,S0-C5,Frontend_Bound,34.80,% Slots,,,0.00,5.1,<==
9.742111879,S0-C5,Bad_Speculation,11.81,% Slots,,,0.00,5.1,
9.742111879,S0-C5,Frontend_Bound.Frontend_Latency,17.01,% Slots,,rs_events.empty_end,0.00,5.1,
9.742111879,S0-C5,Frontend_Bound.Frontend_Bandwidth,18.38,% Slots,,,0.00,5.1,
9.742111879,S0-C5,Bad_Speculation.Branch_Mispredicts,11.45,% Slots,,br_misp_retired.all_branches,0.00,5.1,
9.742111879,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.53,% Clocks,,,0.00,5.37,
9.742111879,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
9.742111879,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.80,% Core_Clocks,,,0.00,5.1,
9.742111879,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
9.742111879,S0-C6,Frontend_Bound,27.79,% Slots,,,0.00,5.1,
9.742111879,S0-C6,Bad_Speculation,14.02,% Slots,,,0.00,5.1,
9.742111879,S0-C6,Backend_Bound,37.15,% Slots,,,0.00,5.1,
9.742111879,S0-C6,Frontend_Bound.Frontend_Bandwidth,16.02,% Slots,,,0.00,5.1,
9.742111879,S0-C6,Bad_Speculation.Branch_Mispredicts,13.78,% Slots,,br_misp_retired.all_branches,0.00,5.1,
9.742111879,S0-C6,Backend_Bound.Core_Bound,61.29,% Slots,,,0.00,5.1,<==
9.742111879,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.30,% Core_Clocks,,,0.00,5.38,
9.742111879,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
9.742111879,S0-C7,Frontend_Bound,36.57,% Slots,,,0.00,5.1,
9.742111879,S0-C7,Bad_Speculation,11.38,% Slots,,,0.00,5.1,
9.742111879,S0-C7,Backend_Bound,21.48,% Slots,,,0.00,5.1,
9.742111879,S0-C7,Frontend_Bound.Frontend_Latency,21.20,% Slots,,rs_events.empty_end,0.00,5.1,
9.742111879,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.02,% Slots,,,0.00,5.1,
9.742111879,S0-C7,Bad_Speculation.Branch_Mispredicts,11.16,% Slots,,br_misp_retired.all_branches,0.00,5.1,
9.742111879,S0-C7,Backend_Bound.Memory_Bound,12.02,% Slots,,,0.00,5.1,
9.742111879,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.37,
9.742111879,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
9.742111879,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.65,% Core_Clocks,,,0.00,5.1,
9.742111879,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
9.742111879,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
9.742111879,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
9.742111879,S1-C0,Frontend_Bound,45.56,% Slots,,,0.00,5.11,
9.742111879,S1-C0,Bad_Speculation,19.69,% Slots,,,0.00,5.11,
9.742111879,S1-C0,Retiring,22.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
9.742111879,S1-C0,Frontend_Bound.Frontend_Latency,23.51,% Slots,,rs_events.empty_end,0.00,5.11,
9.742111879,S1-C0,Frontend_Bound.Frontend_Bandwidth,60.85,% Slots,,,0.00,5.11,<==
9.742111879,S1-C0,Bad_Speculation.Branch_Mispredicts,19.24,% Slots,,br_misp_retired.all_branches,0.00,5.09,
9.742111879,S1-C0,Retiring.Microcode_Sequencer,4.17,% Slots,,idq.ms_uops,0.00,5.37,
9.742111879,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.03,% Clocks,,,0.00,5.37,
9.742111879,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
9.742111879,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.58,% Clocks,,idq.ms_switches,0.00,5.37,
9.742111879,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.22,% Core_Clocks,,,0.00,5.1,
9.742111879,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.71,% Core_Clocks,,,0.00,5.37,
9.742111879,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
9.742111879,S1-C1,Frontend_Bound,32.72,% Slots,,,0.00,5.1,
9.742111879,S1-C1,Bad_Speculation,14.75,% Slots,,,0.00,5.1,
9.742111879,S1-C1,Backend_Bound,20.12,% Slots,,,0.00,5.1,
9.742111879,S1-C1,Frontend_Bound.Frontend_Bandwidth,19.14,% Slots,,,0.00,5.1,<==
9.742111879,S1-C1,Bad_Speculation.Branch_Mispredicts,14.54,% Slots,,br_misp_retired.all_branches,0.00,5.09,
9.742111879,S1-C1,Backend_Bound.Memory_Bound,16.98,% Slots,,,0.00,5.09,
9.742111879,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.65,% Core_Clocks,,,0.00,5.1,
9.742111879,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.72,% Core_Clocks,,,0.00,5.37,
9.742111879,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
9.742111879,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
9.742111879,S1-C2,Frontend_Bound,28.86,% Slots,,,0.00,5.1,
9.742111879,S1-C2,Bad_Speculation,14.50,% Slots,,,0.00,5.1,
9.742111879,S1-C2,Backend_Bound,17.29,% Slots,,,0.00,5.1,
9.742111879,S1-C2,Retiring,24.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
9.742111879,S1-C2,Frontend_Bound.Frontend_Latency,26.90,% Slots,,rs_events.empty_end,0.00,5.14,
9.742111879,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.02,% Slots,,,0.00,5.1,
9.742111879,S1-C2,Bad_Speculation.Branch_Mispredicts,14.34,% Slots,,br_misp_retired.all_branches,0.00,5.1,
9.742111879,S1-C2,Backend_Bound.Core_Bound,57.46,% Slots,,,0.00,5.1,
9.742111879,S1-C2,Retiring.Microcode_Sequencer,8.68,% Slots,,idq.ms_uops,0.00,5.36,
9.742111879,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.75,% Clocks,,,0.00,5.38,
9.742111879,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
9.742111879,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.74,% Clocks,,idq.ms_switches,0.00,5.38,
9.742111879,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.01,% Core_Clocks,,,0.00,5.09,
9.742111879,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.33,% Core_Clocks,,,0.00,5.37,
9.742111879,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
9.742111879,S1-C3,Bad_Speculation,12.86,% Slots,,,0.00,5.1,
9.742111879,S1-C3,Bad_Speculation.Branch_Mispredicts,12.50,% Slots,,br_misp_retired.all_branches,0.00,5.1,
9.742111879,S1-C3,Backend_Bound,44.85,% Slots,,,0.00,5.1,<==
9.742111879,S1-C3,Backend_Bound.Memory_Bound,23.25,% Slots,,,0.00,5.1,
9.742111879,S1-C3,Backend_Bound.Core_Bound,21.60,% Slots,,,0.00,5.1,
9.742111879,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
9.742111879,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
9.742111879,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.69,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
9.742111879,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
9.742111879,S1-C4,Frontend_Bound,23.19,% Slots,,,0.00,5.1,
9.742111879,S1-C4,Bad_Speculation,12.18,% Slots,,,0.00,5.1,
9.742111879,S1-C4,Backend_Bound,31.49,% Slots,,,0.00,5.1,
9.742111879,S1-C4,Bad_Speculation.Branch_Mispredicts,12.04,% Slots,,br_misp_retired.all_branches,0.00,5.1,
9.742111879,S1-C4,Backend_Bound.Memory_Bound,25.01,% Slots,,,0.00,5.1,<==
9.742111879,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
9.742111879,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
9.742111879,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
9.742111879,S1-C5,Frontend_Bound,31.42,% Slots,,,0.00,5.1,
9.742111879,S1-C5,Backend_Bound,20.29,% Slots,,,0.00,5.1,
9.742111879,S1-C5,Retiring,25.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
9.742111879,S1-C5,Frontend_Bound.Frontend_Latency,23.28,% Slots,,rs_events.empty_end,0.00,5.13,
9.742111879,S1-C5,Frontend_Bound.Frontend_Bandwidth,32.11,% Slots,,,0.00,5.1,<==
9.742111879,S1-C5,Backend_Bound.Core_Bound,13.27,% Slots,,,0.00,5.1,
9.742111879,S1-C5,Retiring.Microcode_Sequencer,7.94,% Slots,,idq.ms_uops,0.00,5.37,
9.742111879,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.63,% Clocks,,,0.00,5.37,
9.742111879,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
9.742111879,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.41,% Clocks,,idq.ms_switches,0.00,5.37,
9.742111879,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.09,% Core_Clocks,,,0.00,5.1,
9.742111879,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.41,% Core_Clocks,,,0.00,5.37,
9.742111879,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
9.742111879,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.33,% Slots,,,0.00,5.1,
9.742111879,S1-C6,Bad_Speculation.Branch_Mispredicts,15.75,% Slots,,br_misp_retired.all_branches,0.00,5.1,
9.742111879,S1-C6,Backend_Bound.Memory_Bound,18.37,% Slots,,,0.00,5.1,
9.742111879,S1-C6,Backend_Bound.Core_Bound,13.73,% Slots,,,0.00,5.1,
9.742111879,S1-C6,Bad_Speculation,16.02,% Slots,This category represents fraction of slots wasted due to incorrect speculations...,,0.00,5.1,
9.742111879,S1-C6,Backend_Bound,32.09,% Slots,,,0.00,5.1,<==
9.742111879,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.95,% Core_Clocks,,,0.00,5.37,
9.742111879,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.1,
9.742111879,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
9.742111879,S1-C7,Frontend_Bound,24.53,% Slots,,,0.00,5.1,
9.742111879,S1-C7,Backend_Bound,36.05,% Slots,,,0.00,5.1,<==
9.742111879,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.80,% Slots,,,0.00,5.1,
9.742111879,S1-C7,Backend_Bound.Memory_Bound,18.91,% Slots,,,0.00,5.09,
9.742111879,S1-C7,Backend_Bound.Core_Bound,17.13,% Slots,,,0.00,5.09,
9.742111879,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.97,% Core_Clocks,,,0.00,5.1,
9.742111879,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.97,% Core_Clocks,,,0.00,5.37,
9.742111879,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
9.742111879,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
9.742111879,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
9.742111879,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
9.742111879,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
9.742111879,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
9.742111879,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
9.742111879,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
9.742111879,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
9.742111879,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
9.742111879,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
9.742111879,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
9.742111879,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
9.742111879,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
9.742111879,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
9.742111879,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
9.742111879,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
9.742111879,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
9.742111879,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
11.240955723,S0-C0,Frontend_Bound,31.93,% Slots,,,0.00,5.35,
11.240955723,S0-C0,Bad_Speculation,13.38,% Slots,,,0.00,5.35,
11.240955723,S0-C0,Backend_Bound,28.51,% Slots,,,0.00,5.35,
11.240955723,S0-C0,Frontend_Bound.Frontend_Latency,24.57,% Slots,,rs_events.empty_end,0.00,5.35,
11.240955723,S0-C0,Bad_Speculation.Branch_Mispredicts,13.27,% Slots,,br_misp_retired.all_branches,0.00,5.33,
11.240955723,S0-C0,Backend_Bound.Memory_Bound,17.08,% Slots,,,0.00,5.34,
11.240955723,S0-C0,Backend_Bound.Core_Bound,11.44,% Slots,,,0.00,5.34,
11.240955723,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.98,% Clocks,,,0.00,5.07,
11.240955723,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
11.240955723,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
11.240955723,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
11.240955723,S0-C1,Frontend_Bound,29.29,% Slots,,,0.00,5.35,<==
11.240955723,S0-C1,Bad_Speculation,11.67,% Slots,,,0.00,5.35,
11.240955723,S0-C1,Backend_Bound,25.31,% Slots,,,0.00,5.35,
11.240955723,S0-C1,Frontend_Bound.Frontend_Latency,17.60,% Slots,,rs_events.empty_end,0.00,5.35,
11.240955723,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.33,% Slots,,,0.00,5.35,
11.240955723,S0-C1,Bad_Speculation.Branch_Mispredicts,11.43,% Slots,,br_misp_retired.all_branches,0.00,5.34,
11.240955723,S0-C1,Backend_Bound.Memory_Bound,19.45,% Slots,,,0.00,5.35,
11.240955723,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.89,% Clocks,,,0.00,5.08,
11.240955723,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
11.240955723,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.34,% Core_Clocks,,,0.00,5.34,
11.240955723,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.38,% Core_Clocks,,,0.00,5.35,
11.240955723,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
11.240955723,S0-C2,Frontend_Bound,55.99,% Slots,,,0.00,5.34,
11.240955723,S0-C2,Bad_Speculation,30.33,% Slots,,,0.00,5.34,
11.240955723,S0-C2,Frontend_Bound.Frontend_Bandwidth,39.58,% Slots,,,0.00,5.34,
11.240955723,S0-C2,Bad_Speculation.Branch_Mispredicts,29.94,% Slots,,br_misp_retired.all_branches,0.00,5.34,
11.240955723,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.15,% Core_Clocks,,,0.00,5.34,<==
11.240955723,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
11.240955723,S0-C3,Frontend_Bound,28.96,% Slots,,,0.00,5.34,
11.240955723,S0-C3,Bad_Speculation,10.68,% Slots,,,0.00,5.34,
11.240955723,S0-C3,Backend_Bound,40.09,% Slots,,,0.00,5.34,<==
11.240955723,S0-C3,Frontend_Bound.Frontend_Latency,16.39,% Slots,,rs_events.empty_end,0.00,5.34,
11.240955723,S0-C3,Bad_Speculation.Branch_Mispredicts,10.56,% Slots,,br_misp_retired.all_branches,0.00,5.34,
11.240955723,S0-C3,Backend_Bound.Memory_Bound,20.42,% Slots,,,0.00,5.34,
11.240955723,S0-C3,Backend_Bound.Core_Bound,19.67,% Slots,,,0.00,5.34,
11.240955723,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.78,% Clocks,,,0.00,5.08,
11.240955723,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
11.240955723,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
11.240955723,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.71,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
11.240955723,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.47,% Clocks,,,0.00,5.33,
11.240955723,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
11.240955723,S0-C4,Bad_Speculation,15.91,% Slots,,,0.00,5.35,
11.240955723,S0-C4,Bad_Speculation.Branch_Mispredicts,15.80,% Slots,,br_misp_retired.all_branches,0.00,5.34,
11.240955723,S0-C4,Backend_Bound,32.27,% Slots,,,0.00,5.35,
11.240955723,S0-C4,Backend_Bound.Memory_Bound,19.60,% Slots,,,0.00,5.35,<==
11.240955723,S0-C4,Backend_Bound.Core_Bound,12.67,% Slots,,,0.00,5.35,
11.240955723,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
11.240955723,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
11.240955723,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
11.240955723,S0-C5,Frontend_Bound,29.55,% Slots,,,0.00,5.34,
11.240955723,S0-C5,Bad_Speculation,27.88,% Slots,,,0.00,5.34,
11.240955723,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.20,% Slots,,,0.00,5.34,<==
11.240955723,S0-C5,Bad_Speculation.Branch_Mispredicts,27.57,% Slots,,br_misp_retired.all_branches,0.00,5.34,
11.240955723,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.91,% Core_Clocks,,,0.00,5.35,
11.240955723,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.10,% Core_Clocks,,,0.00,5.34,
11.240955723,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
11.240955723,S0-C6,Bad_Speculation,11.34,% Slots,,,0.00,5.34,
11.240955723,S0-C6,Bad_Speculation.Branch_Mispredicts,11.13,% Slots,,br_misp_retired.all_branches,0.00,5.34,
11.240955723,S0-C6,Backend_Bound,65.02,% Slots,,,0.00,5.34,
11.240955723,S0-C6,Backend_Bound.Core_Bound,74.31,% Slots,,,0.00,5.34,<==
11.240955723,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
11.240955723,S0-C7,Frontend_Bound,39.47,% Slots,,,0.00,5.35,
11.240955723,S0-C7,Bad_Speculation,11.99,% Slots,,,0.00,5.35,
11.240955723,S0-C7,Backend_Bound,25.08,% Slots,,,0.00,5.35,
11.240955723,S0-C7,Frontend_Bound.Frontend_Latency,29.25,% Slots,,rs_events.empty_end,0.00,5.34,
11.240955723,S0-C7,Bad_Speculation.Branch_Mispredicts,11.86,% Slots,,br_misp_retired.all_branches,0.00,5.35,
11.240955723,S0-C7,Backend_Bound.Memory_Bound,13.78,% Slots,,,0.00,5.34,
11.240955723,S0-C7,Backend_Bound.Core_Bound,11.30,% Slots,,,0.00,5.34,
11.240955723,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.77,% Clocks,,,0.00,5.07,
11.240955723,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
11.240955723,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
11.240955723,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
11.240955723,S1-C0,Frontend_Bound,28.22,% Slots,,,0.00,5.35,
11.240955723,S1-C0,Bad_Speculation,11.19,% Slots,,,0.00,5.35,
11.240955723,S1-C0,Backend_Bound,39.77,% Slots,,,0.00,5.35,
11.240955723,S1-C0,Frontend_Bound.Frontend_Latency,33.19,% Slots,,rs_events.empty_end,0.00,5.34,
11.240955723,S1-C0,Bad_Speculation.Branch_Mispredicts,11.04,% Slots,,br_misp_retired.all_branches,0.00,5.34,
11.240955723,S1-C0,Backend_Bound.Memory_Bound,32.31,% Slots,,,0.00,5.34,<==
11.240955723,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.36,% Clocks,,,0.00,5.07,
11.240955723,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
11.240955723,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
11.240955723,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
11.240955723,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
11.240955723,S1-C1,Bad_Speculation,16.67,% Slots,,,0.00,5.35,
11.240955723,S1-C1,Bad_Speculation.Branch_Mispredicts,16.37,% Slots,,br_misp_retired.all_branches,0.00,5.34,
11.240955723,S1-C1,Backend_Bound,34.88,% Slots,,,0.00,5.35,
11.240955723,S1-C1,Backend_Bound.Memory_Bound,13.95,% Slots,,,0.00,5.35,
11.240955723,S1-C1,Backend_Bound.Core_Bound,20.94,% Slots,,,0.00,5.35,
11.240955723,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
11.240955723,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.66,% Clocks,,,0.00,5.33,<==
11.240955723,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
11.240955723,S1-C2,Frontend_Bound,20.18,% Slots,,,0.00,5.35,
11.240955723,S1-C2,Bad_Speculation,16.32,% Slots,,,0.00,5.35,
11.240955723,S1-C2,Backend_Bound,31.74,% Slots,,,0.00,5.35,
11.240955723,S1-C2,Bad_Speculation.Branch_Mispredicts,16.21,% Slots,,br_misp_retired.all_branches,0.00,5.34,
11.240955723,S1-C2,Backend_Bound.Memory_Bound,19.15,% Slots,,,0.00,5.34,
11.240955723,S1-C2,Backend_Bound.Core_Bound,12.59,% Slots,,,0.00,5.34,
11.240955723,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,<==
11.240955723,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.03,% Clocks,,,0.00,5.34,
11.240955723,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
11.240955723,S1-C3,Bad_Speculation,10.62,% Slots,,,0.00,5.35,
11.240955723,S1-C3,Bad_Speculation.Branch_Mispredicts,10.51,% Slots,,br_misp_retired.all_branches,0.00,5.34,
11.240955723,S1-C3,Backend_Bound,47.92,% Slots,,,0.00,5.35,
11.240955723,S1-C3,Backend_Bound.Memory_Bound,29.50,% Slots,,,0.00,5.34,<==
11.240955723,S1-C3,Backend_Bound.Core_Bound,18.42,% Slots,,,0.00,5.34,
11.240955723,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
11.240955723,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
11.240955723,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
11.240955723,S1-C4,Bad_Speculation,12.00,% Slots,,,0.00,5.35,
11.240955723,S1-C4,Bad_Speculation.Branch_Mispredicts,11.88,% Slots,,br_misp_retired.all_branches,0.00,5.34,
11.240955723,S1-C4,Backend_Bound,42.74,% Slots,,,0.00,5.35,
11.240955723,S1-C4,Backend_Bound.Memory_Bound,41.06,% Slots,,,0.00,5.34,
11.240955723,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.63,% Stalls,This metric estimates how often the CPU was stalled due to L2 cache accesses by loads...,mem_load_uops_retired.l2_hit:pp,0.00,10.14,<==
11.240955723,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
11.240955723,S1-C5,Frontend_Bound,34.16,% Slots,,,0.00,5.35,
11.240955723,S1-C5,Bad_Speculation,15.59,% Slots,,,0.00,5.35,
11.240955723,S1-C5,Backend_Bound,21.63,% Slots,,,0.00,5.35,
11.240955723,S1-C5,Frontend_Bound.Frontend_Latency,18.37,% Slots,,rs_events.empty_end,0.00,5.34,
11.240955723,S1-C5,Bad_Speculation.Branch_Mispredicts,15.39,% Slots,,br_misp_retired.all_branches,0.00,5.35,
11.240955723,S1-C5,Backend_Bound.Core_Bound,12.03,% Slots,,,0.00,5.34,
11.240955723,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
11.240955723,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
11.240955723,S1-C6,Bad_Speculation,21.23,% Slots,,,0.00,5.35,
11.240955723,S1-C6,Bad_Speculation.Branch_Mispredicts,21.15,% Slots,,br_misp_retired.all_branches,0.00,5.34,
11.240955723,S1-C6,Backend_Bound,33.73,% Slots,,,0.00,5.35,
11.240955723,S1-C6,Backend_Bound.Memory_Bound,11.25,% Slots,,,0.00,5.34,
11.240955723,S1-C6,Backend_Bound.Core_Bound,22.48,% Slots,,,0.00,5.34,<==
11.240955723,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.80,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.14,
11.240955723,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
11.240955723,S1-C7,Frontend_Bound,32.50,% Slots,,,0.00,5.35,
11.240955723,S1-C7,Bad_Speculation,10.06,% Slots,,,0.00,5.35,
11.240955723,S1-C7,Backend_Bound,26.08,% Slots,,,0.00,5.35,
11.240955723,S1-C7,Frontend_Bound.Frontend_Latency,23.35,% Slots,,rs_events.empty_end,0.00,5.35,
11.240955723,S1-C7,Bad_Speculation.Branch_Mispredicts,9.79,% Slots,,br_misp_retired.all_branches,0.00,5.35,
11.240955723,S1-C7,Backend_Bound.Memory_Bound,13.59,% Slots,,,0.00,5.35,
11.240955723,S1-C7,Backend_Bound.Core_Bound,12.50,% Slots,,,0.00,5.35,
11.240955723,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.02,% Clocks,,,0.00,5.08,
11.240955723,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
11.240955723,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
11.240955723,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
11.240955723,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
11.240955723,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
11.240955723,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
11.240955723,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
11.240955723,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
11.240955723,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
11.240955723,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
11.240955723,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
11.240955723,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
11.240955723,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
11.240955723,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
11.240955723,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
11.240955723,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
11.240955723,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
11.240955723,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
11.240955723,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
11.240955723,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
12.737281064,S0-C0,Frontend_Bound,44.11,% Slots,,,0.00,5.08,
12.737281064,S0-C0,Backend_Bound,27.45,% Slots,,,0.00,5.08,
12.737281064,S0-C0,Retiring,17.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.737281064,S0-C0,Frontend_Bound.Frontend_Latency,21.87,% Slots,,rs_events.empty_end,0.00,5.07,
12.737281064,S0-C0,Backend_Bound.Memory_Bound,15.70,% Slots,,,0.00,5.07,
12.737281064,S0-C0,Backend_Bound.Core_Bound,11.75,% Slots,,,0.00,5.07,
12.737281064,S0-C0,Retiring.Microcode_Sequencer,11.02,% Slots,,idq.ms_uops,0.00,5.34,
12.737281064,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.90,% Clocks,,,0.00,5.34,
12.737281064,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
12.737281064,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.85,% Clocks,,idq.ms_switches,0.00,5.34,
12.737281064,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
12.737281064,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.10,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
12.737281064,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
12.737281064,S0-C1,Frontend_Bound,35.84,% Slots,,,0.00,5.08,<==
12.737281064,S0-C1,Bad_Speculation,10.57,% Slots,,,0.00,5.08,
12.737281064,S0-C1,Backend_Bound,11.87,% Slots,,,0.00,5.08,
12.737281064,S0-C1,Frontend_Bound.Frontend_Latency,18.17,% Slots,,rs_events.empty_end,0.00,5.08,
12.737281064,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.52,% Slots,,,0.00,5.08,
12.737281064,S0-C1,Bad_Speculation.Branch_Mispredicts,10.25,% Slots,,br_misp_retired.all_branches,0.00,5.08,
12.737281064,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.16,% Clocks,,,0.00,5.34,
12.737281064,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
12.737281064,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.78,% Core_Clocks,,,0.00,5.35,
12.737281064,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
12.737281064,S0-C2,Frontend_Bound,30.99,% Slots,,,0.00,5.09,
12.737281064,S0-C2,Backend_Bound,48.74,% Slots,,,0.00,5.08,
12.737281064,S0-C2,Retiring,18.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.737281064,S0-C2,Frontend_Bound.Frontend_Latency,58.19,% Slots,,rs_events.empty_end,0.00,5.08,
12.737281064,S0-C2,Backend_Bound.Memory_Bound,72.49,% Slots,,,0.00,5.08,<==
12.737281064,S0-C2,Retiring.Microcode_Sequencer,5.52,% Slots,,idq.ms_uops,0.00,5.34,
12.737281064,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.41,% Clocks,,,0.00,5.35,
12.737281064,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
12.737281064,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.60,% Clocks,,idq.ms_switches,0.00,5.35,
12.737281064,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
12.737281064,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
12.737281064,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
12.737281064,S0-C3,Frontend_Bound,35.37,% Slots,,,0.00,5.08,
12.737281064,S0-C3,Backend_Bound,44.49,% Slots,,,0.00,5.08,
12.737281064,S0-C3,Frontend_Bound.Frontend_Latency,26.93,% Slots,,rs_events.empty_end,0.00,5.08,
12.737281064,S0-C3,Backend_Bound.Memory_Bound,28.48,% Slots,,,0.00,5.08,
12.737281064,S0-C3,Backend_Bound.Core_Bound,16.02,% Slots,,,0.00,5.08,
12.737281064,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
12.737281064,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
12.737281064,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
12.737281064,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.49,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,<==
12.737281064,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
12.737281064,S0-C4,Backend_Bound,73.31,% Slots,,,0.00,5.08,<==
12.737281064,S0-C4,Retiring,18.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.737281064,S0-C4,Retiring.Microcode_Sequencer,8.43,% Slots,,idq.ms_uops,0.00,5.34,
12.737281064,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.00,% Clocks,,idq.ms_switches,0.00,5.35,
12.737281064,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
12.737281064,S0-C5,Frontend_Bound,56.10,% Slots,,,0.00,5.08,
12.737281064,S0-C5,Bad_Speculation,14.78,% Slots,,,0.00,5.08,
12.737281064,S0-C5,Frontend_Bound.Frontend_Latency,21.63,% Slots,,rs_events.empty_end,0.00,5.08,
12.737281064,S0-C5,Frontend_Bound.Frontend_Bandwidth,49.32,% Slots,,,0.00,5.08,<==
12.737281064,S0-C5,Bad_Speculation.Branch_Mispredicts,14.53,% Slots,,br_misp_retired.all_branches,0.00,5.08,
12.737281064,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.69,% Clocks,,,0.00,5.34,
12.737281064,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
12.737281064,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
12.737281064,S0-C6,Frontend_Bound,63.77,% Slots,,,0.00,5.09,
12.737281064,S0-C6,Bad_Speculation,15.51,% Slots,,,0.00,5.08,
12.737281064,S0-C6,Retiring,19.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.737281064,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.39,% Slots,,,0.00,5.08,
12.737281064,S0-C6,Bad_Speculation.Branch_Mispredicts,14.95,% Slots,,br_misp_retired.all_branches,0.00,5.08,
12.737281064,S0-C6,Retiring.Microcode_Sequencer,7.84,% Slots,,idq.ms_uops,0.00,5.34,
12.737281064,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.91,% Clocks,,idq.ms_switches,0.00,5.34,
12.737281064,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.53,% Core_Clocks,,,0.00,5.34,<==
12.737281064,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
12.737281064,S0-C7,Frontend_Bound,41.67,% Slots,,,0.00,5.08,
12.737281064,S0-C7,Backend_Bound,32.51,% Slots,,,0.00,5.08,
12.737281064,S0-C7,Retiring,25.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.737281064,S0-C7,Frontend_Bound.Frontend_Latency,45.73,% Slots,,rs_events.empty_end,0.00,5.08,<==
12.737281064,S0-C7,Backend_Bound.Memory_Bound,23.98,% Slots,,,0.00,5.08,
12.737281064,S0-C7,Retiring.Microcode_Sequencer,2.18,% Slots,,idq.ms_uops,0.00,5.34,
12.737281064,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.99,% Clocks,,,0.00,5.35,
12.737281064,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
12.737281064,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.31,% Clocks,,idq.ms_switches,0.00,5.35,
12.737281064,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
12.737281064,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
12.737281064,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
12.737281064,S1-C0,Frontend_Bound,29.01,% Slots,,,0.00,5.09,
12.737281064,S1-C0,Backend_Bound,29.24,% Slots,,,0.00,5.08,
12.737281064,S1-C0,Retiring,22.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
12.737281064,S1-C0,Frontend_Bound.Frontend_Latency,20.85,% Slots,,rs_events.empty_end,0.00,5.08,
12.737281064,S1-C0,Backend_Bound.Memory_Bound,18.90,% Slots,,,0.00,5.08,
12.737281064,S1-C0,Backend_Bound.Core_Bound,10.34,% Slots,,,0.00,5.08,
12.737281064,S1-C0,Retiring.Microcode_Sequencer,11.59,% Slots,,idq.ms_uops,0.00,5.35,
12.737281064,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.25,% Clocks,,,0.00,5.35,
12.737281064,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
12.737281064,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.46,% Clocks,,idq.ms_switches,0.00,5.35,
12.737281064,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
12.737281064,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
12.737281064,S1-C1,Frontend_Bound,39.41,% Slots,,,0.00,5.16,<==
12.737281064,S1-C1,Backend_Bound,31.70,% Slots,,,0.00,5.16,
12.737281064,S1-C1,Retiring,19.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
12.737281064,S1-C1,Backend_Bound.Memory_Bound,11.03,% Slots,,,0.00,5.08,
12.737281064,S1-C1,Backend_Bound.Core_Bound,20.68,% Slots,,,0.00,5.08,
12.737281064,S1-C1,Retiring.Microcode_Sequencer,16.13,% Slots,,idq.ms_uops,0.00,5.35,
12.737281064,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.80,% Clocks,,idq.ms_switches,0.00,5.34,
12.737281064,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
12.737281064,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
12.737281064,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.09,% Clocks,,,0.00,5.07,
12.737281064,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
12.737281064,S1-C2,Frontend_Bound,35.97,% Slots,,,0.00,5.16,
12.737281064,S1-C2,Backend_Bound,35.95,% Slots,,,0.00,5.16,
12.737281064,S1-C2,Retiring,17.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
12.737281064,S1-C2,Frontend_Bound.Frontend_Latency,34.40,% Slots,,rs_events.empty_end,0.00,5.08,
12.737281064,S1-C2,Backend_Bound.Core_Bound,26.64,% Slots,,,0.00,5.08,
12.737281064,S1-C2,Retiring.Microcode_Sequencer,13.32,% Slots,,idq.ms_uops,0.00,5.35,
12.737281064,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
12.737281064,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,31.44,% Clocks,,idq.ms_switches,0.00,5.35,<==
12.737281064,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.48,% Clocks,,,0.00,5.07,
12.737281064,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
12.737281064,S1-C3,Frontend_Bound,35.28,% Slots,,,0.00,5.17,
12.737281064,S1-C3,Backend_Bound,35.50,% Slots,,,0.00,5.17,
12.737281064,S1-C3,Retiring,19.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.737281064,S1-C3,Frontend_Bound.Frontend_Latency,28.68,% Slots,,rs_events.empty_end,0.00,5.08,
12.737281064,S1-C3,Backend_Bound.Memory_Bound,22.76,% Slots,,,0.00,5.08,
12.737281064,S1-C3,Backend_Bound.Core_Bound,12.74,% Slots,,,0.00,5.08,
12.737281064,S1-C3,Retiring.Microcode_Sequencer,16.06,% Slots,,idq.ms_uops,0.00,5.34,
12.737281064,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.44,% Clocks,,,0.00,5.34,
12.737281064,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
12.737281064,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.63,% Clocks,,idq.ms_switches,0.00,5.34,
12.737281064,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
12.737281064,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
12.737281064,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.99,% Clocks,,,0.00,5.07,
12.737281064,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
12.737281064,S1-C4,Frontend_Bound,35.37,% Slots,,,0.00,5.17,
12.737281064,S1-C4,Backend_Bound,36.12,% Slots,,,0.00,5.17,
12.737281064,S1-C4,Retiring,18.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
12.737281064,S1-C4,Frontend_Bound.Frontend_Latency,28.46,% Slots,,rs_events.empty_end,0.00,5.08,
12.737281064,S1-C4,Backend_Bound.Memory_Bound,23.73,% Slots,,,0.00,5.08,
12.737281064,S1-C4,Backend_Bound.Core_Bound,12.39,% Slots,,,0.00,5.08,
12.737281064,S1-C4,Retiring.Microcode_Sequencer,15.15,% Slots,,idq.ms_uops,0.00,5.35,
12.737281064,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.21,% Clocks,,,0.00,5.34,
12.737281064,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
12.737281064,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.27,% Clocks,,idq.ms_switches,0.00,5.34,
12.737281064,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
12.737281064,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
12.737281064,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.13,% Clocks,,,0.00,5.07,
12.737281064,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
12.737281064,S1-C5,Frontend_Bound,34.68,% Slots,,,0.00,5.17,
12.737281064,S1-C5,Backend_Bound,37.73,% Slots,,,0.00,5.17,
12.737281064,S1-C5,Retiring,17.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
12.737281064,S1-C5,Frontend_Bound.Frontend_Latency,27.47,% Slots,,rs_events.empty_end,0.00,5.08,
12.737281064,S1-C5,Backend_Bound.Memory_Bound,24.45,% Slots,,,0.00,5.08,
12.737281064,S1-C5,Backend_Bound.Core_Bound,13.28,% Slots,,,0.00,5.08,
12.737281064,S1-C5,Retiring.Microcode_Sequencer,13.88,% Slots,,idq.ms_uops,0.00,5.35,
12.737281064,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.38,% Clocks,,,0.00,5.34,
12.737281064,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
12.737281064,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.91,% Clocks,,idq.ms_switches,0.00,5.34,
12.737281064,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
12.737281064,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
12.737281064,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
12.737281064,S1-C6,Bad_Speculation,10.46,% Slots,,,0.00,5.17,
12.737281064,S1-C6,Bad_Speculation.Branch_Mispredicts,10.39,% Slots,,br_misp_retired.all_branches,0.00,5.17,
12.737281064,S1-C6,Backend_Bound,53.38,% Slots,,,0.00,5.17,<==
12.737281064,S1-C6,Backend_Bound.Memory_Bound,27.75,% Slots,,,0.00,5.08,
12.737281064,S1-C6,Backend_Bound.Core_Bound,25.62,% Slots,,,0.00,5.08,
12.737281064,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
12.737281064,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,7.77,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.7,
12.737281064,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
12.737281064,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.19,% Clocks,,,0.00,5.07,
12.737281064,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
12.737281064,S1-C7,Frontend_Bound,20.43,% Slots,,,0.00,5.18,
12.737281064,S1-C7,Backend_Bound,47.47,% Slots,,,0.00,5.18,
12.737281064,S1-C7,Retiring,25.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
12.737281064,S1-C7,Frontend_Bound.Frontend_Latency,28.62,% Slots,,rs_events.empty_end,0.00,5.08,
12.737281064,S1-C7,Backend_Bound.Core_Bound,61.85,% Slots,,,0.00,5.08,<==
12.737281064,S1-C7,Retiring.Microcode_Sequencer,8.92,% Slots,,idq.ms_uops,0.00,5.35,
12.737281064,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
12.737281064,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.85,% Clocks,,idq.ms_switches,0.00,5.33,
12.737281064,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
12.737281064,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
12.737281064,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
12.737281064,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
12.737281064,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
12.737281064,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
12.737281064,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
12.737281064,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
12.737281064,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
12.737281064,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
12.737281064,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
12.737281064,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
12.737281064,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
12.737281064,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
12.737281064,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
12.737281064,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
12.737281064,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
14.233633429,S0-C0,Frontend_Bound,32.71,% Slots,,,0.00,5.19,
14.233633429,S0-C0,Backend_Bound,45.12,% Slots,,,0.00,5.09,<==
14.233633429,S0-C0,Retiring,18.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
14.233633429,S0-C0,Frontend_Bound.Frontend_Latency,35.37,% Slots,,rs_events.empty_end,0.00,5.08,
14.233633429,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.42,% Slots,,,0.00,5.19,
14.233633429,S0-C0,Backend_Bound.Memory_Bound,24.02,% Slots,,,0.00,5.08,
14.233633429,S0-C0,Backend_Bound.Core_Bound,21.10,% Slots,,,0.00,5.08,
14.233633429,S0-C0,Retiring.Microcode_Sequencer,12.25,% Slots,,idq.ms_uops,0.00,5.36,
14.233633429,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.71,% Clocks,,,0.00,5.35,
14.233633429,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
14.233633429,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.70,% Clocks,,idq.ms_switches,0.00,5.35,
14.233633429,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.96,% Core_Clocks,,,0.00,5.08,
14.233633429,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
14.233633429,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,10.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
14.233633429,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
14.233633429,S0-C1,Frontend_Bound,35.02,% Slots,,,0.00,5.19,<==
14.233633429,S0-C1,Backend_Bound,10.39,% Slots,,,0.00,5.09,
14.233633429,S0-C1,Frontend_Bound.Frontend_Latency,17.51,% Slots,,rs_events.empty_end,0.00,5.08,
14.233633429,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.80,% Slots,,,0.00,5.19,
14.233633429,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.35,
14.233633429,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
14.233633429,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.67,% Core_Clocks,,,0.00,5.08,
14.233633429,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
14.233633429,S0-C2,Frontend_Bound,25.75,% Slots,,,0.00,5.19,
14.233633429,S0-C2,Backend_Bound,57.33,% Slots,,,0.00,5.09,
14.233633429,S0-C2,Retiring,17.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
14.233633429,S0-C2,Frontend_Bound.Frontend_Latency,36.92,% Slots,,rs_events.empty_end,0.00,5.09,
14.233633429,S0-C2,Backend_Bound.Memory_Bound,66.05,% Slots,,,0.00,5.09,
14.233633429,S0-C2,Retiring.Microcode_Sequencer,13.39,% Slots,,idq.ms_uops,0.00,5.36,
14.233633429,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.50,% Clocks,,,0.00,5.35,
14.233633429,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
14.233633429,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.86,% Clocks,,idq.ms_switches,0.00,5.35,
14.233633429,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,<==
14.233633429,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
14.233633429,S0-C3,Frontend_Bound,22.28,% Slots,,,0.00,5.19,
14.233633429,S0-C3,Backend_Bound,57.43,% Slots,,,0.00,5.09,<==
14.233633429,S0-C3,Retiring,25.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
14.233633429,S0-C3,Backend_Bound.Memory_Bound,27.33,% Slots,,,0.00,5.09,
14.233633429,S0-C3,Backend_Bound.Core_Bound,30.11,% Slots,,,0.00,5.09,
14.233633429,S0-C3,Retiring.Microcode_Sequencer,8.43,% Slots,,idq.ms_uops,0.00,5.36,
14.233633429,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.74,% Clocks,,idq.ms_switches,0.00,5.35,
14.233633429,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
14.233633429,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
14.233633429,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
14.233633429,S0-C4,Frontend_Bound,25.90,% Slots,,,0.00,5.18,
14.233633429,S0-C4,Backend_Bound,52.68,% Slots,,,0.00,5.09,
14.233633429,S0-C4,Retiring,18.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
14.233633429,S0-C4,Frontend_Bound.Frontend_Latency,23.10,% Slots,,rs_events.empty_end,0.00,5.08,
14.233633429,S0-C4,Retiring.Microcode_Sequencer,8.09,% Slots,,idq.ms_uops,0.00,5.36,
14.233633429,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.23,% Clocks,,,0.00,5.35,
14.233633429,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
14.233633429,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.02,% Clocks,,idq.ms_switches,0.00,5.35,
14.233633429,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
14.233633429,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
14.233633429,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.44,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,<==
14.233633429,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
14.233633429,S0-C5,Frontend_Bound,38.71,% Slots,,,0.00,5.18,
14.233633429,S0-C5,Backend_Bound,39.10,% Slots,,,0.00,5.09,<==
14.233633429,S0-C5,Retiring,16.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
14.233633429,S0-C5,Frontend_Bound.Frontend_Latency,29.23,% Slots,,rs_events.empty_end,0.00,5.08,
14.233633429,S0-C5,Frontend_Bound.Frontend_Bandwidth,21.31,% Slots,,,0.00,5.18,
14.233633429,S0-C5,Backend_Bound.Memory_Bound,19.48,% Slots,,,0.00,5.08,
14.233633429,S0-C5,Backend_Bound.Core_Bound,19.62,% Slots,,,0.00,5.08,
14.233633429,S0-C5,Retiring.Microcode_Sequencer,12.38,% Slots,,idq.ms_uops,0.00,5.36,
14.233633429,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.08,% Clocks,,,0.00,5.35,
14.233633429,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
14.233633429,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.30,% Clocks,,idq.ms_switches,0.00,5.35,
14.233633429,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.92,% Core_Clocks,,,0.00,5.08,
14.233633429,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
14.233633429,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
14.233633429,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
14.233633429,S0-C6,Frontend_Bound,37.07,% Slots,,,0.00,5.18,
14.233633429,S0-C6,Backend_Bound,40.13,% Slots,,,0.00,5.09,
14.233633429,S0-C6,Retiring,17.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
14.233633429,S0-C6,Frontend_Bound.Frontend_Latency,32.52,% Slots,,rs_events.empty_end,0.00,5.08,
14.233633429,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.17,% Slots,,,0.00,5.18,
14.233633429,S0-C6,Backend_Bound.Memory_Bound,25.57,% Slots,,,0.00,5.08,<==
14.233633429,S0-C6,Backend_Bound.Core_Bound,14.56,% Slots,,,0.00,5.08,
14.233633429,S0-C6,Retiring.Microcode_Sequencer,13.65,% Slots,,idq.ms_uops,0.00,5.36,
14.233633429,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.71,% Clocks,,,0.00,5.35,
14.233633429,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
14.233633429,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.91,% Clocks,,idq.ms_switches,0.00,5.35,
14.233633429,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.83,% Core_Clocks,,,0.00,5.08,
14.233633429,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
14.233633429,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
14.233633429,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
14.233633429,S0-C7,Frontend_Bound,25.85,% Slots,,,0.00,5.17,
14.233633429,S0-C7,Backend_Bound,57.10,% Slots,,,0.00,5.09,
14.233633429,S0-C7,Retiring,17.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
14.233633429,S0-C7,Frontend_Bound.Frontend_Latency,39.91,% Slots,,rs_events.empty_end,0.00,5.07,
14.233633429,S0-C7,Backend_Bound.Memory_Bound,44.94,% Slots,,,0.00,5.07,<==
14.233633429,S0-C7,Backend_Bound.Core_Bound,12.16,% Slots,,,0.00,5.07,
14.233633429,S0-C7,Retiring.Microcode_Sequencer,12.87,% Slots,,idq.ms_uops,0.00,5.36,
14.233633429,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.81,% Clocks,,,0.00,5.35,
14.233633429,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
14.233633429,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.14,% Clocks,,idq.ms_switches,0.00,5.35,
14.233633429,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
14.233633429,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
14.233633429,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
14.233633429,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
14.233633429,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.63,% Slots,,,0.00,5.17,
14.233633429,S1-C0,Retiring.Microcode_Sequencer,6.35,% Slots,,idq.ms_uops,0.00,5.36,
14.233633429,S1-C0,Backend_Bound,73.30,% Slots,,,0.00,5.09,<==
14.233633429,S1-C0,Retiring,38.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
14.233633429,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.65,% Clocks,,idq.ms_switches,0.00,5.35,
14.233633429,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.29,% Core_Clocks,,,0.00,5.07,
14.233633429,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
14.233633429,S1-C1,Frontend_Bound,32.01,% Slots,,,0.00,5.17,
14.233633429,S1-C1,Backend_Bound,48.35,% Slots,,,0.00,5.09,
14.233633429,S1-C1,Retiring,16.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
14.233633429,S1-C1,Frontend_Bound.Frontend_Latency,22.16,% Slots,,rs_events.empty_end,0.00,5.22,
14.233633429,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.05,% Slots,,,0.00,5.17,
14.233633429,S1-C1,Backend_Bound.Memory_Bound,28.24,% Slots,,,0.00,5.09,
14.233633429,S1-C1,Backend_Bound.Core_Bound,20.11,% Slots,,,0.00,5.09,
14.233633429,S1-C1,Retiring.Microcode_Sequencer,13.16,% Slots,,idq.ms_uops,0.00,5.36,
14.233633429,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.87,% Clocks,,,0.00,5.35,
14.233633429,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
14.233633429,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.63,% Clocks,,idq.ms_switches,0.00,5.35,
14.233633429,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.82,% Core_Clocks,,,0.00,5.08,
14.233633429,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,<==
14.233633429,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
14.233633429,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.34,% Clocks,,,0.00,5.35,
14.233633429,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
14.233633429,S1-C2,Frontend_Bound,34.45,% Slots,,,0.00,5.17,
14.233633429,S1-C2,Backend_Bound,45.33,% Slots,,,0.00,5.09,<==
14.233633429,S1-C2,Retiring,17.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
14.233633429,S1-C2,Frontend_Bound.Frontend_Latency,20.13,% Slots,,rs_events.empty_end,0.00,5.22,
14.233633429,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.00,% Slots,,,0.00,5.17,
14.233633429,S1-C2,Backend_Bound.Memory_Bound,24.04,% Slots,,,0.00,5.09,
14.233633429,S1-C2,Backend_Bound.Core_Bound,21.28,% Slots,,,0.00,5.09,
14.233633429,S1-C2,Retiring.Microcode_Sequencer,14.21,% Slots,,idq.ms_uops,0.00,5.36,
14.233633429,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.75,% Clocks,,,0.00,5.35,
14.233633429,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
14.233633429,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.64,% Clocks,,idq.ms_switches,0.00,5.35,
14.233633429,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.39,% Core_Clocks,,,0.00,5.08,
14.233633429,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
14.233633429,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
14.233633429,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
14.233633429,S1-C3,Frontend_Bound,30.26,% Slots,,,0.00,5.17,
14.233633429,S1-C3,Backend_Bound,50.00,% Slots,,,0.00,5.09,
14.233633429,S1-C3,Retiring,18.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
14.233633429,S1-C3,Frontend_Bound.Frontend_Latency,23.60,% Slots,,rs_events.empty_end,0.00,5.22,
14.233633429,S1-C3,Backend_Bound.Memory_Bound,29.90,% Slots,,,0.00,5.09,
14.233633429,S1-C3,Backend_Bound.Core_Bound,20.10,% Slots,,,0.00,5.09,
14.233633429,S1-C3,Retiring.Microcode_Sequencer,14.79,% Slots,,idq.ms_uops,0.00,5.36,
14.233633429,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.79,% Clocks,,,0.00,5.35,
14.233633429,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
14.233633429,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.14,% Clocks,,idq.ms_switches,0.00,5.35,
14.233633429,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,<==
14.233633429,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
14.233633429,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.25,% Clocks,,,0.00,5.35,
14.233633429,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
14.233633429,S1-C4,Frontend_Bound,30.36,% Slots,,,0.00,5.16,
14.233633429,S1-C4,Backend_Bound,49.98,% Slots,,,0.00,5.09,
14.233633429,S1-C4,Retiring,18.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
14.233633429,S1-C4,Frontend_Bound.Frontend_Latency,23.74,% Slots,,rs_events.empty_end,0.00,5.22,
14.233633429,S1-C4,Backend_Bound.Memory_Bound,29.40,% Slots,,,0.00,5.09,
14.233633429,S1-C4,Backend_Bound.Core_Bound,20.58,% Slots,,,0.00,5.09,
14.233633429,S1-C4,Retiring.Microcode_Sequencer,14.93,% Slots,,idq.ms_uops,0.00,5.36,
14.233633429,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.49,% Clocks,,,0.00,5.35,
14.233633429,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
14.233633429,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.66,% Clocks,,idq.ms_switches,0.00,5.35,
14.233633429,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,<==
14.233633429,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
14.233633429,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
14.233633429,S1-C5,Frontend_Bound,32.33,% Slots,,,0.00,5.16,
14.233633429,S1-C5,Backend_Bound,48.13,% Slots,,,0.00,5.09,
14.233633429,S1-C5,Retiring,15.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
14.233633429,S1-C5,Frontend_Bound.Frontend_Latency,22.03,% Slots,,rs_events.empty_end,0.00,5.21,
14.233633429,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.68,% Slots,,,0.00,5.16,
14.233633429,S1-C5,Backend_Bound.Memory_Bound,29.93,% Slots,,,0.00,5.09,
14.233633429,S1-C5,Backend_Bound.Core_Bound,18.20,% Slots,,,0.00,5.09,
14.233633429,S1-C5,Retiring.Microcode_Sequencer,11.87,% Slots,,idq.ms_uops,0.00,5.36,
14.233633429,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.82,% Clocks,,,0.00,5.35,
14.233633429,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
14.233633429,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.58,% Clocks,,idq.ms_switches,0.00,5.35,
14.233633429,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.80,% Core_Clocks,,,0.00,5.08,
14.233633429,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,<==
14.233633429,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
14.233633429,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
14.233633429,S1-C6,Frontend_Bound,32.37,% Slots,,,0.00,5.16,
14.233633429,S1-C6,Backend_Bound,46.58,% Slots,,,0.00,5.09,
14.233633429,S1-C6,Retiring,17.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
14.233633429,S1-C6,Frontend_Bound.Frontend_Latency,30.66,% Slots,,rs_events.empty_end,0.00,5.21,
14.233633429,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.75,% Slots,,,0.00,5.16,
14.233633429,S1-C6,Backend_Bound.Memory_Bound,29.03,% Slots,,,0.00,5.09,
14.233633429,S1-C6,Backend_Bound.Core_Bound,17.55,% Slots,,,0.00,5.09,
14.233633429,S1-C6,Retiring.Microcode_Sequencer,13.18,% Slots,,idq.ms_uops,0.00,5.36,
14.233633429,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.41,% Clocks,,,0.00,5.35,
14.233633429,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
14.233633429,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.89,% Clocks,,idq.ms_switches,0.00,5.35,
14.233633429,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.75,% Core_Clocks,,,0.00,5.08,
14.233633429,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,<==
14.233633429,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
14.233633429,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
14.233633429,S1-C7,Frontend_Bound,20.07,% Slots,,,0.00,5.16,
14.233633429,S1-C7,Backend_Bound,46.52,% Slots,,,0.00,5.09,
14.233633429,S1-C7,Retiring,24.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
14.233633429,S1-C7,Frontend_Bound.Frontend_Latency,17.65,% Slots,,rs_events.empty_end,0.00,5.21,
14.233633429,S1-C7,Backend_Bound.Memory_Bound,18.22,% Slots,,,0.00,5.09,
14.233633429,S1-C7,Backend_Bound.Core_Bound,28.30,% Slots,,,0.00,5.09,<==
14.233633429,S1-C7,Retiring.Microcode_Sequencer,9.13,% Slots,,idq.ms_uops,0.00,5.36,
14.233633429,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.03,% Clocks,,,0.00,5.35,
14.233633429,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
14.233633429,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.11,% Clocks,,idq.ms_switches,0.00,5.35,
14.233633429,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,17.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
14.233633429,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
14.233633429,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
14.233633429,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
14.233633429,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
14.233633429,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
14.233633429,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
14.233633429,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
14.233633429,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
14.233633429,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
14.233633429,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
14.233633429,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
14.233633429,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
14.233633429,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
14.233633429,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
14.233633429,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
14.233633429,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
14.233633429,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
14.233633429,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
15.741826416,S0-C0,Backend_Bound,70.20,% Slots,,,0.00,5.31,
15.741826416,S0-C0,Retiring,19.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
15.741826416,S0-C0,Backend_Bound.Memory_Bound,23.43,% Slots,,,0.00,5.05,
15.741826416,S0-C0,Backend_Bound.Core_Bound,46.77,% Slots,,,0.00,5.05,
15.741826416,S0-C0,Retiring.Microcode_Sequencer,9.92,% Slots,,idq.ms_uops,0.00,5.31,
15.741826416,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.80,% Clocks,,idq.ms_switches,0.00,5.13,
15.741826416,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
15.741826416,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,71.19,% Clocks,,,0.00,5.31,<==
15.741826416,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
15.741826416,S0-C1,Frontend_Bound,63.12,% Slots,,,0.00,5.31,
15.741826416,S0-C1,Bad_Speculation,17.14,% Slots,,,0.00,5.31,
15.741826416,S0-C1,Retiring,19.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
15.741826416,S0-C1,Frontend_Bound.Frontend_Bandwidth,36.55,% Slots,,,0.00,5.31,
15.741826416,S0-C1,Bad_Speculation.Branch_Mispredicts,16.61,% Slots,,br_misp_retired.all_branches,0.00,5.31,
15.741826416,S0-C1,Retiring.Microcode_Sequencer,15.39,% Slots,,idq.ms_uops,0.00,5.31,
15.741826416,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.66,% Clocks,,idq.ms_switches,0.00,5.13,
15.741826416,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.15,% Core_Clocks,,,0.00,5.31,<==
15.741826416,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
15.741826416,S0-C2,Frontend_Bound,35.05,% Slots,,,0.00,5.31,<==
15.741826416,S0-C2,Backend_Bound,11.55,% Slots,,,0.00,5.31,
15.741826416,S0-C2,Frontend_Bound.Frontend_Latency,16.88,% Slots,,rs_events.empty_end,0.00,5.31,
15.741826416,S0-C2,Frontend_Bound.Frontend_Bandwidth,17.57,% Slots,,,0.00,5.31,
15.741826416,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.74,% Clocks,,,0.00,5.19,
15.741826416,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
15.741826416,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.53,% Core_Clocks,,,0.00,5.31,
15.741826416,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
15.741826416,S0-C3,Frontend_Bound,29.24,% Slots,,,0.00,5.3,
15.741826416,S0-C3,Backend_Bound,45.67,% Slots,,,0.00,5.3,
15.741826416,S0-C3,Retiring,13.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
15.741826416,S0-C3,Frontend_Bound.Frontend_Latency,29.82,% Slots,,rs_events.empty_end,0.00,5.3,
15.741826416,S0-C3,Backend_Bound.Memory_Bound,29.96,% Slots,,,0.00,5.05,
15.741826416,S0-C3,Backend_Bound.Core_Bound,15.71,% Slots,,,0.00,5.05,
15.741826416,S0-C3,Retiring.Microcode_Sequencer,9.59,% Slots,,idq.ms_uops,0.00,5.3,
15.741826416,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
15.741826416,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.04,% Clocks,,idq.ms_switches,0.00,5.13,
15.741826416,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
15.741826416,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.04,<==
15.741826416,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
15.741826416,S0-C4,Frontend_Bound,28.83,% Slots,,,0.00,5.31,
15.741826416,S0-C4,Backend_Bound,49.57,% Slots,,,0.00,5.31,
15.741826416,S0-C4,Retiring,17.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
15.741826416,S0-C4,Frontend_Bound.Frontend_Latency,32.36,% Slots,,rs_events.empty_end,0.00,5.31,
15.741826416,S0-C4,Backend_Bound.Memory_Bound,34.29,% Slots,,,0.00,5.05,
15.741826416,S0-C4,Backend_Bound.Core_Bound,15.28,% Slots,,,0.00,5.05,
15.741826416,S0-C4,Retiring.Microcode_Sequencer,13.36,% Slots,,idq.ms_uops,0.00,5.31,
15.741826416,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.73,% Clocks,,,0.00,5.2,
15.741826416,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
15.741826416,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.37,% Clocks,,idq.ms_switches,0.00,5.13,
15.741826416,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,<==
15.741826416,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.50,% Clocks,,,0.00,5.3,
15.741826416,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
15.741826416,S0-C5,Frontend_Bound,56.14,% Slots,,,0.00,5.3,
15.741826416,S0-C5,Bad_Speculation,18.98,% Slots,,,0.00,5.3,
15.741826416,S0-C5,Retiring,17.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
15.741826416,S0-C5,Frontend_Bound.Frontend_Bandwidth,18.44,% Slots,,,0.00,5.3,
15.741826416,S0-C5,Bad_Speculation.Branch_Mispredicts,18.56,% Slots,,br_misp_retired.all_branches,0.00,5.3,
15.741826416,S0-C5,Retiring.Microcode_Sequencer,10.22,% Slots,,idq.ms_uops,0.00,5.31,
15.741826416,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.81,% Clocks,,idq.ms_switches,0.00,5.13,
15.741826416,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.24,% Core_Clocks,,,0.00,5.31,<==
15.741826416,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
15.741826416,S0-C6,Frontend_Bound,54.50,% Slots,,,0.00,5.31,
15.741826416,S0-C6,Bad_Speculation,15.20,% Slots,,,0.00,5.31,
15.741826416,S0-C6,Retiring,17.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
15.741826416,S0-C6,Frontend_Bound.Frontend_Latency,18.87,% Slots,,rs_events.empty_end,0.00,5.31,
15.741826416,S0-C6,Frontend_Bound.Frontend_Bandwidth,32.07,% Slots,,,0.00,5.31,
15.741826416,S0-C6,Bad_Speculation.Branch_Mispredicts,13.97,% Slots,,br_misp_retired.all_branches,0.00,5.31,
15.741826416,S0-C6,Retiring.Microcode_Sequencer,14.22,% Slots,,idq.ms_uops,0.00,5.31,
15.741826416,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.75,% Clocks,,,0.00,5.2,
15.741826416,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
15.741826416,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.78,% Clocks,,idq.ms_switches,0.00,5.13,
15.741826416,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.56,% Core_Clocks,,,0.00,5.31,<==
15.741826416,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
15.741826416,S0-C7,Frontend_Bound,37.61,% Slots,,,0.00,5.31,
15.741826416,S0-C7,Backend_Bound,39.21,% Slots,,,0.00,5.31,<==
15.741826416,S0-C7,Frontend_Bound.Frontend_Latency,24.75,% Slots,,rs_events.empty_end,0.00,5.31,
15.741826416,S0-C7,Backend_Bound.Memory_Bound,22.08,% Slots,,,0.00,5.04,
15.741826416,S0-C7,Backend_Bound.Core_Bound,17.13,% Slots,,,0.00,5.04,
15.741826416,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
15.741826416,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
15.741826416,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.16,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.03,
15.741826416,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
15.741826416,S1-C0,Frontend_Bound,43.47,% Slots,,,0.00,5.31,
15.741826416,S1-C0,Backend_Bound,29.64,% Slots,,,0.00,5.31,
15.741826416,S1-C0,Retiring,31.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
15.741826416,S1-C0,Frontend_Bound.Frontend_Latency,23.09,% Slots,,rs_events.empty_end,0.00,5.31,
15.741826416,S1-C0,Frontend_Bound.Frontend_Bandwidth,43.97,% Slots,,,0.00,5.3,
15.741826416,S1-C0,Backend_Bound.Memory_Bound,18.77,% Slots,,,0.00,5.05,
15.741826416,S1-C0,Backend_Bound.Core_Bound,10.87,% Slots,,,0.00,5.05,
15.741826416,S1-C0,Retiring.Microcode_Sequencer,5.26,% Slots,,idq.ms_uops,0.00,5.31,
15.741826416,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.63,% Clocks,,,0.00,5.22,
15.741826416,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.28,% Clocks,,idq.ms_switches,0.00,5.15,
15.741826416,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.90,% Core_Clocks,,,0.00,5.3,<==
15.741826416,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
15.741826416,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
15.741826416,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.61,% Clocks,,,0.00,5.31,
15.741826416,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
15.741826416,S1-C1,Frontend_Bound,33.77,% Slots,,,0.00,5.31,
15.741826416,S1-C1,Backend_Bound,41.74,% Slots,,,0.00,5.31,
15.741826416,S1-C1,Retiring,18.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
15.741826416,S1-C1,Frontend_Bound.Frontend_Latency,95.70,% Slots,,rs_events.empty_end,0.00,5.31,
15.741826416,S1-C1,Backend_Bound.Memory_Bound,67.42,% Slots,,,0.00,5.05,
15.741826416,S1-C1,Retiring.Microcode_Sequencer,7.22,% Slots,,idq.ms_uops,0.00,5.3,
15.741826416,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
15.741826416,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.63,% Clocks,,idq.ms_switches,0.00,5.14,
15.741826416,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,17.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,<==
15.741826416,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
15.741826416,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
15.741826416,S1-C2,Frontend_Bound,20.17,% Slots,,,0.00,5.31,
15.741826416,S1-C2,Backend_Bound,19.49,% Slots,,,0.00,5.31,
15.741826416,S1-C2,Retiring,25.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
15.741826416,S1-C2,Frontend_Bound.Frontend_Latency,17.52,% Slots,,rs_events.empty_end,0.00,5.31,
15.741826416,S1-C2,Retiring.Microcode_Sequencer,3.17,% Slots,,idq.ms_uops,0.00,5.31,<==
15.741826416,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
15.741826416,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.23,% Clocks,,idq.ms_switches,0.00,5.15,
15.741826416,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
15.741826416,S1-C3,Frontend_Bound,33.65,% Slots,,,0.00,5.3,
15.741826416,S1-C3,Backend_Bound,42.13,% Slots,,,0.00,5.3,<==
15.741826416,S1-C3,Retiring,18.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
15.741826416,S1-C3,Retiring.Microcode_Sequencer,8.63,% Slots,,idq.ms_uops,0.00,5.3,
15.741826416,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.22,
15.741826416,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
15.741826416,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.91,% Clocks,,idq.ms_switches,0.00,5.15,
15.741826416,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
15.741826416,S1-C4,Frontend_Bound.Frontend_Bandwidth,67.91,% Slots,,,0.00,5.31,
15.741826416,S1-C4,Bad_Speculation.Branch_Mispredicts,19.52,% Slots,,br_misp_retired.all_branches,0.00,5.31,
15.741826416,S1-C4,Bad_Speculation,19.90,% Slots,,,0.00,5.31,
15.741826416,S1-C4,Backend_Bound,25.73,% Slots,,,0.00,5.31,<==
15.741826416,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.57,% Core_Clocks,,,0.00,5.31,
15.741826416,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.91,% Core_Clocks,,,0.00,5.31,
15.741826416,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
15.741826416,S1-C5,Frontend_Bound,36.24,% Slots,,,0.00,5.31,
15.741826416,S1-C5,Backend_Bound,40.90,% Slots,,,0.00,5.31,
15.741826416,S1-C5,Retiring,30.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
15.741826416,S1-C5,Backend_Bound.Core_Bound,77.86,% Slots,,,0.00,5.05,
15.741826416,S1-C5,Retiring.Microcode_Sequencer,1.77,% Slots,,idq.ms_uops,0.00,5.31,
15.741826416,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.99,% Clocks,,,0.00,5.23,
15.741826416,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
15.741826416,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.85,% Clocks,,idq.ms_switches,0.00,5.16,
15.741826416,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.27,% Clocks,,,0.00,5.3,<==
15.741826416,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
15.741826416,S1-C6,Frontend_Bound.Frontend_Bandwidth,92.34,% Slots,,,0.00,5.31,
15.741826416,S1-C6,Bad_Speculation.Branch_Mispredicts,13.68,% Slots,,br_misp_retired.all_branches,0.00,5.31,
15.741826416,S1-C6,Backend_Bound.Memory_Bound,10.76,% Slots,,,0.00,5.05,
15.741826416,S1-C6,Backend_Bound.Core_Bound,16.56,% Slots,,,0.00,5.05,
15.741826416,S1-C6,Bad_Speculation,13.90,% Slots,,,0.00,5.31,
15.741826416,S1-C6,Backend_Bound,27.31,% Slots,,,0.00,5.31,
15.741826416,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
15.741826416,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,93.19,% Clocks,,,0.00,5.3,<==
15.741826416,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
15.741826416,S1-C7,Frontend_Bound,28.03,% Slots,,,0.00,5.3,
15.741826416,S1-C7,Backend_Bound,41.03,% Slots,,,0.00,5.3,
15.741826416,S1-C7,Frontend_Bound.Frontend_Latency,40.52,% Slots,,rs_events.empty_end,0.00,5.3,
15.741826416,S1-C7,Backend_Bound.Memory_Bound,17.61,% Slots,,,0.00,5.05,
15.741826416,S1-C7,Backend_Bound.Core_Bound,23.42,% Slots,,,0.00,5.05,
15.741826416,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
15.741826416,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
15.741826416,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
15.741826416,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,76.00,% Clocks,,,0.00,5.3,<==
15.741826416,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
15.741826416,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
15.741826416,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
15.741826416,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
15.741826416,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
15.741826416,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
15.741826416,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
15.741826416,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
15.741826416,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
15.741826416,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
15.741826416,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
15.741826416,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
15.741826416,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
15.741826416,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
15.741826416,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
15.741826416,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
15.741826416,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
17.950131533,S0-C0,Frontend_Bound,33.52,% Slots,,,0.00,5.24,<==
17.950131533,S0-C0,Backend_Bound,16.62,% Slots,,,0.00,5.24,
17.950131533,S0-C0,Frontend_Bound.Frontend_Latency,19.17,% Slots,,rs_events.empty_end,0.00,5.24,
17.950131533,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.86,% Slots,,,0.00,5.24,
17.950131533,S0-C0,Backend_Bound.Memory_Bound,13.06,% Slots,,,0.00,5.24,
17.950131533,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,0.00,5.25,
17.950131533,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
17.950131533,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.01,% Core_Clocks,,,0.00,5.25,
17.950131533,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
17.950131533,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
17.950131533,S0-C1,Frontend_Bound,47.81,% Slots,,,0.00,5.24,
17.950131533,S0-C1,Bad_Speculation,11.17,% Slots,,,0.00,5.24,
17.950131533,S0-C1,Backend_Bound,17.16,% Slots,,,0.00,5.24,
17.950131533,S0-C1,Retiring,17.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
17.950131533,S0-C1,Frontend_Bound.Frontend_Latency,26.57,% Slots,,rs_events.empty_end,0.00,5.24,
17.950131533,S0-C1,Bad_Speculation.Branch_Mispredicts,10.56,% Slots,,br_misp_retired.all_branches,0.00,5.23,
17.950131533,S0-C1,Backend_Bound.Memory_Bound,11.16,% Slots,,,0.00,5.24,
17.950131533,S0-C1,Retiring.Microcode_Sequencer,6.01,% Slots,,idq.ms_uops,0.00,5.24,
17.950131533,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
17.950131533,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.41,% Clocks,,idq.ms_switches,0.00,5.25,
17.950131533,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
17.950131533,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
17.950131533,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
17.950131533,S0-C2,Frontend_Bound,35.69,% Slots,,,0.00,5.24,
17.950131533,S0-C2,Bad_Speculation,16.80,% Slots,,,0.00,5.24,
17.950131533,S0-C2,Frontend_Bound.Frontend_Latency,17.60,% Slots,,rs_events.empty_end,0.00,5.24,<==
17.950131533,S0-C2,Bad_Speculation.Branch_Mispredicts,16.22,% Slots,,br_misp_retired.all_branches,0.00,5.24,
17.950131533,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.25,
17.950131533,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
17.950131533,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
17.950131533,S0-C3,Frontend_Bound,29.85,% Slots,,,0.00,5.23,
17.950131533,S0-C3,Bad_Speculation,10.11,% Slots,,,0.00,5.23,
17.950131533,S0-C3,Backend_Bound,41.12,% Slots,,,0.00,5.23,
17.950131533,S0-C3,Retiring,27.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
17.950131533,S0-C3,Frontend_Bound.Frontend_Latency,22.60,% Slots,,rs_events.empty_end,0.00,5.23,
17.950131533,S0-C3,Bad_Speculation.Branch_Mispredicts,9.90,% Slots,,br_misp_retired.all_branches,0.00,5.23,
17.950131533,S0-C3,Backend_Bound.Memory_Bound,64.52,% Slots,,,0.00,5.23,
17.950131533,S0-C3,Retiring.Microcode_Sequencer,2.58,% Slots,,idq.ms_uops,0.00,5.24,
17.950131533,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
17.950131533,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.64,% Clocks,,idq.ms_switches,0.00,5.25,
17.950131533,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,<==
17.950131533,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
17.950131533,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
17.950131533,S0-C4,Bad_Speculation,15.28,% Slots,,,0.00,5.24,
17.950131533,S0-C4,Bad_Speculation.Branch_Mispredicts,14.96,% Slots,,br_misp_retired.all_branches,0.00,5.24,
17.950131533,S0-C4,Backend_Bound,49.59,% Slots,,,0.00,5.24,
17.950131533,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.02,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,<==
17.950131533,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
17.950131533,S0-C5,Backend_Bound,70.93,% Slots,,,0.00,5.23,<==
17.950131533,S0-C5,Backend_Bound.Memory_Bound,34.28,% Slots,,,0.00,5.23,
17.950131533,S0-C5,Backend_Bound.Core_Bound,36.65,% Slots,,,0.00,5.23,
17.950131533,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
17.950131533,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
17.950131533,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.55,% Clocks,,,0.00,5.25,
17.950131533,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
17.950131533,S0-C6,Frontend_Bound,27.71,% Slots,,,0.00,5.24,
17.950131533,S0-C6,Bad_Speculation,16.32,% Slots,,,0.00,5.24,
17.950131533,S0-C6,Backend_Bound,28.47,% Slots,,,0.00,5.24,
17.950131533,S0-C6,Retiring,22.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
17.950131533,S0-C6,Frontend_Bound.Frontend_Latency,21.20,% Slots,,rs_events.empty_end,0.00,5.24,
17.950131533,S0-C6,Bad_Speculation.Branch_Mispredicts,15.43,% Slots,,br_misp_retired.all_branches,0.00,5.24,
17.950131533,S0-C6,Backend_Bound.Memory_Bound,20.42,% Slots,,,0.00,5.24,
17.950131533,S0-C6,Retiring.Microcode_Sequencer,2.17,% Slots,,idq.ms_uops,0.00,5.24,
17.950131533,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.35,% Clocks,,,0.00,5.25,
17.950131533,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
17.950131533,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.97,% Clocks,,idq.ms_switches,0.00,5.25,
17.950131533,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,<==
17.950131533,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
17.950131533,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
17.950131533,S0-C7,Frontend_Bound,29.58,% Slots,,,0.00,5.24,
17.950131533,S0-C7,Bad_Speculation,13.38,% Slots,,,0.00,5.24,
17.950131533,S0-C7,Backend_Bound,36.30,% Slots,,,0.00,5.24,
17.950131533,S0-C7,Retiring,23.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
17.950131533,S0-C7,Frontend_Bound.Frontend_Latency,17.66,% Slots,,rs_events.empty_end,0.00,5.24,
17.950131533,S0-C7,Frontend_Bound.Frontend_Bandwidth,34.20,% Slots,,,0.00,5.24,
17.950131533,S0-C7,Bad_Speculation.Branch_Mispredicts,13.19,% Slots,,br_misp_retired.all_branches,0.00,5.24,
17.950131533,S0-C7,Backend_Bound.Memory_Bound,30.57,% Slots,,,0.00,5.24,<==
17.950131533,S0-C7,Retiring.Microcode_Sequencer,2.10,% Slots,,idq.ms_uops,0.00,5.24,
17.950131533,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.25,
17.950131533,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
17.950131533,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.68,% Clocks,,idq.ms_switches,0.00,5.25,
17.950131533,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.33,% Core_Clocks,,,0.00,5.25,
17.950131533,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.99,% Core_Clocks,,,0.00,5.25,
17.950131533,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
17.950131533,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
17.950131533,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
17.950131533,S1-C0,Frontend_Bound,65.51,% Slots,,,0.00,5.24,<==
17.950131533,S1-C0,Bad_Speculation,21.88,% Slots,,,0.00,5.24,
17.950131533,S1-C0,Bad_Speculation.Branch_Mispredicts,20.41,% Slots,,br_misp_retired.all_branches,0.00,5.24,
17.950131533,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
17.950131533,S1-C1,Frontend_Bound,32.27,% Slots,,,0.00,5.24,
17.950131533,S1-C1,Backend_Bound,42.50,% Slots,,,0.00,5.24,
17.950131533,S1-C1,Retiring,29.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
17.950131533,S1-C1,Frontend_Bound.Frontend_Latency,53.07,% Slots,,rs_events.empty_end,0.00,5.24,
17.950131533,S1-C1,Backend_Bound.Memory_Bound,35.71,% Slots,,,0.00,5.24,<==
17.950131533,S1-C1,Retiring.Microcode_Sequencer,1.66,% Slots,,idq.ms_uops,0.00,5.24,
17.950131533,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.31,% Clocks,,,0.00,5.24,
17.950131533,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
17.950131533,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.38,% Clocks,,idq.ms_switches,0.00,5.24,
17.950131533,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
17.950131533,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
17.950131533,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.25,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
17.950131533,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
17.950131533,S1-C2,Frontend_Bound,34.77,% Slots,,,0.00,5.24,
17.950131533,S1-C2,Bad_Speculation,12.08,% Slots,,,0.00,5.24,
17.950131533,S1-C2,Backend_Bound,23.76,% Slots,,,0.00,5.24,
17.950131533,S1-C2,Frontend_Bound.Frontend_Latency,29.96,% Slots,,rs_events.empty_end,0.00,5.24,
17.950131533,S1-C2,Bad_Speculation.Branch_Mispredicts,11.75,% Slots,,br_misp_retired.all_branches,0.00,5.24,
17.950131533,S1-C2,Backend_Bound.Core_Bound,14.16,% Slots,,,0.00,5.24,
17.950131533,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.89,% Clocks,,,0.00,5.25,
17.950131533,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
17.950131533,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.23,% Clocks,,,0.00,5.25,
17.950131533,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
17.950131533,S1-C3,Frontend_Bound,31.00,% Slots,,,0.00,5.24,
17.950131533,S1-C3,Backend_Bound,42.15,% Slots,,,0.00,5.24,
17.950131533,S1-C3,Frontend_Bound.Frontend_Latency,50.08,% Slots,,rs_events.empty_end,0.00,5.24,
17.950131533,S1-C3,Backend_Bound.Memory_Bound,15.30,% Slots,,,0.00,5.24,
17.950131533,S1-C3,Backend_Bound.Core_Bound,26.86,% Slots,,,0.00,5.24,
17.950131533,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
17.950131533,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
17.950131533,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
17.950131533,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.96,% Clocks,,,0.00,5.25,<==
17.950131533,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
17.950131533,S1-C4,Frontend_Bound,39.37,% Slots,,,0.00,5.24,
17.950131533,S1-C4,Backend_Bound,36.15,% Slots,,,0.00,5.24,
17.950131533,S1-C4,Frontend_Bound.Frontend_Latency,46.46,% Slots,,rs_events.empty_end,0.00,5.24,
17.950131533,S1-C4,Backend_Bound.Memory_Bound,29.94,% Slots,,,0.00,5.24,
17.950131533,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
17.950131533,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
17.950131533,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
17.950131533,S1-C5,Frontend_Bound,31.22,% Slots,,,0.00,5.24,
17.950131533,S1-C5,Backend_Bound,36.35,% Slots,,,0.00,5.24,
17.950131533,S1-C5,Frontend_Bound.Frontend_Latency,36.16,% Slots,,rs_events.empty_end,0.00,5.24,
17.950131533,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.66,% Slots,,,0.00,5.24,
17.950131533,S1-C5,Backend_Bound.Core_Bound,94.80,% Slots,,,0.00,5.24,
17.950131533,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
17.950131533,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.28,% Core_Clocks,,,0.00,5.25,
17.950131533,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.57,% Core_Clocks,,,0.00,5.25,
17.950131533,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.59,% Clocks,,,0.00,5.25,<==
17.950131533,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
17.950131533,S1-C6,Frontend_Bound,34.10,% Slots,,,0.00,5.24,
17.950131533,S1-C6,Backend_Bound,42.38,% Slots,,,0.00,5.24,
17.950131533,S1-C6,Frontend_Bound.Frontend_Latency,82.32,% Slots,,rs_events.empty_end,0.00,5.24,
17.950131533,S1-C6,Backend_Bound.Memory_Bound,12.71,% Slots,,,0.00,5.24,
17.950131533,S1-C6,Backend_Bound.Core_Bound,29.67,% Slots,,,0.00,5.24,<==
17.950131533,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.34,% Clocks,,,0.00,5.24,
17.950131533,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
17.950131533,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
17.950131533,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
17.950131533,S1-C7,Frontend_Bound,32.78,% Slots,,,0.00,5.24,
17.950131533,S1-C7,Backend_Bound,41.50,% Slots,,,0.00,5.24,
17.950131533,S1-C7,Retiring,30.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
17.950131533,S1-C7,Frontend_Bound.Frontend_Latency,58.41,% Slots,,rs_events.empty_end,0.00,5.23,
17.950131533,S1-C7,Backend_Bound.Memory_Bound,15.20,% Slots,,,0.00,5.23,
17.950131533,S1-C7,Backend_Bound.Core_Bound,26.30,% Slots,,,0.00,5.23,<==
17.950131533,S1-C7,Retiring.Microcode_Sequencer,2.37,% Slots,,idq.ms_uops,0.00,5.24,
17.950131533,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.24,% Clocks,,,0.00,5.25,
17.950131533,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
17.950131533,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.43,% Clocks,,idq.ms_switches,0.00,5.25,
17.950131533,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
17.950131533,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
17.950131533,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
17.950131533,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
17.950131533,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
17.950131533,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
17.950131533,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
17.950131533,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
17.950131533,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
17.950131533,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
17.950131533,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
17.950131533,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
17.950131533,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
17.950131533,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
17.950131533,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
17.950131533,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
17.950131533,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
17.950131533,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
17.950131533,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
19.443463932,S0-C0,Frontend_Bound,34.96,% Slots,,,0.00,5.31,
19.443463932,S0-C0,Bad_Speculation,14.30,% Slots,,,0.00,5.31,
19.443463932,S0-C0,Backend_Bound,14.90,% Slots,,,0.00,5.31,
19.443463932,S0-C0,Frontend_Bound.Frontend_Latency,23.01,% Slots,,rs_events.empty_end,0.00,5.31,
19.443463932,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.01,% Slots,,,0.00,5.31,
19.443463932,S0-C0,Bad_Speculation.Branch_Mispredicts,14.01,% Slots,,br_misp_retired.all_branches,0.00,5.31,
19.443463932,S0-C0,Backend_Bound.Memory_Bound,10.29,% Slots,,,0.00,5.31,
19.443463932,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.78,% Clocks,,,0.00,5.09,
19.443463932,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
19.443463932,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,46.69,% Core_Clocks,,,0.00,5.36,
19.443463932,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
19.443463932,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
19.443463932,S0-C1,Frontend_Bound,31.18,% Slots,,,0.00,5.31,
19.443463932,S0-C1,Bad_Speculation,17.30,% Slots,,,0.00,5.31,
19.443463932,S0-C1,Backend_Bound,19.29,% Slots,,,0.00,5.31,
19.443463932,S0-C1,Frontend_Bound.Frontend_Latency,21.05,% Slots,,rs_events.empty_end,0.00,5.31,
19.443463932,S0-C1,Bad_Speculation.Branch_Mispredicts,17.14,% Slots,,br_misp_retired.all_branches,0.00,5.31,
19.443463932,S0-C1,Backend_Bound.Memory_Bound,10.43,% Slots,,,0.00,5.31,
19.443463932,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.09,
19.443463932,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
19.443463932,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
19.443463932,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
19.443463932,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
19.443463932,S0-C2,Frontend_Bound,30.62,% Slots,,,0.00,5.3,
19.443463932,S0-C2,Bad_Speculation,14.88,% Slots,,,0.00,5.3,
19.443463932,S0-C2,Backend_Bound,22.94,% Slots,,,0.00,5.3,
19.443463932,S0-C2,Frontend_Bound.Frontend_Latency,25.01,% Slots,,rs_events.empty_end,0.00,5.3,
19.443463932,S0-C2,Bad_Speculation.Branch_Mispredicts,14.75,% Slots,,br_misp_retired.all_branches,0.00,5.3,
19.443463932,S0-C2,Backend_Bound.Memory_Bound,13.46,% Slots,,,0.00,5.3,
19.443463932,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.83,% Clocks,,,0.00,5.09,
19.443463932,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
19.443463932,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
19.443463932,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
19.443463932,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
19.443463932,S0-C3,Frontend_Bound,29.50,% Slots,,,0.00,5.31,
19.443463932,S0-C3,Bad_Speculation,14.58,% Slots,,,0.00,5.31,
19.443463932,S0-C3,Backend_Bound,24.07,% Slots,,,0.00,5.31,
19.443463932,S0-C3,Frontend_Bound.Frontend_Latency,27.69,% Slots,,rs_events.empty_end,0.00,5.31,
19.443463932,S0-C3,Bad_Speculation.Branch_Mispredicts,14.41,% Slots,,br_misp_retired.all_branches,0.00,5.31,
19.443463932,S0-C3,Backend_Bound.Memory_Bound,16.00,% Slots,,,0.00,5.31,
19.443463932,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.52,% Clocks,,,0.00,5.09,
19.443463932,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
19.443463932,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
19.443463932,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
19.443463932,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
19.443463932,S0-C4,Frontend_Bound,30.44,% Slots,,,0.00,5.31,<==
19.443463932,S0-C4,Bad_Speculation,20.72,% Slots,,,0.00,5.31,
19.443463932,S0-C4,Frontend_Bound.Frontend_Latency,19.32,% Slots,,rs_events.empty_end,0.00,5.31,
19.443463932,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.23,% Slots,,,0.00,5.31,
19.443463932,S0-C4,Bad_Speculation.Branch_Mispredicts,20.56,% Slots,,br_misp_retired.all_branches,0.00,5.31,
19.443463932,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.09,
19.443463932,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
19.443463932,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.18,% Core_Clocks,,,0.00,5.36,
19.443463932,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.63,% Core_Clocks,,,0.00,5.35,
19.443463932,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
19.443463932,S0-C5,Frontend_Bound,40.80,% Slots,,,0.00,5.31,
19.443463932,S0-C5,Bad_Speculation,17.64,% Slots,,,0.00,5.31,
19.443463932,S0-C5,Frontend_Bound.Frontend_Latency,21.55,% Slots,,rs_events.empty_end,0.00,5.31,
19.443463932,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.17,% Slots,,,0.00,5.31,
19.443463932,S0-C5,Bad_Speculation.Branch_Mispredicts,17.49,% Slots,,br_misp_retired.all_branches,0.00,5.31,
19.443463932,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.25,% Clocks,,,0.00,5.09,
19.443463932,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
19.443463932,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.37,% Core_Clocks,,,0.00,5.36,
19.443463932,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.59,% Core_Clocks,,,0.00,5.35,
19.443463932,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
19.443463932,S0-C6,Frontend_Bound,34.44,% Slots,,,0.00,5.31,
19.443463932,S0-C6,Bad_Speculation,17.19,% Slots,,,0.00,5.31,
19.443463932,S0-C6,Backend_Bound,11.75,% Slots,,,0.00,5.31,
19.443463932,S0-C6,Frontend_Bound.Frontend_Latency,21.31,% Slots,,rs_events.empty_end,0.00,5.31,
19.443463932,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.66,% Slots,,,0.00,5.31,
19.443463932,S0-C6,Bad_Speculation.Branch_Mispredicts,17.02,% Slots,,br_misp_retired.all_branches,0.00,5.31,
19.443463932,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.43,% Clocks,,,0.00,5.09,
19.443463932,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
19.443463932,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.60,% Core_Clocks,,,0.00,5.35,
19.443463932,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
19.443463932,S0-C7,Frontend_Bound,24.21,% Slots,,,0.00,5.35,
19.443463932,S0-C7,Bad_Speculation,15.27,% Slots,,,0.00,5.35,
19.443463932,S0-C7,Backend_Bound,36.37,% Slots,,,0.00,5.35,
19.443463932,S0-C7,Frontend_Bound.Frontend_Latency,23.97,% Slots,,rs_events.empty_end,0.00,5.35,
19.443463932,S0-C7,Bad_Speculation.Branch_Mispredicts,15.11,% Slots,,br_misp_retired.all_branches,0.00,5.35,
19.443463932,S0-C7,Backend_Bound.Memory_Bound,28.02,% Slots,,,0.00,5.35,
19.443463932,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.15,% Clocks,,,0.00,5.09,
19.443463932,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
19.443463932,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,<==
19.443463932,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
19.443463932,S1-C0,Frontend_Bound,36.96,% Slots,,,0.00,5.35,
19.443463932,S1-C0,Bad_Speculation,12.02,% Slots,,,0.00,5.35,
19.443463932,S1-C0,Backend_Bound,27.48,% Slots,,,0.00,5.35,
19.443463932,S1-C0,Frontend_Bound.Frontend_Latency,33.41,% Slots,,rs_events.empty_end,0.00,5.35,
19.443463932,S1-C0,Bad_Speculation.Branch_Mispredicts,11.86,% Slots,,br_misp_retired.all_branches,0.00,5.35,
19.443463932,S1-C0,Backend_Bound.Memory_Bound,18.69,% Slots,,,0.00,5.35,
19.443463932,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
19.443463932,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
19.443463932,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
19.443463932,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
19.443463932,S1-C1,Frontend_Bound,36.39,% Slots,,,0.00,5.35,
19.443463932,S1-C1,Bad_Speculation,14.42,% Slots,,,0.00,5.35,
19.443463932,S1-C1,Backend_Bound,19.14,% Slots,,,0.00,5.35,
19.443463932,S1-C1,Frontend_Bound.Frontend_Latency,25.68,% Slots,,rs_events.empty_end,0.00,5.35,
19.443463932,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.76,% Slots,,,0.00,5.35,
19.443463932,S1-C1,Bad_Speculation.Branch_Mispredicts,14.20,% Slots,,br_misp_retired.all_branches,0.00,5.35,
19.443463932,S1-C1,Backend_Bound.Memory_Bound,10.73,% Slots,,,0.00,5.35,
19.443463932,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.85,% Clocks,,,0.00,5.09,
19.443463932,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
19.443463932,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.31,% Core_Clocks,,,0.00,5.36,
19.443463932,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
19.443463932,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
19.443463932,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
19.443463932,S1-C2,Frontend_Bound,31.30,% Slots,,,0.00,5.36,
19.443463932,S1-C2,Bad_Speculation,18.00,% Slots,,,0.00,5.36,
19.443463932,S1-C2,Backend_Bound,17.26,% Slots,,,0.00,5.36,
19.443463932,S1-C2,Frontend_Bound.Frontend_Latency,22.86,% Slots,,rs_events.empty_end,0.00,5.35,
19.443463932,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.83,% Slots,,,0.00,5.35,
19.443463932,S1-C2,Bad_Speculation.Branch_Mispredicts,17.82,% Slots,,br_misp_retired.all_branches,0.00,5.35,
19.443463932,S1-C2,Backend_Bound.Memory_Bound,12.48,% Slots,,,0.00,5.35,
19.443463932,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.02,% Clocks,,,0.00,5.09,
19.443463932,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
19.443463932,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.10,% Core_Clocks,,,0.00,5.35,
19.443463932,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
19.443463932,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
19.443463932,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
19.443463932,S1-C3,Frontend_Bound,33.35,% Slots,,,0.00,5.35,
19.443463932,S1-C3,Bad_Speculation,15.37,% Slots,,,0.00,5.35,
19.443463932,S1-C3,Backend_Bound,19.64,% Slots,,,0.00,5.35,
19.443463932,S1-C3,Frontend_Bound.Frontend_Latency,21.97,% Slots,,rs_events.empty_end,0.00,5.35,
19.443463932,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.95,% Slots,,,0.00,5.35,
19.443463932,S1-C3,Bad_Speculation.Branch_Mispredicts,15.23,% Slots,,br_misp_retired.all_branches,0.00,5.35,
19.443463932,S1-C3,Backend_Bound.Memory_Bound,11.49,% Slots,,,0.00,5.35,
19.443463932,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.09,
19.443463932,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
19.443463932,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.90,% Core_Clocks,,,0.00,5.36,
19.443463932,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.85,% Core_Clocks,,,0.00,5.35,
19.443463932,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
19.443463932,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
19.443463932,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
19.443463932,S1-C4,Frontend_Bound,33.29,% Slots,,,0.00,5.35,
19.443463932,S1-C4,Bad_Speculation,13.36,% Slots,,,0.00,5.35,
19.443463932,S1-C4,Backend_Bound,20.29,% Slots,,,0.00,5.35,
19.443463932,S1-C4,Frontend_Bound.Frontend_Latency,25.94,% Slots,,rs_events.empty_end,0.00,5.35,
19.443463932,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.50,% Slots,,,0.00,5.35,
19.443463932,S1-C4,Bad_Speculation.Branch_Mispredicts,13.22,% Slots,,br_misp_retired.all_branches,0.00,5.35,
19.443463932,S1-C4,Backend_Bound.Memory_Bound,12.49,% Slots,,,0.00,5.35,
19.443463932,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.33,% Clocks,,,0.00,5.09,
19.443463932,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
19.443463932,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
19.443463932,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
19.443463932,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
19.443463932,S1-C5,Frontend_Bound,35.42,% Slots,,,0.00,5.35,
19.443463932,S1-C5,Bad_Speculation,14.72,% Slots,,,0.00,5.35,
19.443463932,S1-C5,Backend_Bound,19.14,% Slots,,,0.00,5.35,
19.443463932,S1-C5,Frontend_Bound.Frontend_Latency,23.67,% Slots,,rs_events.empty_end,0.00,5.35,
19.443463932,S1-C5,Frontend_Bound.Frontend_Bandwidth,16.12,% Slots,,,0.00,5.35,
19.443463932,S1-C5,Bad_Speculation.Branch_Mispredicts,14.60,% Slots,,br_misp_retired.all_branches,0.00,5.35,
19.443463932,S1-C5,Backend_Bound.Memory_Bound,14.52,% Slots,,,0.00,5.35,
19.443463932,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.34,% Clocks,,,0.00,5.09,
19.443463932,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
19.443463932,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
19.443463932,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
19.443463932,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
19.443463932,S1-C6,Frontend_Bound,35.42,% Slots,,,0.00,5.35,<==
19.443463932,S1-C6,Bad_Speculation,15.71,% Slots,,,0.00,5.35,
19.443463932,S1-C6,Backend_Bound,18.95,% Slots,,,0.00,5.35,
19.443463932,S1-C6,Frontend_Bound.Frontend_Latency,20.49,% Slots,,rs_events.empty_end,0.00,5.35,
19.443463932,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.88,% Slots,,,0.00,5.35,
19.443463932,S1-C6,Bad_Speculation.Branch_Mispredicts,15.54,% Slots,,br_misp_retired.all_branches,0.00,5.35,
19.443463932,S1-C6,Backend_Bound.Core_Bound,10.11,% Slots,,,0.00,5.35,
19.443463932,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
19.443463932,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.77,% Clocks,,,0.00,5.25,
19.443463932,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
19.443463932,S1-C7,Frontend_Bound,35.74,% Slots,,,0.00,5.35,
19.443463932,S1-C7,Bad_Speculation,14.96,% Slots,,,0.00,5.35,
19.443463932,S1-C7,Backend_Bound,17.21,% Slots,,,0.00,5.35,
19.443463932,S1-C7,Frontend_Bound.Frontend_Latency,22.43,% Slots,,rs_events.empty_end,0.00,5.35,
19.443463932,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.66,% Slots,,,0.00,5.35,
19.443463932,S1-C7,Bad_Speculation.Branch_Mispredicts,14.79,% Slots,,br_misp_retired.all_branches,0.00,5.35,
19.443463932,S1-C7,Backend_Bound.Memory_Bound,13.45,% Slots,,,0.00,5.35,
19.443463932,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.61,% Clocks,,,0.00,5.09,
19.443463932,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
19.443463932,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.72,% Core_Clocks,,,0.00,5.36,
19.443463932,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
19.443463932,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
19.443463932,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
19.443463932,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
19.443463932,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
19.443463932,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
19.443463932,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
19.443463932,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
19.443463932,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
19.443463932,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
19.443463932,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
19.443463932,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
19.443463932,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
19.443463932,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
19.443463932,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
19.443463932,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
19.443463932,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
19.443463932,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
19.443463932,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
20.90759151,S0-C0,Frontend_Bound,29.47,% Slots,,,0.00,5.19,
20.90759151,S0-C0,Bad_Speculation,11.08,% Slots,,,0.00,5.19,
20.90759151,S0-C0,Backend_Bound,26.67,% Slots,,,0.00,5.19,
20.90759151,S0-C0,Frontend_Bound.Frontend_Latency,18.89,% Slots,,rs_events.empty_end,0.00,5.19,<==
20.90759151,S0-C0,Bad_Speculation.Branch_Mispredicts,10.89,% Slots,,br_misp_retired.all_branches,0.00,5.19,
20.90759151,S0-C0,Backend_Bound.Memory_Bound,16.37,% Slots,,,0.00,5.19,
20.90759151,S0-C0,Backend_Bound.Core_Bound,10.30,% Slots,,,0.00,5.19,
20.90759151,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.46,
20.90759151,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,
20.90759151,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
20.90759151,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
20.90759151,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.43,% Clocks,,,0.00,5.2,
20.90759151,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
20.90759151,S0-C1,Frontend_Bound,29.17,% Slots,,,0.00,5.19,
20.90759151,S0-C1,Bad_Speculation,12.35,% Slots,,,0.00,5.19,
20.90759151,S0-C1,Backend_Bound,20.78,% Slots,,,0.00,5.19,
20.90759151,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.45,% Slots,,,0.00,5.19,<==
20.90759151,S0-C1,Bad_Speculation.Branch_Mispredicts,12.22,% Slots,,br_misp_retired.all_branches,0.00,5.19,
20.90759151,S0-C1,Backend_Bound.Memory_Bound,13.92,% Slots,,,0.00,5.19,
20.90759151,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.89,% Core_Clocks,,,0.00,5.2,
20.90759151,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.80,% Core_Clocks,,,0.00,5.19,
20.90759151,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
20.90759151,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
20.90759151,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
20.90759151,S0-C2,Frontend_Bound,30.65,% Slots,,,0.00,5.2,
20.90759151,S0-C2,Bad_Speculation,16.60,% Slots,,,0.00,5.2,
20.90759151,S0-C2,Backend_Bound,15.61,% Slots,,,0.00,5.2,
20.90759151,S0-C2,Retiring,33.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.46,
20.90759151,S0-C2,Frontend_Bound.Frontend_Latency,19.37,% Slots,,rs_events.empty_end,0.00,5.19,
20.90759151,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.40,% Slots,,,0.00,5.2,
20.90759151,S0-C2,Bad_Speculation.Branch_Mispredicts,16.45,% Slots,,br_misp_retired.all_branches,0.00,5.19,
20.90759151,S0-C2,Backend_Bound.Memory_Bound,10.18,% Slots,,,0.00,5.19,
20.90759151,S0-C2,Retiring.Microcode_Sequencer,1.33,% Slots,,idq.ms_uops,0.00,5.46,<==
20.90759151,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,
20.90759151,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.26,% Clocks,,idq.ms_switches,0.00,5.47,
20.90759151,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.55,% Core_Clocks,,,0.00,5.2,
20.90759151,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.01,% Core_Clocks,,,0.00,5.19,
20.90759151,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
20.90759151,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
20.90759151,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
20.90759151,S0-C3,Frontend_Bound,24.04,% Slots,,,0.00,5.2,
20.90759151,S0-C3,Bad_Speculation,12.29,% Slots,,,0.00,5.2,
20.90759151,S0-C3,Backend_Bound,31.79,% Slots,,,0.00,5.2,
20.90759151,S0-C3,Frontend_Bound.Frontend_Latency,15.45,% Slots,,rs_events.empty_end,0.00,5.19,
20.90759151,S0-C3,Bad_Speculation.Branch_Mispredicts,12.13,% Slots,,br_misp_retired.all_branches,0.00,5.19,
20.90759151,S0-C3,Backend_Bound.Memory_Bound,19.07,% Slots,,,0.00,5.19,
20.90759151,S0-C3,Backend_Bound.Core_Bound,12.72,% Slots,,,0.00,5.19,
20.90759151,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,
20.90759151,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,<==
20.90759151,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.29,% Clocks,,,0.00,5.19,
20.90759151,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
20.90759151,S0-C4,Frontend_Bound,31.96,% Slots,,,0.00,5.19,
20.90759151,S0-C4,Bad_Speculation,13.81,% Slots,,,0.00,5.19,
20.90759151,S0-C4,Backend_Bound,18.03,% Slots,,,0.00,5.19,
20.90759151,S0-C4,Retiring,30.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.46,
20.90759151,S0-C4,Frontend_Bound.Frontend_Latency,21.96,% Slots,,rs_events.empty_end,0.00,5.19,<==
20.90759151,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.43,% Slots,,,0.00,5.19,
20.90759151,S0-C4,Bad_Speculation.Branch_Mispredicts,13.64,% Slots,,br_misp_retired.all_branches,0.00,5.19,
20.90759151,S0-C4,Backend_Bound.Memory_Bound,13.04,% Slots,,,0.00,5.19,
20.90759151,S0-C4,Retiring.Microcode_Sequencer,1.96,% Slots,,idq.ms_uops,0.00,5.46,
20.90759151,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,
20.90759151,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.45,% Clocks,,idq.ms_switches,0.00,5.47,
20.90759151,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
20.90759151,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
20.90759151,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
20.90759151,S0-C5,Frontend_Bound,31.72,% Slots,,,0.00,5.19,
20.90759151,S0-C5,Bad_Speculation,15.13,% Slots,,,0.00,5.19,
20.90759151,S0-C5,Backend_Bound,18.48,% Slots,,,0.00,5.19,
20.90759151,S0-C5,Frontend_Bound.Frontend_Latency,19.65,% Slots,,rs_events.empty_end,0.00,5.19,
20.90759151,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.43,% Slots,,,0.00,5.19,
20.90759151,S0-C5,Bad_Speculation.Branch_Mispredicts,14.99,% Slots,,br_misp_retired.all_branches,0.00,5.19,
20.90759151,S0-C5,Backend_Bound.Memory_Bound,11.58,% Slots,,,0.00,5.19,
20.90759151,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.39,% Clocks,,,0.00,5.46,
20.90759151,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,<==
20.90759151,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.64,% Core_Clocks,,,0.00,5.19,
20.90759151,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.41,% Core_Clocks,,,0.00,5.2,
20.90759151,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
20.90759151,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
20.90759151,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
20.90759151,S0-C6,Frontend_Bound,29.99,% Slots,,,0.00,5.19,
20.90759151,S0-C6,Bad_Speculation,13.85,% Slots,,,0.00,5.19,
20.90759151,S0-C6,Backend_Bound,26.11,% Slots,,,0.00,5.19,
20.90759151,S0-C6,Frontend_Bound.Frontend_Latency,19.43,% Slots,,rs_events.empty_end,0.00,5.19,
20.90759151,S0-C6,Bad_Speculation.Branch_Mispredicts,13.66,% Slots,,br_misp_retired.all_branches,0.00,5.19,
20.90759151,S0-C6,Backend_Bound.Memory_Bound,17.04,% Slots,,,0.00,5.19,
20.90759151,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,<==
20.90759151,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
20.90759151,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
20.90759151,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
20.90759151,S0-C7,Frontend_Bound,28.11,% Slots,,,0.00,5.19,
20.90759151,S0-C7,Bad_Speculation,19.02,% Slots,,,0.00,5.19,
20.90759151,S0-C7,Backend_Bound,14.48,% Slots,,,0.00,5.19,
20.90759151,S0-C7,Retiring,33.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.46,
20.90759151,S0-C7,Frontend_Bound.Frontend_Latency,17.25,% Slots,,rs_events.empty_end,0.00,5.19,
20.90759151,S0-C7,Bad_Speculation.Branch_Mispredicts,18.86,% Slots,,br_misp_retired.all_branches,0.00,5.19,
20.90759151,S0-C7,Retiring.Microcode_Sequencer,1.62,% Slots,,idq.ms_uops,0.00,5.46,<==
20.90759151,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,
20.90759151,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.98,% Clocks,,idq.ms_switches,0.00,5.47,
20.90759151,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
20.90759151,S1-C0,Frontend_Bound,34.32,% Slots,,,0.00,5.19,
20.90759151,S1-C0,Bad_Speculation,11.95,% Slots,,,0.00,5.19,
20.90759151,S1-C0,Backend_Bound,21.63,% Slots,,,0.00,5.19,
20.90759151,S1-C0,Frontend_Bound.Frontend_Latency,23.03,% Slots,,rs_events.empty_end,0.00,5.19,
20.90759151,S1-C0,Bad_Speculation.Branch_Mispredicts,11.74,% Slots,,br_misp_retired.all_branches,0.00,5.19,
20.90759151,S1-C0,Backend_Bound.Memory_Bound,16.41,% Slots,,,0.00,5.19,
20.90759151,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,<==
20.90759151,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
20.90759151,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
20.90759151,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
20.90759151,S1-C1,Frontend_Bound,29.00,% Slots,,,0.00,5.2,
20.90759151,S1-C1,Bad_Speculation,10.69,% Slots,,,0.00,5.2,
20.90759151,S1-C1,Backend_Bound,30.62,% Slots,,,0.00,5.2,
20.90759151,S1-C1,Frontend_Bound.Frontend_Latency,22.91,% Slots,,rs_events.empty_end,0.00,5.19,
20.90759151,S1-C1,Bad_Speculation.Branch_Mispredicts,10.54,% Slots,,br_misp_retired.all_branches,0.00,5.19,
20.90759151,S1-C1,Backend_Bound.Memory_Bound,19.88,% Slots,,,0.00,5.19,
20.90759151,S1-C1,Backend_Bound.Core_Bound,10.75,% Slots,,,0.00,5.19,
20.90759151,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.04,% Clocks,,,0.00,5.47,
20.90759151,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,
20.90759151,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
20.90759151,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
20.90759151,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
20.90759151,S1-C2,Frontend_Bound,26.77,% Slots,,,0.00,5.2,
20.90759151,S1-C2,Bad_Speculation,12.92,% Slots,,,0.00,5.2,
20.90759151,S1-C2,Backend_Bound,28.17,% Slots,,,0.00,5.2,
20.90759151,S1-C2,Retiring,34.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.46,
20.90759151,S1-C2,Frontend_Bound.Frontend_Latency,22.86,% Slots,,rs_events.empty_end,0.00,5.19,
20.90759151,S1-C2,Bad_Speculation.Branch_Mispredicts,12.65,% Slots,,br_misp_retired.all_branches,0.00,5.2,
20.90759151,S1-C2,Backend_Bound.Memory_Bound,22.12,% Slots,,,0.00,5.19,
20.90759151,S1-C2,Retiring.Microcode_Sequencer,2.33,% Slots,,idq.ms_uops,0.00,5.46,<==
20.90759151,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.48,
20.90759151,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,
20.90759151,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.65,% Clocks,,idq.ms_switches,0.00,5.48,
20.90759151,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
20.90759151,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
20.90759151,S1-C3,Frontend_Bound,27.34,% Slots,,,0.00,5.18,
20.90759151,S1-C3,Bad_Speculation,14.43,% Slots,,,0.00,5.18,
20.90759151,S1-C3,Backend_Bound,26.82,% Slots,,,0.00,5.18,
20.90759151,S1-C3,Retiring,32.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.46,
20.90759151,S1-C3,Frontend_Bound.Frontend_Latency,20.10,% Slots,,rs_events.empty_end,0.00,5.18,
20.90759151,S1-C3,Bad_Speculation.Branch_Mispredicts,14.30,% Slots,,br_misp_retired.all_branches,0.00,5.18,
20.90759151,S1-C3,Backend_Bound.Memory_Bound,17.19,% Slots,,,0.00,5.18,
20.90759151,S1-C3,Retiring.Microcode_Sequencer,1.47,% Slots,,idq.ms_uops,0.00,5.46,<==
20.90759151,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.15,% Clocks,,,0.00,5.47,
20.90759151,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,
20.90759151,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.63,% Clocks,,idq.ms_switches,0.00,5.47,
20.90759151,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
20.90759151,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
20.90759151,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
20.90759151,S1-C4,Frontend_Bound,25.33,% Slots,,,0.00,5.19,
20.90759151,S1-C4,Bad_Speculation,15.43,% Slots,,,0.00,5.19,
20.90759151,S1-C4,Backend_Bound,22.13,% Slots,,,0.00,5.19,
20.90759151,S1-C4,Retiring,30.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.46,
20.90759151,S1-C4,Frontend_Bound.Frontend_Latency,19.65,% Slots,,rs_events.empty_end,0.00,5.19,
20.90759151,S1-C4,Bad_Speculation.Branch_Mispredicts,15.25,% Slots,,br_misp_retired.all_branches,0.00,5.19,
20.90759151,S1-C4,Backend_Bound.Memory_Bound,11.35,% Slots,,,0.00,5.19,
20.90759151,S1-C4,Backend_Bound.Core_Bound,10.78,% Slots,,,0.00,5.19,
20.90759151,S1-C4,Retiring.Microcode_Sequencer,2.61,% Slots,,idq.ms_uops,0.00,5.46,<==
20.90759151,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.31,% Clocks,,,0.00,5.47,
20.90759151,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,
20.90759151,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.34,% Clocks,,idq.ms_switches,0.00,5.47,
20.90759151,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
20.90759151,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
20.90759151,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
20.90759151,S1-C5,Frontend_Bound,28.98,% Slots,,,0.00,5.19,
20.90759151,S1-C5,Bad_Speculation,11.28,% Slots,,,0.00,5.19,
20.90759151,S1-C5,Backend_Bound,26.64,% Slots,,,0.00,5.19,
20.90759151,S1-C5,Retiring,35.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.46,
20.90759151,S1-C5,Frontend_Bound.Frontend_Latency,19.68,% Slots,,rs_events.empty_end,0.00,5.19,
20.90759151,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.77,% Slots,,,0.00,5.19,
20.90759151,S1-C5,Bad_Speculation.Branch_Mispredicts,11.16,% Slots,,br_misp_retired.all_branches,0.00,5.19,
20.90759151,S1-C5,Backend_Bound.Memory_Bound,15.26,% Slots,,,0.00,5.19,
20.90759151,S1-C5,Backend_Bound.Core_Bound,11.38,% Slots,,,0.00,5.19,
20.90759151,S1-C5,Retiring.Microcode_Sequencer,2.04,% Slots,,idq.ms_uops,0.00,5.46,<==
20.90759151,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,
20.90759151,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.22,% Clocks,,idq.ms_switches,0.00,5.47,
20.90759151,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.64,% Core_Clocks,,,0.00,5.19,
20.90759151,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
20.90759151,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.26,% Clocks,,,0.00,5.19,
20.90759151,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
20.90759151,S1-C6,Frontend_Bound,26.13,% Slots,,,0.00,5.19,
20.90759151,S1-C6,Bad_Speculation,12.00,% Slots,,,0.00,5.19,
20.90759151,S1-C6,Backend_Bound,27.66,% Slots,,,0.00,5.19,
20.90759151,S1-C6,Retiring,29.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.46,
20.90759151,S1-C6,Frontend_Bound.Frontend_Latency,19.47,% Slots,,rs_events.empty_end,0.00,5.19,
20.90759151,S1-C6,Bad_Speculation.Branch_Mispredicts,11.84,% Slots,,br_misp_retired.all_branches,0.00,5.19,
20.90759151,S1-C6,Backend_Bound.Memory_Bound,14.39,% Slots,,,0.00,5.19,
20.90759151,S1-C6,Backend_Bound.Core_Bound,13.27,% Slots,,,0.00,5.19,
20.90759151,S1-C6,Retiring.Microcode_Sequencer,2.72,% Slots,,idq.ms_uops,0.00,5.46,<==
20.90759151,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.54,% Clocks,,,0.00,5.47,
20.90759151,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,
20.90759151,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.44,% Clocks,,idq.ms_switches,0.00,5.47,
20.90759151,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
20.90759151,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
20.90759151,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.41,% Clocks,,,0.00,5.19,
20.90759151,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
20.90759151,S1-C7,Frontend_Bound,31.90,% Slots,,,0.00,5.19,
20.90759151,S1-C7,Bad_Speculation,12.58,% Slots,,,0.00,5.19,
20.90759151,S1-C7,Backend_Bound,24.14,% Slots,,,0.00,5.19,
20.90759151,S1-C7,Retiring,36.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.46,
20.90759151,S1-C7,Frontend_Bound.Frontend_Latency,26.44,% Slots,,rs_events.empty_end,0.00,5.19,
20.90759151,S1-C7,Bad_Speculation.Branch_Mispredicts,12.39,% Slots,,br_misp_retired.all_branches,0.00,5.19,
20.90759151,S1-C7,Backend_Bound.Memory_Bound,19.63,% Slots,,,0.00,5.19,
20.90759151,S1-C7,Retiring.Microcode_Sequencer,1.51,% Slots,,idq.ms_uops,0.00,5.46,<==
20.90759151,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.26,% Clocks,,,0.00,5.46,
20.90759151,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,
20.90759151,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.72,% Clocks,,idq.ms_switches,0.00,5.46,
20.90759151,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
20.90759151,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.22,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
20.90759151,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
20.90759151,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
20.90759151,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
20.90759151,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
20.90759151,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
20.90759151,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
20.90759151,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
20.90759151,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
20.90759151,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
20.90759151,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
20.90759151,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
20.90759151,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
20.90759151,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
20.90759151,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
20.90759151,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
20.90759151,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
20.90759151,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
22.477112688,S0-C0,Frontend_Bound,31.01,% Slots,,,0.00,5.11,
22.477112688,S0-C0,Bad_Speculation,10.35,% Slots,,,0.00,5.11,
22.477112688,S0-C0,Backend_Bound,35.12,% Slots,,,0.00,5.11,<==
22.477112688,S0-C0,Frontend_Bound.Frontend_Latency,25.48,% Slots,,rs_events.empty_end,0.00,5.11,
22.477112688,S0-C0,Bad_Speculation.Branch_Mispredicts,10.15,% Slots,,br_misp_retired.all_branches,0.00,5.11,
22.477112688,S0-C0,Backend_Bound.Memory_Bound,19.51,% Slots,,,0.00,5.11,
22.477112688,S0-C0,Backend_Bound.Core_Bound,15.61,% Slots,,,0.00,5.11,
22.477112688,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.61,% Clocks,,,0.00,5.1,
22.477112688,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
22.477112688,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
22.477112688,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
22.477112688,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
22.477112688,S0-C1,Frontend_Bound,30.43,% Slots,,,0.00,5.1,
22.477112688,S0-C1,Bad_Speculation,13.17,% Slots,,,0.00,5.1,
22.477112688,S0-C1,Backend_Bound,17.69,% Slots,,,0.00,5.1,
22.477112688,S0-C1,Frontend_Bound.Frontend_Latency,26.91,% Slots,,rs_events.empty_end,0.00,5.1,
22.477112688,S0-C1,Bad_Speculation.Branch_Mispredicts,12.99,% Slots,,br_misp_retired.all_branches,0.00,5.1,
22.477112688,S0-C1,Backend_Bound.Memory_Bound,12.23,% Slots,,,0.00,5.1,
22.477112688,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.42,% Clocks,,,0.00,5.11,
22.477112688,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
22.477112688,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
22.477112688,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
22.477112688,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
22.477112688,S0-C2,Frontend_Bound,29.38,% Slots,,,0.00,5.11,
22.477112688,S0-C2,Bad_Speculation,10.77,% Slots,,,0.00,5.1,
22.477112688,S0-C2,Backend_Bound,27.41,% Slots,,,0.00,5.1,
22.477112688,S0-C2,Frontend_Bound.Frontend_Latency,25.48,% Slots,,rs_events.empty_end,0.00,5.11,<==
22.477112688,S0-C2,Bad_Speculation.Branch_Mispredicts,10.66,% Slots,,br_misp_retired.all_branches,0.00,5.1,
22.477112688,S0-C2,Backend_Bound.Memory_Bound,16.38,% Slots,,,0.00,5.1,
22.477112688,S0-C2,Backend_Bound.Core_Bound,11.03,% Slots,,,0.00,5.1,
22.477112688,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.79,% Clocks,,,0.00,5.1,
22.477112688,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
22.477112688,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
22.477112688,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
22.477112688,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
22.477112688,S0-C3,Frontend_Bound,33.53,% Slots,,,0.00,5.1,
22.477112688,S0-C3,Bad_Speculation,12.10,% Slots,,,0.00,5.1,
22.477112688,S0-C3,Backend_Bound,24.55,% Slots,,,0.00,5.1,
22.477112688,S0-C3,Frontend_Bound.Frontend_Latency,23.73,% Slots,,rs_events.empty_end,0.00,5.1,<==
22.477112688,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.24,% Slots,,,0.00,5.1,
22.477112688,S0-C3,Bad_Speculation.Branch_Mispredicts,11.99,% Slots,,br_misp_retired.all_branches,0.00,5.1,
22.477112688,S0-C3,Backend_Bound.Memory_Bound,16.64,% Slots,,,0.00,5.1,
22.477112688,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.48,% Clocks,,,0.00,5.11,
22.477112688,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
22.477112688,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.01,% Core_Clocks,,,0.00,5.36,
22.477112688,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
22.477112688,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
22.477112688,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
22.477112688,S0-C4,Frontend_Bound,28.55,% Slots,,,0.00,5.11,
22.477112688,S0-C4,Bad_Speculation,14.92,% Slots,,,0.00,5.1,
22.477112688,S0-C4,Backend_Bound,19.74,% Slots,,,0.00,5.1,
22.477112688,S0-C4,Frontend_Bound.Frontend_Latency,25.48,% Slots,,rs_events.empty_end,0.00,5.11,
22.477112688,S0-C4,Bad_Speculation.Branch_Mispredicts,14.78,% Slots,,br_misp_retired.all_branches,0.00,5.1,
22.477112688,S0-C4,Backend_Bound.Memory_Bound,11.95,% Slots,,,0.00,5.1,
22.477112688,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.33,% Clocks,,,0.00,5.1,
22.477112688,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
22.477112688,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
22.477112688,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
22.477112688,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.27,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
22.477112688,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
22.477112688,S0-C5,Frontend_Bound,35.01,% Slots,,,0.00,5.1,
22.477112688,S0-C5,Bad_Speculation,11.45,% Slots,,,0.00,5.1,
22.477112688,S0-C5,Backend_Bound,15.37,% Slots,,,0.00,5.1,
22.477112688,S0-C5,Frontend_Bound.Frontend_Latency,24.62,% Slots,,rs_events.empty_end,0.00,5.1,<==
22.477112688,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.34,% Slots,,,0.00,5.1,
22.477112688,S0-C5,Bad_Speculation.Branch_Mispredicts,11.22,% Slots,,br_misp_retired.all_branches,0.00,5.1,
22.477112688,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.70,% Clocks,,,0.00,5.1,
22.477112688,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
22.477112688,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
22.477112688,S0-C6,Frontend_Bound,28.58,% Slots,,,0.00,5.1,
22.477112688,S0-C6,Bad_Speculation,11.65,% Slots,,,0.00,5.1,
22.477112688,S0-C6,Backend_Bound,27.41,% Slots,,,0.00,5.1,
22.477112688,S0-C6,Frontend_Bound.Frontend_Latency,22.20,% Slots,,rs_events.empty_end,0.00,5.1,
22.477112688,S0-C6,Bad_Speculation.Branch_Mispredicts,11.53,% Slots,,br_misp_retired.all_branches,0.00,5.1,
22.477112688,S0-C6,Backend_Bound.Memory_Bound,18.17,% Slots,,,0.00,5.1,
22.477112688,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.44,% Clocks,,,0.00,5.1,
22.477112688,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
22.477112688,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
22.477112688,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
22.477112688,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
22.477112688,S0-C7,Frontend_Bound,28.36,% Slots,,,0.00,5.28,
22.477112688,S0-C7,Backend_Bound,27.67,% Slots,,,0.00,5.28,
22.477112688,S0-C7,Frontend_Bound.Frontend_Latency,25.97,% Slots,,rs_events.empty_end,0.00,5.28,<==
22.477112688,S0-C7,Backend_Bound.Memory_Bound,25.75,% Slots,,,0.00,5.28,
22.477112688,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.68,% Clocks,,,0.00,5.1,
22.477112688,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
22.477112688,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
22.477112688,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
22.477112688,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
22.477112688,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
22.477112688,S1-C0,Frontend_Bound,39.70,% Slots,,,0.00,5.28,
22.477112688,S1-C0,Bad_Speculation,13.48,% Slots,,,0.00,5.28,
22.477112688,S1-C0,Backend_Bound,13.19,% Slots,,,0.00,5.28,
22.477112688,S1-C0,Frontend_Bound.Frontend_Latency,27.49,% Slots,,rs_events.empty_end,0.00,5.28,<==
22.477112688,S1-C0,Frontend_Bound.Frontend_Bandwidth,20.36,% Slots,,,0.00,5.11,
22.477112688,S1-C0,Bad_Speculation.Branch_Mispredicts,13.33,% Slots,,br_misp_retired.all_branches,0.00,5.28,
22.477112688,S1-C0,Backend_Bound.Memory_Bound,11.96,% Slots,,,0.00,5.28,
22.477112688,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.67,% Clocks,,,0.00,5.1,
22.477112688,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
22.477112688,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
22.477112688,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
22.477112688,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
22.477112688,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
22.477112688,S1-C1,Frontend_Bound,29.86,% Slots,,,0.00,5.35,
22.477112688,S1-C1,Bad_Speculation,11.80,% Slots,,,0.00,5.35,
22.477112688,S1-C1,Backend_Bound,18.18,% Slots,,,0.00,5.35,
22.477112688,S1-C1,Frontend_Bound.Frontend_Latency,22.77,% Slots,,rs_events.empty_end,0.00,5.35,<==
22.477112688,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.89,% Slots,,,0.00,5.1,
22.477112688,S1-C1,Bad_Speculation.Branch_Mispredicts,11.63,% Slots,,br_misp_retired.all_branches,0.00,5.35,
22.477112688,S1-C1,Backend_Bound.Memory_Bound,13.39,% Slots,,,0.00,5.35,
22.477112688,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.82,% Clocks,,,0.00,5.1,
22.477112688,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
22.477112688,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.81,% Core_Clocks,,,0.00,5.36,
22.477112688,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
22.477112688,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
22.477112688,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
22.477112688,S1-C2,Frontend_Bound,32.66,% Slots,,,0.00,5.36,<==
22.477112688,S1-C2,Bad_Speculation,15.79,% Slots,,,0.00,5.36,
22.477112688,S1-C2,Backend_Bound,20.89,% Slots,,,0.00,5.36,
22.477112688,S1-C2,Frontend_Bound.Frontend_Latency,20.00,% Slots,,rs_events.empty_end,0.00,5.36,
22.477112688,S1-C2,Frontend_Bound.Frontend_Bandwidth,16.68,% Slots,,,0.00,5.1,
22.477112688,S1-C2,Bad_Speculation.Branch_Mispredicts,15.62,% Slots,,br_misp_retired.all_branches,0.00,5.36,
22.477112688,S1-C2,Backend_Bound.Memory_Bound,14.47,% Slots,,,0.00,5.36,
22.477112688,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.80,% Clocks,,,0.00,5.1,
22.477112688,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
22.477112688,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.00,% Core_Clocks,,,0.00,5.36,
22.477112688,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
22.477112688,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
22.477112688,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
22.477112688,S1-C3,Frontend_Bound,38.48,% Slots,,,0.00,5.36,
22.477112688,S1-C3,Bad_Speculation,10.10,% Slots,,,0.00,5.36,
22.477112688,S1-C3,Backend_Bound,24.54,% Slots,,,0.00,5.36,
22.477112688,S1-C3,Frontend_Bound.Frontend_Latency,29.29,% Slots,,rs_events.empty_end,0.00,5.36,<==
22.477112688,S1-C3,Frontend_Bound.Frontend_Bandwidth,18.99,% Slots,,,0.00,5.11,
22.477112688,S1-C3,Bad_Speculation.Branch_Mispredicts,9.99,% Slots,,br_misp_retired.all_branches,0.00,5.35,
22.477112688,S1-C3,Backend_Bound.Memory_Bound,18.47,% Slots,,,0.00,5.36,
22.477112688,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.80,% Clocks,,,0.00,5.11,
22.477112688,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
22.477112688,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.89,% Core_Clocks,,,0.00,5.35,
22.477112688,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
22.477112688,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
22.477112688,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.94,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
22.477112688,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
22.477112688,S1-C4,Frontend_Bound,28.39,% Slots,,,0.00,5.36,
22.477112688,S1-C4,Bad_Speculation,12.65,% Slots,,,0.00,5.36,
22.477112688,S1-C4,Backend_Bound,22.36,% Slots,,,0.00,5.36,
22.477112688,S1-C4,Frontend_Bound.Frontend_Latency,24.38,% Slots,,rs_events.empty_end,0.00,5.36,<==
22.477112688,S1-C4,Bad_Speculation.Branch_Mispredicts,12.51,% Slots,,br_misp_retired.all_branches,0.00,5.36,
22.477112688,S1-C4,Backend_Bound.Memory_Bound,14.36,% Slots,,,0.00,5.35,
22.477112688,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.94,% Clocks,,,0.00,5.11,
22.477112688,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
22.477112688,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
22.477112688,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
22.477112688,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
22.477112688,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
22.477112688,S1-C5,Frontend_Bound,36.34,% Slots,,,0.00,5.36,
22.477112688,S1-C5,Backend_Bound,24.99,% Slots,,,0.00,5.36,
22.477112688,S1-C5,Frontend_Bound.Frontend_Latency,27.20,% Slots,,rs_events.empty_end,0.00,5.35,<==
22.477112688,S1-C5,Backend_Bound.Memory_Bound,17.17,% Slots,,,0.00,5.35,
22.477112688,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.02,% Clocks,,,0.00,5.1,
22.477112688,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
22.477112688,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
22.477112688,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
22.477112688,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.92,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
22.477112688,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
22.477112688,S1-C6,Frontend_Bound,32.86,% Slots,,,0.00,5.36,
22.477112688,S1-C6,Bad_Speculation,11.69,% Slots,,,0.00,5.36,
22.477112688,S1-C6,Backend_Bound,26.57,% Slots,,,0.00,5.36,
22.477112688,S1-C6,Frontend_Bound.Frontend_Latency,24.90,% Slots,,rs_events.empty_end,0.00,5.35,
22.477112688,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.57,% Slots,,,0.00,5.1,
22.477112688,S1-C6,Bad_Speculation.Branch_Mispredicts,11.57,% Slots,,br_misp_retired.all_branches,0.00,5.36,
22.477112688,S1-C6,Backend_Bound.Memory_Bound,20.05,% Slots,,,0.00,5.35,
22.477112688,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.04,% Clocks,,,0.00,5.11,
22.477112688,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
22.477112688,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.31,% Core_Clocks,,,0.00,5.35,
22.477112688,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
22.477112688,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
22.477112688,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
22.477112688,S1-C7,Frontend_Bound,33.78,% Slots,,,0.00,5.36,
22.477112688,S1-C7,Bad_Speculation,11.38,% Slots,,,0.00,5.36,
22.477112688,S1-C7,Backend_Bound,24.43,% Slots,,,0.00,5.36,
22.477112688,S1-C7,Frontend_Bound.Frontend_Latency,24.77,% Slots,,rs_events.empty_end,0.00,5.35,<==
22.477112688,S1-C7,Bad_Speculation.Branch_Mispredicts,11.21,% Slots,,br_misp_retired.all_branches,0.00,5.36,
22.477112688,S1-C7,Backend_Bound.Memory_Bound,16.88,% Slots,,,0.00,5.35,
22.477112688,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.42,% Clocks,,,0.00,5.11,
22.477112688,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
22.477112688,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
22.477112688,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
22.477112688,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.27,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
22.477112688,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
22.477112688,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
22.477112688,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
22.477112688,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
22.477112688,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
22.477112688,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
22.477112688,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
22.477112688,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
22.477112688,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
22.477112688,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
22.477112688,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
22.477112688,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
22.477112688,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
22.477112688,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
22.477112688,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
22.477112688,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
22.477112688,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
23.905354331,S0-C0,Frontend_Bound,43.46,% Slots,,,0.00,5.06,<==
23.905354331,S0-C0,Bad_Speculation,15.29,% Slots,,,0.00,5.06,
23.905354331,S0-C0,Backend_Bound,10.97,% Slots,,,0.00,5.06,
23.905354331,S0-C0,Frontend_Bound.Frontend_Latency,21.93,% Slots,,rs_events.empty_end,0.00,5.04,
23.905354331,S0-C0,Frontend_Bound.Frontend_Bandwidth,23.79,% Slots,,,0.00,5.06,
23.905354331,S0-C0,Bad_Speculation.Branch_Mispredicts,15.12,% Slots,,br_misp_retired.all_branches,0.00,5.06,
23.905354331,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.32,
23.905354331,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
23.905354331,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.84,% Core_Clocks,,,0.00,5.32,
23.905354331,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
23.905354331,S0-C1,Frontend_Bound,34.47,% Slots,,,0.00,5.07,
23.905354331,S0-C1,Bad_Speculation,12.22,% Slots,,,0.00,5.07,
23.905354331,S0-C1,Backend_Bound,31.06,% Slots,,,0.00,5.07,
23.905354331,S0-C1,Frontend_Bound.Frontend_Latency,38.64,% Slots,,rs_events.empty_end,0.00,5.04,
23.905354331,S0-C1,Bad_Speculation.Branch_Mispredicts,12.04,% Slots,,br_misp_retired.all_branches,0.00,5.07,
23.905354331,S0-C1,Backend_Bound.Memory_Bound,25.48,% Slots,,,0.00,5.04,
23.905354331,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.86,% Clocks,,,0.00,5.32,
23.905354331,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
23.905354331,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
23.905354331,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
23.905354331,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
23.905354331,S0-C2,Frontend_Bound,27.52,% Slots,,,0.00,5.07,
23.905354331,S0-C2,Bad_Speculation,17.41,% Slots,,,0.00,5.07,
23.905354331,S0-C2,Backend_Bound,27.26,% Slots,,,0.00,5.07,
23.905354331,S0-C2,Frontend_Bound.Frontend_Latency,30.44,% Slots,,rs_events.empty_end,0.00,5.04,
23.905354331,S0-C2,Bad_Speculation.Branch_Mispredicts,17.25,% Slots,,br_misp_retired.all_branches,0.00,5.07,
23.905354331,S0-C2,Backend_Bound.Memory_Bound,16.83,% Slots,,,0.00,5.04,
23.905354331,S0-C2,Backend_Bound.Core_Bound,10.42,% Slots,,,0.00,5.04,
23.905354331,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.54,% Clocks,,,0.00,5.31,
23.905354331,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
23.905354331,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
23.905354331,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
23.905354331,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
23.905354331,S0-C3,Bad_Speculation,11.20,% Slots,,,0.00,5.07,
23.905354331,S0-C3,Bad_Speculation.Branch_Mispredicts,11.09,% Slots,,br_misp_retired.all_branches,0.00,5.07,
23.905354331,S0-C3,Backend_Bound,52.56,% Slots,,,0.00,5.07,
23.905354331,S0-C3,Backend_Bound.Memory_Bound,33.04,% Slots,,,0.00,5.03,<==
23.905354331,S0-C3,Backend_Bound.Core_Bound,19.52,% Slots,,,0.00,5.03,
23.905354331,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
23.905354331,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
23.905354331,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.31,% Clocks,,,0.00,5.04,
23.905354331,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
23.905354331,S0-C4,Frontend_Bound,26.24,% Slots,,,0.00,5.06,
23.905354331,S0-C4,Bad_Speculation,12.02,% Slots,,,0.00,5.06,
23.905354331,S0-C4,Backend_Bound,43.64,% Slots,,,0.00,5.06,<==
23.905354331,S0-C4,Frontend_Bound.Frontend_Latency,29.66,% Slots,,rs_events.empty_end,0.00,5.04,
23.905354331,S0-C4,Bad_Speculation.Branch_Mispredicts,11.89,% Slots,,br_misp_retired.all_branches,0.00,5.06,
23.905354331,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.91,% Clocks,,,0.00,5.31,
23.905354331,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
23.905354331,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
23.905354331,S0-C5,Frontend_Bound,34.79,% Slots,,,0.00,5.07,<==
23.905354331,S0-C5,Bad_Speculation,13.14,% Slots,,,0.00,5.07,
23.905354331,S0-C5,Backend_Bound,14.44,% Slots,,,0.00,5.07,
23.905354331,S0-C5,Frontend_Bound.Frontend_Latency,19.86,% Slots,,rs_events.empty_end,0.00,5.04,
23.905354331,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.29,% Slots,,,0.00,5.08,
23.905354331,S0-C5,Bad_Speculation.Branch_Mispredicts,12.84,% Slots,,br_misp_retired.all_branches,0.00,5.07,
23.905354331,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.94,% Clocks,,,0.00,5.32,
23.905354331,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
23.905354331,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
23.905354331,S0-C6,Frontend_Bound,30.85,% Slots,,,0.00,5.07,
23.905354331,S0-C6,Bad_Speculation,19.01,% Slots,,,0.00,5.07,
23.905354331,S0-C6,Frontend_Bound.Frontend_Latency,24.72,% Slots,,rs_events.empty_end,0.00,5.04,
23.905354331,S0-C6,Frontend_Bound.Frontend_Bandwidth,17.62,% Slots,,,0.00,5.08,
23.905354331,S0-C6,Bad_Speculation.Branch_Mispredicts,18.82,% Slots,,br_misp_retired.all_branches,0.00,5.07,
23.905354331,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.16,% Clocks,,,0.00,5.32,
23.905354331,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
23.905354331,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.82,% Core_Clocks,,,0.00,5.32,
23.905354331,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
23.905354331,S0-C7,Frontend_Bound,33.48,% Slots,,,0.00,5.07,
23.905354331,S0-C7,Bad_Speculation,14.93,% Slots,,,0.00,5.07,
23.905354331,S0-C7,Backend_Bound,17.05,% Slots,,,0.00,5.07,
23.905354331,S0-C7,Frontend_Bound.Frontend_Latency,25.94,% Slots,,rs_events.empty_end,0.00,5.04,
23.905354331,S0-C7,Bad_Speculation.Branch_Mispredicts,14.74,% Slots,,br_misp_retired.all_branches,0.00,5.07,
23.905354331,S0-C7,Backend_Bound.Core_Bound,10.17,% Slots,,,0.00,5.04,
23.905354331,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.49,% Clocks,,,0.00,5.32,
23.905354331,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
23.905354331,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
23.905354331,S1-C0,Frontend_Bound,32.70,% Slots,,,0.00,5.07,
23.905354331,S1-C0,Bad_Speculation,20.08,% Slots,,,0.00,5.07,
23.905354331,S1-C0,Frontend_Bound.Frontend_Latency,23.14,% Slots,,rs_events.empty_end,0.00,5.04,
23.905354331,S1-C0,Bad_Speculation.Branch_Mispredicts,19.88,% Slots,,br_misp_retired.all_branches,0.00,5.07,
23.905354331,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.37,% Clocks,,,0.00,5.32,
23.905354331,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
23.905354331,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
23.905354331,S1-C1,Frontend_Bound,31.22,% Slots,,,0.00,5.06,
23.905354331,S1-C1,Bad_Speculation,16.64,% Slots,,,0.00,5.06,
23.905354331,S1-C1,Backend_Bound,21.80,% Slots,,,0.00,5.06,
23.905354331,S1-C1,Frontend_Bound.Frontend_Latency,19.64,% Slots,,rs_events.empty_end,0.00,5.03,
23.905354331,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.83,% Slots,,,0.00,5.07,
23.905354331,S1-C1,Bad_Speculation.Branch_Mispredicts,16.49,% Slots,,br_misp_retired.all_branches,0.00,5.06,
23.905354331,S1-C1,Backend_Bound.Core_Bound,13.92,% Slots,,,0.00,5.03,
23.905354331,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.32,
23.905354331,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
23.905354331,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.77,% Core_Clocks,,,0.00,5.32,
23.905354331,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.73,% Core_Clocks,,,0.00,5.04,
23.905354331,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.93,% Clocks,,,0.00,5.04,
23.905354331,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
23.905354331,S1-C2,Frontend_Bound,31.79,% Slots,,,0.00,5.06,
23.905354331,S1-C2,Bad_Speculation,12.26,% Slots,,,0.00,5.06,
23.905354331,S1-C2,Backend_Bound,26.56,% Slots,,,0.00,5.06,
23.905354331,S1-C2,Frontend_Bound.Frontend_Latency,24.74,% Slots,,rs_events.empty_end,0.00,5.04,
23.905354331,S1-C2,Bad_Speculation.Branch_Mispredicts,12.11,% Slots,,br_misp_retired.all_branches,0.00,5.06,
23.905354331,S1-C2,Backend_Bound.Memory_Bound,15.33,% Slots,,,0.00,5.04,
23.905354331,S1-C2,Backend_Bound.Core_Bound,11.23,% Slots,,,0.00,5.04,
23.905354331,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.28,% Clocks,,,0.00,5.32,
23.905354331,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
23.905354331,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
23.905354331,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
23.905354331,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
23.905354331,S1-C3,Frontend_Bound,37.13,% Slots,,,0.00,5.07,
23.905354331,S1-C3,Bad_Speculation,14.93,% Slots,,,0.00,5.07,
23.905354331,S1-C3,Backend_Bound,14.98,% Slots,,,0.00,5.07,
23.905354331,S1-C3,Frontend_Bound.Frontend_Latency,24.32,% Slots,,rs_events.empty_end,0.00,5.05,
23.905354331,S1-C3,Bad_Speculation.Branch_Mispredicts,14.77,% Slots,,br_misp_retired.all_branches,0.00,5.07,
23.905354331,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.23,% Clocks,,,0.00,5.32,
23.905354331,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
23.905354331,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
23.905354331,S1-C4,Frontend_Bound,36.80,% Slots,,,0.00,5.06,
23.905354331,S1-C4,Bad_Speculation,17.15,% Slots,,,0.00,5.06,
23.905354331,S1-C4,Backend_Bound,21.61,% Slots,,,0.00,5.06,
23.905354331,S1-C4,Frontend_Bound.Frontend_Latency,19.17,% Slots,,rs_events.empty_end,0.00,5.04,
23.905354331,S1-C4,Bad_Speculation.Branch_Mispredicts,16.98,% Slots,,br_misp_retired.all_branches,0.00,5.06,
23.905354331,S1-C4,Backend_Bound.Core_Bound,13.30,% Slots,,,0.00,5.04,
23.905354331,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.41,% Clocks,,,0.00,5.32,
23.905354331,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
23.905354331,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
23.905354331,S1-C5,Frontend_Bound,32.12,% Slots,,,0.00,5.07,
23.905354331,S1-C5,Bad_Speculation,18.09,% Slots,,,0.00,5.07,
23.905354331,S1-C5,Backend_Bound,15.35,% Slots,,,0.00,5.07,
23.905354331,S1-C5,Frontend_Bound.Frontend_Latency,26.64,% Slots,,rs_events.empty_end,0.00,5.04,
23.905354331,S1-C5,Bad_Speculation.Branch_Mispredicts,17.80,% Slots,,br_misp_retired.all_branches,0.00,5.07,
23.905354331,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.89,% Clocks,,,0.00,5.32,
23.905354331,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
23.905354331,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
23.905354331,S1-C6,Frontend_Bound,30.53,% Slots,,,0.00,5.07,<==
23.905354331,S1-C6,Bad_Speculation,20.42,% Slots,,,0.00,5.07,
23.905354331,S1-C6,Backend_Bound,15.93,% Slots,,,0.00,5.07,
23.905354331,S1-C6,Frontend_Bound.Frontend_Latency,15.55,% Slots,,rs_events.empty_end,0.00,5.04,
23.905354331,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.40,% Slots,,,0.00,5.07,
23.905354331,S1-C6,Bad_Speculation.Branch_Mispredicts,20.09,% Slots,,br_misp_retired.all_branches,0.00,5.07,
23.905354331,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.32,
23.905354331,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
23.905354331,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.55,% Core_Clocks,,,0.00,5.32,
23.905354331,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
23.905354331,S1-C7,Frontend_Bound,37.14,% Slots,,,0.00,5.06,
23.905354331,S1-C7,Bad_Speculation,14.36,% Slots,,,0.00,5.06,
23.905354331,S1-C7,Backend_Bound,23.28,% Slots,,,0.00,5.06,
23.905354331,S1-C7,Frontend_Bound.Frontend_Latency,22.21,% Slots,,rs_events.empty_end,0.00,5.04,
23.905354331,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.27,% Slots,,,0.00,5.07,
23.905354331,S1-C7,Bad_Speculation.Branch_Mispredicts,14.21,% Slots,,br_misp_retired.all_branches,0.00,5.06,
23.905354331,S1-C7,Backend_Bound.Memory_Bound,12.70,% Slots,,,0.00,5.04,
23.905354331,S1-C7,Backend_Bound.Core_Bound,10.58,% Slots,,,0.00,5.04,
23.905354331,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.71,% Clocks,,,0.00,5.32,
23.905354331,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
23.905354331,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.33,% Core_Clocks,,,0.00,5.32,
23.905354331,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.49,% Core_Clocks,,,0.00,5.03,
23.905354331,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
23.905354331,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
23.905354331,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.38,% Clocks,,,0.00,5.05,
23.905354331,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
23.905354331,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
23.905354331,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
23.905354331,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
23.905354331,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
23.905354331,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
23.905354331,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
23.905354331,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
23.905354331,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
23.905354331,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
23.905354331,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
23.905354331,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
23.905354331,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
23.905354331,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
23.905354331,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
23.905354331,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
23.905354331,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
25.436985761,S0-C0,Frontend_Bound,28.98,% Slots,,,0.00,5.23,
25.436985761,S0-C0,Bad_Speculation,11.72,% Slots,,,0.00,5.23,
25.436985761,S0-C0,Backend_Bound,28.97,% Slots,,,0.00,5.23,
25.436985761,S0-C0,Frontend_Bound.Frontend_Latency,21.28,% Slots,,rs_events.empty_end,0.00,5.23,
25.436985761,S0-C0,Bad_Speculation.Branch_Mispredicts,11.54,% Slots,,br_misp_retired.all_branches,0.00,5.23,
25.436985761,S0-C0,Backend_Bound.Memory_Bound,17.52,% Slots,,,0.00,5.23,
25.436985761,S0-C0,Backend_Bound.Core_Bound,11.45,% Slots,,,0.00,5.23,
25.436985761,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.61,% Clocks,,,0.00,5.23,
25.436985761,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
25.436985761,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
25.436985761,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
25.436985761,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
25.436985761,S0-C1,Frontend_Bound,34.17,% Slots,,,0.00,5.23,
25.436985761,S0-C1,Bad_Speculation,15.34,% Slots,,,0.00,5.23,
25.436985761,S0-C1,Backend_Bound,14.66,% Slots,,,0.00,5.23,
25.436985761,S0-C1,Frontend_Bound.Frontend_Latency,18.71,% Slots,,rs_events.empty_end,0.00,5.23,
25.436985761,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.08,% Slots,,,0.00,5.23,
25.436985761,S0-C1,Bad_Speculation.Branch_Mispredicts,15.13,% Slots,,br_misp_retired.all_branches,0.00,5.23,
25.436985761,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
25.436985761,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
25.436985761,S0-C2,Frontend_Bound,31.67,% Slots,,,0.00,5.23,
25.436985761,S0-C2,Bad_Speculation,20.54,% Slots,,,0.00,5.23,
25.436985761,S0-C2,Frontend_Bound.Frontend_Latency,18.23,% Slots,,rs_events.empty_end,0.00,5.23,
25.436985761,S0-C2,Bad_Speculation.Branch_Mispredicts,20.34,% Slots,,br_misp_retired.all_branches,0.00,5.23,
25.436985761,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
25.436985761,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
25.436985761,S0-C3,Frontend_Bound,28.35,% Slots,,,0.00,5.23,
25.436985761,S0-C3,Bad_Speculation,15.44,% Slots,,,0.00,5.23,
25.436985761,S0-C3,Backend_Bound,22.04,% Slots,,,0.00,5.23,
25.436985761,S0-C3,Frontend_Bound.Frontend_Latency,23.27,% Slots,,rs_events.empty_end,0.00,5.23,
25.436985761,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.68,% Slots,,,0.00,5.23,
25.436985761,S0-C3,Bad_Speculation.Branch_Mispredicts,15.27,% Slots,,br_misp_retired.all_branches,0.00,5.23,
25.436985761,S0-C3,Backend_Bound.Memory_Bound,15.21,% Slots,,,0.00,5.23,
25.436985761,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.15,% Clocks,,,0.00,5.23,
25.436985761,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
25.436985761,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.69,% Core_Clocks,,,0.00,5.23,
25.436985761,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
25.436985761,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
25.436985761,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
25.436985761,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
25.436985761,S0-C4,Frontend_Bound,29.54,% Slots,,,0.00,5.23,
25.436985761,S0-C4,Bad_Speculation,14.30,% Slots,,,0.00,5.23,
25.436985761,S0-C4,Backend_Bound,26.94,% Slots,,,0.00,5.23,
25.436985761,S0-C4,Frontend_Bound.Frontend_Latency,20.93,% Slots,,rs_events.empty_end,0.00,5.23,
25.436985761,S0-C4,Bad_Speculation.Branch_Mispredicts,14.13,% Slots,,br_misp_retired.all_branches,0.00,5.23,
25.436985761,S0-C4,Backend_Bound.Memory_Bound,17.49,% Slots,,,0.00,5.23,
25.436985761,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
25.436985761,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
25.436985761,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
25.436985761,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
25.436985761,S0-C5,Frontend_Bound,31.05,% Slots,,,0.00,5.23,
25.436985761,S0-C5,Bad_Speculation,11.12,% Slots,,,0.00,5.23,
25.436985761,S0-C5,Backend_Bound,26.07,% Slots,,,0.00,5.23,
25.436985761,S0-C5,Frontend_Bound.Frontend_Latency,21.41,% Slots,,rs_events.empty_end,0.00,5.23,
25.436985761,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.06,% Slots,,,0.00,5.23,
25.436985761,S0-C5,Bad_Speculation.Branch_Mispredicts,10.91,% Slots,,br_misp_retired.all_branches,0.00,5.23,
25.436985761,S0-C5,Backend_Bound.Memory_Bound,18.35,% Slots,,,0.00,5.23,
25.436985761,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.97,% Clocks,,,0.00,5.23,
25.436985761,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
25.436985761,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.49,% Core_Clocks,,,0.00,5.23,
25.436985761,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
25.436985761,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
25.436985761,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
25.436985761,S0-C6,Frontend_Bound,33.37,% Slots,,,0.00,5.23,
25.436985761,S0-C6,Bad_Speculation,14.34,% Slots,,,0.00,5.23,
25.436985761,S0-C6,Backend_Bound,21.44,% Slots,,,0.00,5.23,
25.436985761,S0-C6,Frontend_Bound.Frontend_Latency,19.78,% Slots,,rs_events.empty_end,0.00,5.23,
25.436985761,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.62,% Slots,,,0.00,5.23,
25.436985761,S0-C6,Bad_Speculation.Branch_Mispredicts,14.19,% Slots,,br_misp_retired.all_branches,0.00,5.22,
25.436985761,S0-C6,Backend_Bound.Memory_Bound,15.24,% Slots,,,0.00,5.23,
25.436985761,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
25.436985761,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.84,% Core_Clocks,,,0.00,5.23,
25.436985761,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.59,% Core_Clocks,,,0.00,5.48,
25.436985761,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
25.436985761,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
25.436985761,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
25.436985761,S0-C7,Frontend_Bound,29.96,% Slots,,,0.00,5.23,
25.436985761,S0-C7,Bad_Speculation,16.15,% Slots,,,0.00,5.23,
25.436985761,S0-C7,Backend_Bound,23.49,% Slots,,,0.00,5.23,
25.436985761,S0-C7,Frontend_Bound.Frontend_Latency,21.81,% Slots,,rs_events.empty_end,0.00,5.23,
25.436985761,S0-C7,Bad_Speculation.Branch_Mispredicts,15.98,% Slots,,br_misp_retired.all_branches,0.00,5.23,
25.436985761,S0-C7,Backend_Bound.Memory_Bound,13.84,% Slots,,,0.00,5.22,
25.436985761,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
25.436985761,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
25.436985761,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
25.436985761,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
25.436985761,S1-C0,Frontend_Bound,32.54,% Slots,,,0.00,5.23,
25.436985761,S1-C0,Bad_Speculation,16.58,% Slots,,,0.00,5.23,
25.436985761,S1-C0,Backend_Bound,14.44,% Slots,,,0.00,5.23,
25.436985761,S1-C0,Frontend_Bound.Frontend_Latency,20.61,% Slots,,rs_events.empty_end,0.00,5.23,
25.436985761,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.39,% Slots,,,0.00,5.22,
25.436985761,S1-C0,Bad_Speculation.Branch_Mispredicts,16.42,% Slots,,br_misp_retired.all_branches,0.00,5.23,
25.436985761,S1-C0,Backend_Bound.Memory_Bound,14.95,% Slots,,,0.00,5.22,
25.436985761,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
25.436985761,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.60,% Core_Clocks,,,0.00,5.48,
25.436985761,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
25.436985761,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
25.436985761,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
25.436985761,S1-C1,Frontend_Bound,26.43,% Slots,,,0.00,5.45,
25.436985761,S1-C1,Bad_Speculation,14.59,% Slots,,,0.00,5.43,
25.436985761,S1-C1,Backend_Bound,23.86,% Slots,,,0.00,5.43,
25.436985761,S1-C1,Frontend_Bound.Frontend_Latency,20.61,% Slots,,rs_events.empty_end,0.00,5.46,
25.436985761,S1-C1,Bad_Speculation.Branch_Mispredicts,14.44,% Slots,,br_misp_retired.all_branches,0.00,5.23,
25.436985761,S1-C1,Backend_Bound.Memory_Bound,18.30,% Slots,,,0.00,5.22,
25.436985761,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.15,% Clocks,,,0.00,5.23,
25.436985761,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
25.436985761,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
25.436985761,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
25.436985761,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
25.436985761,S1-C2,Frontend_Bound,27.61,% Slots,,,0.00,5.45,
25.436985761,S1-C2,Bad_Speculation,11.24,% Slots,,,0.00,5.43,
25.436985761,S1-C2,Backend_Bound,31.24,% Slots,,,0.00,5.43,
25.436985761,S1-C2,Frontend_Bound.Frontend_Latency,22.95,% Slots,,rs_events.empty_end,0.00,5.45,
25.436985761,S1-C2,Bad_Speculation.Branch_Mispredicts,11.09,% Slots,,br_misp_retired.all_branches,0.00,5.22,
25.436985761,S1-C2,Backend_Bound.Memory_Bound,35.50,% Slots,,,0.00,5.23,<==
25.436985761,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.23,
25.436985761,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
25.436985761,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
25.436985761,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
25.436985761,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
25.436985761,S1-C3,Frontend_Bound,28.14,% Slots,,,0.00,5.45,
25.436985761,S1-C3,Bad_Speculation,12.64,% Slots,,,0.00,5.43,
25.436985761,S1-C3,Backend_Bound,26.72,% Slots,,,0.00,5.43,
25.436985761,S1-C3,Frontend_Bound.Frontend_Latency,22.41,% Slots,,rs_events.empty_end,0.00,5.45,
25.436985761,S1-C3,Bad_Speculation.Branch_Mispredicts,12.47,% Slots,,br_misp_retired.all_branches,0.00,5.23,
25.436985761,S1-C3,Backend_Bound.Memory_Bound,30.48,% Slots,,,0.00,5.22,
25.436985761,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.56,% Clocks,,,0.00,5.23,
25.436985761,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
25.436985761,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
25.436985761,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
25.436985761,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
25.436985761,S1-C4,Frontend_Bound,30.21,% Slots,,,0.00,5.45,
25.436985761,S1-C4,Bad_Speculation,13.37,% Slots,,,0.00,5.43,
25.436985761,S1-C4,Backend_Bound,25.98,% Slots,,,0.00,5.43,
25.436985761,S1-C4,Retiring,34.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
25.436985761,S1-C4,Frontend_Bound.Frontend_Latency,24.70,% Slots,,rs_events.empty_end,0.00,5.45,
25.436985761,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.05,% Slots,,,0.00,5.23,
25.436985761,S1-C4,Bad_Speculation.Branch_Mispredicts,13.17,% Slots,,br_misp_retired.all_branches,0.00,5.23,
25.436985761,S1-C4,Backend_Bound.Memory_Bound,28.53,% Slots,,,0.00,5.22,
25.436985761,S1-C4,Retiring.Microcode_Sequencer,2.71,% Slots,,idq.ms_uops,0.00,5.22,<==
25.436985761,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.04,% Clocks,,,0.00,5.23,
25.436985761,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
25.436985761,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.52,% Clocks,,idq.ms_switches,0.00,5.23,
25.436985761,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.57,% Core_Clocks,,,0.00,5.23,
25.436985761,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.58,% Core_Clocks,,,0.00,5.29,
25.436985761,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
25.436985761,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
25.436985761,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
25.436985761,S1-C5,Frontend_Bound,29.18,% Slots,,,0.00,5.45,
25.436985761,S1-C5,Bad_Speculation,13.24,% Slots,,,0.00,5.43,
25.436985761,S1-C5,Backend_Bound,23.87,% Slots,,,0.00,5.43,
25.436985761,S1-C5,Frontend_Bound.Frontend_Latency,22.50,% Slots,,rs_events.empty_end,0.00,5.45,
25.436985761,S1-C5,Bad_Speculation.Branch_Mispredicts,13.10,% Slots,,br_misp_retired.all_branches,0.00,5.22,
25.436985761,S1-C5,Backend_Bound.Memory_Bound,20.84,% Slots,,,0.00,5.23,
25.436985761,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
25.436985761,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
25.436985761,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
25.436985761,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
25.436985761,S1-C6,Frontend_Bound,29.62,% Slots,,,0.00,5.45,
25.436985761,S1-C6,Bad_Speculation,15.64,% Slots,,,0.00,5.43,
25.436985761,S1-C6,Backend_Bound,19.44,% Slots,,,0.00,5.43,
25.436985761,S1-C6,Frontend_Bound.Frontend_Latency,20.32,% Slots,,rs_events.empty_end,0.00,5.45,
25.436985761,S1-C6,Bad_Speculation.Branch_Mispredicts,15.48,% Slots,,br_misp_retired.all_branches,0.00,5.23,
25.436985761,S1-C6,Backend_Bound.Memory_Bound,13.52,% Slots,,,0.00,5.23,
25.436985761,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
25.436985761,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
25.436985761,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
25.436985761,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
25.436985761,S1-C7,Frontend_Bound,31.74,% Slots,,,0.00,5.45,
25.436985761,S1-C7,Bad_Speculation,15.39,% Slots,,,0.00,5.43,
25.436985761,S1-C7,Backend_Bound,20.41,% Slots,,,0.00,5.43,
25.436985761,S1-C7,Frontend_Bound.Frontend_Latency,22.91,% Slots,,rs_events.empty_end,0.00,5.45,
25.436985761,S1-C7,Bad_Speculation.Branch_Mispredicts,15.20,% Slots,,br_misp_retired.all_branches,0.00,5.23,
25.436985761,S1-C7,Backend_Bound.Memory_Bound,13.60,% Slots,,,0.00,5.23,
25.436985761,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.23,
25.436985761,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
25.436985761,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
25.436985761,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.00,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
25.436985761,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
25.436985761,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
25.436985761,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
25.436985761,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
25.436985761,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
25.436985761,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
25.436985761,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
25.436985761,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
25.436985761,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
25.436985761,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
25.436985761,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
25.436985761,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
25.436985761,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
25.436985761,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
25.436985761,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
25.436985761,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
25.436985761,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
27.01271352,S0-C0,Frontend_Bound,28.80,% Slots,,,0.00,5.07,
27.01271352,S0-C0,Bad_Speculation,12.05,% Slots,,,0.00,5.07,
27.01271352,S0-C0,Backend_Bound,26.13,% Slots,,,0.00,5.07,
27.01271352,S0-C0,Frontend_Bound.Frontend_Latency,24.68,% Slots,,rs_events.empty_end,0.00,5.07,
27.01271352,S0-C0,Bad_Speculation.Branch_Mispredicts,11.86,% Slots,,br_misp_retired.all_branches,0.00,5.07,
27.01271352,S0-C0,Backend_Bound.Memory_Bound,27.64,% Slots,,,0.00,5.07,
27.01271352,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.02,% Clocks,,,0.00,5.32,
27.01271352,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
27.01271352,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
27.01271352,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
27.01271352,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
27.01271352,S0-C1,Frontend_Bound,28.33,% Slots,,,0.00,5.06,
27.01271352,S0-C1,Bad_Speculation,10.85,% Slots,,,0.00,5.06,
27.01271352,S0-C1,Backend_Bound,27.77,% Slots,,,0.00,5.06,
27.01271352,S0-C1,Frontend_Bound.Frontend_Latency,21.66,% Slots,,rs_events.empty_end,0.00,5.06,<==
27.01271352,S0-C1,Bad_Speculation.Branch_Mispredicts,10.70,% Slots,,br_misp_retired.all_branches,0.00,5.06,
27.01271352,S0-C1,Backend_Bound.Memory_Bound,18.48,% Slots,,,0.00,5.06,
27.01271352,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.51,% Clocks,,,0.00,5.33,
27.01271352,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
27.01271352,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
27.01271352,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
27.01271352,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
27.01271352,S0-C2,Frontend_Bound,27.48,% Slots,,,0.00,5.07,
27.01271352,S0-C2,Bad_Speculation,14.70,% Slots,,,0.00,5.07,
27.01271352,S0-C2,Backend_Bound,22.43,% Slots,,,0.00,5.07,
27.01271352,S0-C2,Frontend_Bound.Frontend_Latency,21.99,% Slots,,rs_events.empty_end,0.00,5.07,
27.01271352,S0-C2,Bad_Speculation.Branch_Mispredicts,14.52,% Slots,,br_misp_retired.all_branches,0.00,5.07,
27.01271352,S0-C2,Backend_Bound.Memory_Bound,13.91,% Slots,,,0.00,5.07,
27.01271352,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.97,% Clocks,,,0.00,5.33,
27.01271352,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
27.01271352,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
27.01271352,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
27.01271352,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
27.01271352,S0-C3,Frontend_Bound,32.05,% Slots,,,0.00,5.07,<==
27.01271352,S0-C3,Bad_Speculation,12.85,% Slots,,,0.00,5.07,
27.01271352,S0-C3,Backend_Bound,19.79,% Slots,,,0.00,5.07,
27.01271352,S0-C3,Frontend_Bound.Frontend_Latency,18.66,% Slots,,rs_events.empty_end,0.00,5.07,
27.01271352,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.82,% Slots,,,0.00,5.07,
27.01271352,S0-C3,Bad_Speculation.Branch_Mispredicts,12.72,% Slots,,br_misp_retired.all_branches,0.00,5.07,
27.01271352,S0-C3,Backend_Bound.Memory_Bound,11.53,% Slots,,,0.00,5.07,
27.01271352,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.83,% Clocks,,,0.00,5.32,
27.01271352,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
27.01271352,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.41,% Core_Clocks,,,0.00,5.33,
27.01271352,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.49,% Core_Clocks,,,0.00,5.07,
27.01271352,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
27.01271352,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
27.01271352,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
27.01271352,S0-C4,Frontend_Bound,24.28,% Slots,,,0.00,5.07,
27.01271352,S0-C4,Backend_Bound,36.79,% Slots,,,0.00,5.07,
27.01271352,S0-C4,Frontend_Bound.Frontend_Latency,24.49,% Slots,,rs_events.empty_end,0.00,5.07,
27.01271352,S0-C4,Backend_Bound.Memory_Bound,26.54,% Slots,,,0.00,5.07,<==
27.01271352,S0-C4,Backend_Bound.Core_Bound,10.26,% Slots,,,0.00,5.07,
27.01271352,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.07,% Clocks,,,0.00,5.34,
27.01271352,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
27.01271352,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
27.01271352,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
27.01271352,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
27.01271352,S0-C5,Frontend_Bound,35.24,% Slots,,,0.00,5.06,<==
27.01271352,S0-C5,Bad_Speculation,12.93,% Slots,,,0.00,5.06,
27.01271352,S0-C5,Backend_Bound,14.33,% Slots,,,0.00,5.06,
27.01271352,S0-C5,Frontend_Bound.Frontend_Latency,17.66,% Slots,,rs_events.empty_end,0.00,5.06,
27.01271352,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.99,% Slots,,,0.00,5.06,
27.01271352,S0-C5,Bad_Speculation.Branch_Mispredicts,12.59,% Slots,,br_misp_retired.all_branches,0.00,5.06,
27.01271352,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.33,
27.01271352,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
27.01271352,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
27.01271352,S0-C6,Frontend_Bound,27.09,% Slots,,,0.00,5.07,
27.01271352,S0-C6,Bad_Speculation,11.04,% Slots,,,0.00,5.07,
27.01271352,S0-C6,Backend_Bound,34.46,% Slots,,,0.00,5.07,
27.01271352,S0-C6,Frontend_Bound.Frontend_Latency,24.64,% Slots,,rs_events.empty_end,0.00,5.07,
27.01271352,S0-C6,Bad_Speculation.Branch_Mispredicts,10.91,% Slots,,br_misp_retired.all_branches,0.00,5.07,
27.01271352,S0-C6,Backend_Bound.Memory_Bound,64.00,% Slots,,,0.00,5.07,
27.01271352,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.20,% Clocks,,,0.00,5.33,
27.01271352,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
27.01271352,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
27.01271352,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
27.01271352,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
27.01271352,S0-C7,Frontend_Bound,30.92,% Slots,,,0.00,5.07,
27.01271352,S0-C7,Bad_Speculation,12.09,% Slots,,,0.00,5.07,
27.01271352,S0-C7,Backend_Bound,22.29,% Slots,,,0.00,5.07,
27.01271352,S0-C7,Frontend_Bound.Frontend_Latency,22.21,% Slots,,rs_events.empty_end,0.00,5.07,<==
27.01271352,S0-C7,Bad_Speculation.Branch_Mispredicts,11.93,% Slots,,br_misp_retired.all_branches,0.00,5.07,
27.01271352,S0-C7,Backend_Bound.Memory_Bound,15.39,% Slots,,,0.00,5.07,
27.01271352,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.04,% Clocks,,,0.00,5.32,
27.01271352,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
27.01271352,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
27.01271352,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
27.01271352,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
27.01271352,S1-C0,Frontend_Bound,33.58,% Slots,,,0.00,5.07,
27.01271352,S1-C0,Backend_Bound,27.66,% Slots,,,0.00,5.07,
27.01271352,S1-C0,Frontend_Bound.Frontend_Latency,29.70,% Slots,,rs_events.empty_end,0.00,5.07,<==
27.01271352,S1-C0,Backend_Bound.Memory_Bound,16.83,% Slots,,,0.00,5.07,
27.01271352,S1-C0,Backend_Bound.Core_Bound,10.82,% Slots,,,0.00,5.07,
27.01271352,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.28,% Clocks,,,0.00,5.33,
27.01271352,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
27.01271352,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
27.01271352,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
27.01271352,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
27.01271352,S1-C1,Frontend_Bound,29.28,% Slots,,,0.00,5.07,
27.01271352,S1-C1,Bad_Speculation,11.46,% Slots,,,0.00,5.07,
27.01271352,S1-C1,Backend_Bound,25.43,% Slots,,,0.00,5.07,
27.01271352,S1-C1,Frontend_Bound.Frontend_Latency,26.67,% Slots,,rs_events.empty_end,0.00,5.07,
27.01271352,S1-C1,Bad_Speculation.Branch_Mispredicts,11.33,% Slots,,br_misp_retired.all_branches,0.00,5.07,
27.01271352,S1-C1,Backend_Bound.Memory_Bound,13.69,% Slots,,,0.00,5.07,
27.01271352,S1-C1,Backend_Bound.Core_Bound,11.74,% Slots,,,0.00,5.07,
27.01271352,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.29,% Clocks,,,0.00,5.32,
27.01271352,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
27.01271352,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
27.01271352,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
27.01271352,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
27.01271352,S1-C2,Frontend_Bound,27.99,% Slots,,,0.00,5.07,
27.01271352,S1-C2,Bad_Speculation,13.02,% Slots,,,0.00,5.07,
27.01271352,S1-C2,Backend_Bound,24.68,% Slots,,,0.00,5.07,
27.01271352,S1-C2,Frontend_Bound.Frontend_Latency,23.45,% Slots,,rs_events.empty_end,0.00,5.07,<==
27.01271352,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.75,% Slots,,,0.00,5.07,
27.01271352,S1-C2,Bad_Speculation.Branch_Mispredicts,12.80,% Slots,,br_misp_retired.all_branches,0.00,5.07,
27.01271352,S1-C2,Backend_Bound.Memory_Bound,15.26,% Slots,,,0.00,5.07,
27.01271352,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.38,% Clocks,,,0.00,5.32,
27.01271352,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
27.01271352,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.55,% Core_Clocks,,,0.00,5.07,
27.01271352,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
27.01271352,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
27.01271352,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
27.01271352,S1-C3,Frontend_Bound,31.30,% Slots,,,0.00,5.08,
27.01271352,S1-C3,Bad_Speculation,10.68,% Slots,,,0.00,5.08,
27.01271352,S1-C3,Backend_Bound,26.04,% Slots,,,0.00,5.08,
27.01271352,S1-C3,Frontend_Bound.Frontend_Latency,25.03,% Slots,,rs_events.empty_end,0.00,5.07,<==
27.01271352,S1-C3,Bad_Speculation.Branch_Mispredicts,10.54,% Slots,,br_misp_retired.all_branches,0.00,5.08,
27.01271352,S1-C3,Backend_Bound.Memory_Bound,15.12,% Slots,,,0.00,5.07,
27.01271352,S1-C3,Backend_Bound.Core_Bound,10.92,% Slots,,,0.00,5.07,
27.01271352,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.84,% Clocks,,,0.00,5.32,
27.01271352,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
27.01271352,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
27.01271352,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
27.01271352,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
27.01271352,S1-C4,Frontend_Bound,30.04,% Slots,,,0.00,5.07,
27.01271352,S1-C4,Bad_Speculation,14.95,% Slots,,,0.00,5.07,
27.01271352,S1-C4,Backend_Bound,23.47,% Slots,,,0.00,5.07,
27.01271352,S1-C4,Frontend_Bound.Frontend_Latency,20.33,% Slots,,rs_events.empty_end,0.00,5.07,
27.01271352,S1-C4,Bad_Speculation.Branch_Mispredicts,14.72,% Slots,,br_misp_retired.all_branches,0.00,5.07,
27.01271352,S1-C4,Backend_Bound.Memory_Bound,18.97,% Slots,,,0.00,5.07,
27.01271352,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.88,% Clocks,,,0.00,5.33,
27.01271352,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
27.01271352,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
27.01271352,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
27.01271352,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
27.01271352,S1-C5,Frontend_Bound,30.74,% Slots,,,0.00,5.07,
27.01271352,S1-C5,Bad_Speculation,15.14,% Slots,,,0.00,5.07,
27.01271352,S1-C5,Backend_Bound,23.44,% Slots,,,0.00,5.07,
27.01271352,S1-C5,Frontend_Bound.Frontend_Latency,31.04,% Slots,,rs_events.empty_end,0.00,5.07,<==
27.01271352,S1-C5,Bad_Speculation.Branch_Mispredicts,14.90,% Slots,,br_misp_retired.all_branches,0.00,5.07,
27.01271352,S1-C5,Backend_Bound.Memory_Bound,21.62,% Slots,,,0.00,5.07,
27.01271352,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.38,% Clocks,,,0.00,5.32,
27.01271352,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
27.01271352,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
27.01271352,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
27.01271352,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
27.01271352,S1-C6,Frontend_Bound,27.88,% Slots,,,0.00,5.07,
27.01271352,S1-C6,Bad_Speculation,13.32,% Slots,,,0.00,5.07,
27.01271352,S1-C6,Backend_Bound,23.93,% Slots,,,0.00,5.07,
27.01271352,S1-C6,Frontend_Bound.Frontend_Latency,21.17,% Slots,,rs_events.empty_end,0.00,5.07,
27.01271352,S1-C6,Bad_Speculation.Branch_Mispredicts,13.20,% Slots,,br_misp_retired.all_branches,0.00,5.07,
27.01271352,S1-C6,Backend_Bound.Memory_Bound,15.35,% Slots,,,0.00,5.07,
27.01271352,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.06,% Clocks,,,0.00,5.33,
27.01271352,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
27.01271352,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
27.01271352,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
27.01271352,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
27.01271352,S1-C7,Frontend_Bound,24.52,% Slots,,,0.00,5.07,
27.01271352,S1-C7,Bad_Speculation,12.06,% Slots,,,0.00,5.07,
27.01271352,S1-C7,Backend_Bound,35.16,% Slots,,,0.00,5.07,
27.01271352,S1-C7,Frontend_Bound.Frontend_Latency,25.66,% Slots,,rs_events.empty_end,0.00,5.07,
27.01271352,S1-C7,Bad_Speculation.Branch_Mispredicts,11.94,% Slots,,br_misp_retired.all_branches,0.00,5.07,
27.01271352,S1-C7,Backend_Bound.Memory_Bound,20.67,% Slots,,,0.00,5.07,
27.01271352,S1-C7,Backend_Bound.Core_Bound,14.49,% Slots,,,0.00,5.07,
27.01271352,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.99,% Clocks,,,0.00,5.33,
27.01271352,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
27.01271352,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
27.01271352,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
27.01271352,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.96,% Clocks,,,0.00,5.33,
27.01271352,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
27.01271352,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
27.01271352,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
27.01271352,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
27.01271352,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
27.01271352,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
27.01271352,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
27.01271352,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
27.01271352,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
27.01271352,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
27.01271352,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
27.01271352,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
27.01271352,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
27.01271352,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
27.01271352,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
27.01271352,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
27.01271352,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
28.455567209,S0-C0,Frontend_Bound,36.79,% Slots,,,0.00,5.27,
28.455567209,S0-C0,Bad_Speculation,15.82,% Slots,,,0.00,5.27,
28.455567209,S0-C0,Backend_Bound,12.29,% Slots,,,0.00,5.27,
28.455567209,S0-C0,Frontend_Bound.Frontend_Latency,19.75,% Slots,,rs_events.empty_end,0.00,5.27,
28.455567209,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.55,% Slots,,,0.00,5.27,
28.455567209,S0-C0,Bad_Speculation.Branch_Mispredicts,15.58,% Slots,,br_misp_retired.all_branches,0.00,5.25,
28.455567209,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.89,% Clocks,,,0.00,5.27,
28.455567209,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
28.455567209,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.64,% Core_Clocks,,,0.00,5.27,
28.455567209,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.28,% Core_Clocks,,,0.00,5.27,
28.455567209,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
28.455567209,S0-C1,Frontend_Bound,30.57,% Slots,,,0.00,5.27,
28.455567209,S0-C1,Bad_Speculation,11.48,% Slots,,,0.00,5.27,
28.455567209,S0-C1,Backend_Bound,23.65,% Slots,,,0.00,5.27,
28.455567209,S0-C1,Frontend_Bound.Frontend_Latency,24.61,% Slots,,rs_events.empty_end,0.00,5.27,<==
28.455567209,S0-C1,Bad_Speculation.Branch_Mispredicts,11.20,% Slots,,br_misp_retired.all_branches,0.00,5.25,
28.455567209,S0-C1,Backend_Bound.Memory_Bound,28.15,% Slots,,,0.00,5.26,
28.455567209,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.00,% Clocks,,,0.00,5.27,
28.455567209,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
28.455567209,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
28.455567209,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
28.455567209,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
28.455567209,S0-C2,Frontend_Bound,29.58,% Slots,,,0.00,5.27,
28.455567209,S0-C2,Bad_Speculation,14.07,% Slots,,,0.00,5.27,
28.455567209,S0-C2,Backend_Bound,20.74,% Slots,,,0.00,5.27,
28.455567209,S0-C2,Frontend_Bound.Frontend_Latency,19.13,% Slots,,rs_events.empty_end,0.00,5.27,<==
28.455567209,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.84,% Slots,,,0.00,5.27,
28.455567209,S0-C2,Bad_Speculation.Branch_Mispredicts,13.90,% Slots,,br_misp_retired.all_branches,0.00,5.25,
28.455567209,S0-C2,Backend_Bound.Memory_Bound,15.78,% Slots,,,0.00,5.27,
28.455567209,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.41,% Clocks,,,0.00,5.27,
28.455567209,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
28.455567209,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.23,% Core_Clocks,,,0.00,5.27,
28.455567209,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
28.455567209,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
28.455567209,S0-C3,Frontend_Bound,42.48,% Slots,,,0.00,5.27,<==
28.455567209,S0-C3,Bad_Speculation,14.31,% Slots,,,0.00,5.27,
28.455567209,S0-C3,Frontend_Bound.Frontend_Latency,21.47,% Slots,,rs_events.empty_end,0.00,5.27,
28.455567209,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.78,% Slots,,,0.00,5.27,
28.455567209,S0-C3,Bad_Speculation.Branch_Mispredicts,14.13,% Slots,,br_misp_retired.all_branches,0.00,5.26,
28.455567209,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.70,% Clocks,,,0.00,5.26,
28.455567209,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
28.455567209,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
28.455567209,S0-C4,Frontend_Bound,32.54,% Slots,,,0.00,5.27,<==
28.455567209,S0-C4,Bad_Speculation,19.55,% Slots,,,0.00,5.27,
28.455567209,S0-C4,Backend_Bound,15.62,% Slots,,,0.00,5.27,
28.455567209,S0-C4,Frontend_Bound.Frontend_Latency,22.13,% Slots,,rs_events.empty_end,0.00,5.27,
28.455567209,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.60,% Slots,,,0.00,5.26,
28.455567209,S0-C4,Bad_Speculation.Branch_Mispredicts,19.37,% Slots,,br_misp_retired.all_branches,0.00,5.26,
28.455567209,S0-C4,Backend_Bound.Memory_Bound,36.09,% Slots,,,0.00,5.27,
28.455567209,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.09,% Clocks,,,0.00,5.27,
28.455567209,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
28.455567209,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
28.455567209,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
28.455567209,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
28.455567209,S0-C5,Frontend_Bound,27.87,% Slots,,,0.00,5.27,
28.455567209,S0-C5,Bad_Speculation,16.15,% Slots,,,0.00,5.27,
28.455567209,S0-C5,Backend_Bound,25.97,% Slots,,,0.00,5.27,
28.455567209,S0-C5,Frontend_Bound.Frontend_Latency,18.13,% Slots,,rs_events.empty_end,0.00,5.27,
28.455567209,S0-C5,Bad_Speculation.Branch_Mispredicts,16.00,% Slots,,br_misp_retired.all_branches,0.00,5.25,
28.455567209,S0-C5,Backend_Bound.Memory_Bound,13.39,% Slots,,,0.00,5.26,
28.455567209,S0-C5,Backend_Bound.Core_Bound,12.58,% Slots,,,0.00,5.26,
28.455567209,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.85,% Clocks,,,0.00,5.27,
28.455567209,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
28.455567209,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
28.455567209,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
28.455567209,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.41,% Clocks,,,0.00,5.27,
28.455567209,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
28.455567209,S0-C6,Frontend_Bound,29.91,% Slots,,,0.00,5.27,
28.455567209,S0-C6,Bad_Speculation,16.94,% Slots,,,0.00,5.27,
28.455567209,S0-C6,Backend_Bound,24.22,% Slots,,,0.00,5.27,
28.455567209,S0-C6,Frontend_Bound.Frontend_Latency,25.84,% Slots,,rs_events.empty_end,0.00,5.27,
28.455567209,S0-C6,Bad_Speculation.Branch_Mispredicts,16.70,% Slots,,br_misp_retired.all_branches,0.00,5.25,
28.455567209,S0-C6,Backend_Bound.Memory_Bound,11.56,% Slots,,,0.00,5.27,
28.455567209,S0-C6,Backend_Bound.Core_Bound,12.67,% Slots,,,0.00,5.27,
28.455567209,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.10,% Clocks,,,0.00,5.27,
28.455567209,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
28.455567209,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
28.455567209,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
28.455567209,S0-C7,Frontend_Bound,38.59,% Slots,,,0.00,5.27,
28.455567209,S0-C7,Bad_Speculation,14.88,% Slots,,,0.00,5.27,
28.455567209,S0-C7,Backend_Bound,12.70,% Slots,,,0.00,5.27,
28.455567209,S0-C7,Frontend_Bound.Frontend_Latency,24.25,% Slots,,rs_events.empty_end,0.00,5.27,
28.455567209,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.80,% Slots,,,0.00,5.27,
28.455567209,S0-C7,Bad_Speculation.Branch_Mispredicts,14.62,% Slots,,br_misp_retired.all_branches,0.00,5.25,
28.455567209,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.27,
28.455567209,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
28.455567209,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
28.455567209,S1-C0,Frontend_Bound,43.46,% Slots,,,0.00,5.27,
28.455567209,S1-C0,Bad_Speculation,20.49,% Slots,,,0.00,5.27,
28.455567209,S1-C0,Frontend_Bound.Frontend_Latency,23.45,% Slots,,rs_events.empty_end,0.00,5.27,
28.455567209,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.59,% Slots,,,0.00,5.27,
28.455567209,S1-C0,Bad_Speculation.Branch_Mispredicts,20.26,% Slots,,br_misp_retired.all_branches,0.00,5.26,
28.455567209,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,0.00,5.25,
28.455567209,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
28.455567209,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.94,% Core_Clocks,,,0.00,5.26,
28.455567209,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
28.455567209,S1-C1,Frontend_Bound,29.91,% Slots,,,0.00,5.26,
28.455567209,S1-C1,Bad_Speculation,17.48,% Slots,,,0.00,5.26,
28.455567209,S1-C1,Backend_Bound,22.72,% Slots,,,0.00,5.26,
28.455567209,S1-C1,Frontend_Bound.Frontend_Latency,19.10,% Slots,,rs_events.empty_end,0.00,5.26,
28.455567209,S1-C1,Bad_Speculation.Branch_Mispredicts,17.27,% Slots,,br_misp_retired.all_branches,0.00,5.26,
28.455567209,S1-C1,Backend_Bound.Memory_Bound,14.80,% Slots,,,0.00,5.26,
28.455567209,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.60,% Clocks,,,0.00,5.26,
28.455567209,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
28.455567209,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
28.455567209,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
28.455567209,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
28.455567209,S1-C2,Frontend_Bound,32.04,% Slots,,,0.00,5.26,
28.455567209,S1-C2,Bad_Speculation,17.82,% Slots,,,0.00,5.26,
28.455567209,S1-C2,Backend_Bound,19.19,% Slots,,,0.00,5.26,
28.455567209,S1-C2,Frontend_Bound.Frontend_Latency,21.06,% Slots,,rs_events.empty_end,0.00,5.26,
28.455567209,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.88,% Slots,,,0.00,5.26,
28.455567209,S1-C2,Bad_Speculation.Branch_Mispredicts,17.56,% Slots,,br_misp_retired.all_branches,0.00,5.25,
28.455567209,S1-C2,Backend_Bound.Memory_Bound,11.16,% Slots,,,0.00,5.26,
28.455567209,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.29,% Clocks,,,0.00,5.26,
28.455567209,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
28.455567209,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.62,% Core_Clocks,,,0.00,5.26,
28.455567209,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
28.455567209,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
28.455567209,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
28.455567209,S1-C3,Frontend_Bound,37.95,% Slots,,,0.00,5.26,
28.455567209,S1-C3,Bad_Speculation,13.84,% Slots,,,0.00,5.26,
28.455567209,S1-C3,Backend_Bound,17.47,% Slots,,,0.00,5.26,
28.455567209,S1-C3,Frontend_Bound.Frontend_Latency,27.89,% Slots,,rs_events.empty_end,0.00,5.26,
28.455567209,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.44,% Slots,,,0.00,5.26,
28.455567209,S1-C3,Bad_Speculation.Branch_Mispredicts,13.68,% Slots,,br_misp_retired.all_branches,0.00,5.25,
28.455567209,S1-C3,Backend_Bound.Memory_Bound,10.17,% Slots,,,0.00,5.26,
28.455567209,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.94,% Clocks,,,0.00,5.26,
28.455567209,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
28.455567209,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
28.455567209,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
28.455567209,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
28.455567209,S1-C4,Frontend_Bound,31.60,% Slots,,,0.00,5.27,
28.455567209,S1-C4,Bad_Speculation,13.94,% Slots,,,0.00,5.27,
28.455567209,S1-C4,Backend_Bound,26.69,% Slots,,,0.00,5.27,
28.455567209,S1-C4,Frontend_Bound.Frontend_Latency,22.77,% Slots,,rs_events.empty_end,0.00,5.27,
28.455567209,S1-C4,Bad_Speculation.Branch_Mispredicts,13.72,% Slots,,br_misp_retired.all_branches,0.00,5.25,
28.455567209,S1-C4,Backend_Bound.Memory_Bound,16.06,% Slots,,,0.00,5.26,
28.455567209,S1-C4,Backend_Bound.Core_Bound,10.63,% Slots,,,0.00,5.26,
28.455567209,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.94,% Clocks,,,0.00,5.26,
28.455567209,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
28.455567209,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
28.455567209,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
28.455567209,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.28,% Clocks,,,0.00,5.27,
28.455567209,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
28.455567209,S1-C5,Frontend_Bound,33.77,% Slots,,,0.00,5.27,
28.455567209,S1-C5,Bad_Speculation,15.70,% Slots,,,0.00,5.27,
28.455567209,S1-C5,Backend_Bound,20.50,% Slots,,,0.00,5.27,
28.455567209,S1-C5,Frontend_Bound.Frontend_Latency,23.36,% Slots,,rs_events.empty_end,0.00,5.26,
28.455567209,S1-C5,Bad_Speculation.Branch_Mispredicts,15.47,% Slots,,br_misp_retired.all_branches,0.00,5.25,
28.455567209,S1-C5,Backend_Bound.Memory_Bound,10.56,% Slots,,,0.00,5.26,
28.455567209,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.59,% Clocks,,,0.00,5.26,
28.455567209,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
28.455567209,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
28.455567209,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
28.455567209,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
28.455567209,S1-C6,Frontend_Bound,37.31,% Slots,,,0.00,5.27,
28.455567209,S1-C6,Bad_Speculation,12.82,% Slots,,,0.00,5.27,
28.455567209,S1-C6,Backend_Bound,22.50,% Slots,,,0.00,5.27,
28.455567209,S1-C6,Frontend_Bound.Frontend_Latency,34.04,% Slots,,rs_events.empty_end,0.00,5.26,
28.455567209,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.29,% Slots,,,0.00,5.27,
28.455567209,S1-C6,Bad_Speculation.Branch_Mispredicts,12.66,% Slots,,br_misp_retired.all_branches,0.00,5.25,
28.455567209,S1-C6,Backend_Bound.Memory_Bound,14.54,% Slots,,,0.00,5.26,
28.455567209,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,0.00,5.27,
28.455567209,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
28.455567209,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.28,% Core_Clocks,,,0.00,5.26,
28.455567209,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
28.455567209,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
28.455567209,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
28.455567209,S1-C7,Frontend_Bound,33.50,% Slots,,,0.00,5.26,
28.455567209,S1-C7,Bad_Speculation,14.24,% Slots,,,0.00,5.26,
28.455567209,S1-C7,Backend_Bound,20.77,% Slots,,,0.00,5.26,
28.455567209,S1-C7,Frontend_Bound.Frontend_Latency,23.13,% Slots,,rs_events.empty_end,0.00,5.26,
28.455567209,S1-C7,Bad_Speculation.Branch_Mispredicts,14.01,% Slots,,br_misp_retired.all_branches,0.00,5.25,
28.455567209,S1-C7,Backend_Bound.Memory_Bound,10.69,% Slots,,,0.00,5.26,
28.455567209,S1-C7,Backend_Bound.Core_Bound,10.07,% Slots,,,0.00,5.26,
28.455567209,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.78,% Clocks,,,0.00,5.25,
28.455567209,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
28.455567209,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
28.455567209,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
28.455567209,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
28.455567209,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
28.455567209,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
28.455567209,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
28.455567209,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
28.455567209,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
28.455567209,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
28.455567209,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
28.455567209,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
28.455567209,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
28.455567209,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
28.455567209,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
28.455567209,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
28.455567209,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
28.455567209,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
28.455567209,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
28.455567209,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
30.05266683,S0-C0,Frontend_Bound,32.92,% Slots,,,0.00,5.26,
30.05266683,S0-C0,Bad_Speculation,17.09,% Slots,,,0.00,5.26,
30.05266683,S0-C0,Backend_Bound,15.89,% Slots,,,0.00,5.26,
30.05266683,S0-C0,Frontend_Bound.Frontend_Latency,18.41,% Slots,,rs_events.empty_end,0.00,5.26,
30.05266683,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.33,% Slots,,,0.00,5.26,
30.05266683,S0-C0,Bad_Speculation.Branch_Mispredicts,16.93,% Slots,,br_misp_retired.all_branches,0.00,5.26,
30.05266683,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.01,% Clocks,,,0.00,5.26,
30.05266683,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
30.05266683,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.85,% Core_Clocks,,,0.00,5.26,
30.05266683,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
30.05266683,S0-C1,Frontend_Bound,32.65,% Slots,,,0.00,5.26,
30.05266683,S0-C1,Bad_Speculation,14.76,% Slots,,,0.00,5.26,
30.05266683,S0-C1,Backend_Bound,19.69,% Slots,,,0.00,5.26,
30.05266683,S0-C1,Frontend_Bound.Frontend_Latency,21.57,% Slots,,rs_events.empty_end,0.00,5.26,
30.05266683,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.75,% Slots,,,0.00,5.26,
30.05266683,S0-C1,Bad_Speculation.Branch_Mispredicts,14.64,% Slots,,br_misp_retired.all_branches,0.00,5.26,
30.05266683,S0-C1,Backend_Bound.Memory_Bound,11.73,% Slots,,,0.00,5.26,
30.05266683,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.22,% Clocks,,,0.00,5.26,
30.05266683,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
30.05266683,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
30.05266683,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
30.05266683,S0-C1-T0,MUX,5.26,%,,,0.00,100.0,
30.05266683,S0-C2,Frontend_Bound,34.13,% Slots,,,0.00,5.26,
30.05266683,S0-C2,Bad_Speculation,13.28,% Slots,,,0.00,5.26,
30.05266683,S0-C2,Backend_Bound,22.07,% Slots,,,0.00,5.26,
30.05266683,S0-C2,Frontend_Bound.Frontend_Latency,28.34,% Slots,,rs_events.empty_end,0.00,5.26,
30.05266683,S0-C2,Bad_Speculation.Branch_Mispredicts,13.16,% Slots,,br_misp_retired.all_branches,0.00,5.26,
30.05266683,S0-C2,Backend_Bound.Memory_Bound,15.06,% Slots,,,0.00,5.26,
30.05266683,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.98,% Clocks,,,0.00,5.25,
30.05266683,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
30.05266683,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
30.05266683,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
30.05266683,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
30.05266683,S0-C3,Frontend_Bound,31.50,% Slots,,,0.00,5.26,
30.05266683,S0-C3,Bad_Speculation,15.03,% Slots,,,0.00,5.26,
30.05266683,S0-C3,Backend_Bound,16.58,% Slots,,,0.00,5.26,
30.05266683,S0-C3,Frontend_Bound.Frontend_Latency,20.54,% Slots,,rs_events.empty_end,0.00,5.26,
30.05266683,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.36,% Slots,,,0.00,5.26,
30.05266683,S0-C3,Bad_Speculation.Branch_Mispredicts,14.91,% Slots,,br_misp_retired.all_branches,0.00,5.26,
30.05266683,S0-C3,Backend_Bound.Memory_Bound,12.35,% Slots,,,0.00,5.26,
30.05266683,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.26,
30.05266683,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
30.05266683,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.88,% Core_Clocks,,,0.00,5.26,
30.05266683,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
30.05266683,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
30.05266683,S0-C3-T0,MUX,5.26,%,,,0.00,100.0,
30.05266683,S0-C4,Frontend_Bound,30.06,% Slots,,,0.00,5.26,
30.05266683,S0-C4,Bad_Speculation,11.99,% Slots,,,0.00,5.26,
30.05266683,S0-C4,Backend_Bound,27.10,% Slots,,,0.00,5.26,
30.05266683,S0-C4,Frontend_Bound.Frontend_Latency,26.37,% Slots,,rs_events.empty_end,0.00,5.26,
30.05266683,S0-C4,Bad_Speculation.Branch_Mispredicts,11.88,% Slots,,br_misp_retired.all_branches,0.00,5.26,
30.05266683,S0-C4,Backend_Bound.Memory_Bound,16.98,% Slots,,,0.00,5.26,
30.05266683,S0-C4,Backend_Bound.Core_Bound,10.12,% Slots,,,0.00,5.26,
30.05266683,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.26,
30.05266683,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
30.05266683,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
30.05266683,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
30.05266683,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.14,% Clocks,,,0.00,5.26,
30.05266683,S0-C4-T0,MUX,5.26,%,,,0.00,100.0,
30.05266683,S0-C5,Frontend_Bound,28.61,% Slots,,,0.00,5.26,
30.05266683,S0-C5,Bad_Speculation,11.60,% Slots,,,0.00,5.26,
30.05266683,S0-C5,Backend_Bound,31.37,% Slots,,,0.00,5.26,
30.05266683,S0-C5,Frontend_Bound.Frontend_Latency,23.57,% Slots,,rs_events.empty_end,0.00,5.26,
30.05266683,S0-C5,Bad_Speculation.Branch_Mispredicts,11.43,% Slots,,br_misp_retired.all_branches,0.00,5.26,
30.05266683,S0-C5,Backend_Bound.Memory_Bound,21.24,% Slots,,,0.00,5.26,<==
30.05266683,S0-C5,Backend_Bound.Core_Bound,10.13,% Slots,,,0.00,5.26,
30.05266683,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.96,% Clocks,,,0.00,5.25,
30.05266683,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
30.05266683,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
30.05266683,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
30.05266683,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.13,% Clocks,,,0.00,5.26,
30.05266683,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
30.05266683,S0-C6,Frontend_Bound,23.27,% Slots,,,0.00,5.26,
30.05266683,S0-C6,Bad_Speculation,13.24,% Slots,,,0.00,5.26,
30.05266683,S0-C6,Backend_Bound,27.77,% Slots,,,0.00,5.26,<==
30.05266683,S0-C6,Frontend_Bound.Frontend_Latency,17.35,% Slots,,rs_events.empty_end,0.00,5.26,
30.05266683,S0-C6,Bad_Speculation.Branch_Mispredicts,13.09,% Slots,,br_misp_retired.all_branches,0.00,5.26,
30.05266683,S0-C6,Backend_Bound.Memory_Bound,15.21,% Slots,,,0.00,5.26,
30.05266683,S0-C6,Backend_Bound.Core_Bound,12.56,% Slots,,,0.00,5.26,
30.05266683,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.43,% Clocks,,,0.00,5.26,
30.05266683,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
30.05266683,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
30.05266683,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
30.05266683,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
30.05266683,S0-C7,Frontend_Bound,31.38,% Slots,,,0.00,5.26,<==
30.05266683,S0-C7,Bad_Speculation,13.86,% Slots,,,0.00,5.26,
30.05266683,S0-C7,Backend_Bound,16.86,% Slots,,,0.00,5.26,
30.05266683,S0-C7,Frontend_Bound.Frontend_Latency,19.44,% Slots,,rs_events.empty_end,0.00,5.26,
30.05266683,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.47,% Slots,,,0.00,5.26,
30.05266683,S0-C7,Bad_Speculation.Branch_Mispredicts,13.66,% Slots,,br_misp_retired.all_branches,0.00,5.26,
30.05266683,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.47,% Clocks,,,0.00,5.25,
30.05266683,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
30.05266683,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.59,% Core_Clocks,,,0.00,5.26,
30.05266683,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
30.05266683,S1-C0,Frontend_Bound,28.04,% Slots,,,0.00,5.26,
30.05266683,S1-C0,Bad_Speculation,15.55,% Slots,,,0.00,5.26,
30.05266683,S1-C0,Backend_Bound,22.03,% Slots,,,0.00,5.26,
30.05266683,S1-C0,Frontend_Bound.Frontend_Latency,21.48,% Slots,,rs_events.empty_end,0.00,5.26,
30.05266683,S1-C0,Bad_Speculation.Branch_Mispredicts,15.38,% Slots,,br_misp_retired.all_branches,0.00,5.26,
30.05266683,S1-C0,Backend_Bound.Memory_Bound,12.21,% Slots,,,0.00,5.26,
30.05266683,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.97,% Clocks,,,0.00,5.26,
30.05266683,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
30.05266683,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
30.05266683,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
30.05266683,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
30.05266683,S1-C1,Frontend_Bound,28.11,% Slots,,,0.00,5.26,
30.05266683,S1-C1,Bad_Speculation,16.82,% Slots,,,0.00,5.26,
30.05266683,S1-C1,Backend_Bound,20.77,% Slots,,,0.00,5.26,
30.05266683,S1-C1,Frontend_Bound.Frontend_Latency,18.60,% Slots,,rs_events.empty_end,0.00,5.26,
30.05266683,S1-C1,Bad_Speculation.Branch_Mispredicts,16.62,% Slots,,br_misp_retired.all_branches,0.00,5.26,
30.05266683,S1-C1,Backend_Bound.Core_Bound,11.18,% Slots,,,0.00,5.25,
30.05266683,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.37,% Clocks,,,0.00,5.25,
30.05266683,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
30.05266683,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
30.05266683,S1-C2,Frontend_Bound,35.46,% Slots,,,0.00,5.26,<==
30.05266683,S1-C2,Bad_Speculation,16.29,% Slots,,,0.00,5.26,
30.05266683,S1-C2,Backend_Bound,19.14,% Slots,,,0.00,5.26,
30.05266683,S1-C2,Frontend_Bound.Frontend_Latency,21.24,% Slots,,rs_events.empty_end,0.00,5.25,
30.05266683,S1-C2,Frontend_Bound.Frontend_Bandwidth,19.10,% Slots,,,0.00,5.26,
30.05266683,S1-C2,Bad_Speculation.Branch_Mispredicts,16.06,% Slots,,br_misp_retired.all_branches,0.00,5.26,
30.05266683,S1-C2,Backend_Bound.Memory_Bound,11.84,% Slots,,,0.00,5.25,
30.05266683,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.78,% Clocks,,,0.00,5.26,
30.05266683,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
30.05266683,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.58,% Core_Clocks,,,0.00,5.26,
30.05266683,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.85,% Core_Clocks,,,0.00,5.26,
30.05266683,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
30.05266683,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
30.05266683,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
30.05266683,S1-C3,Frontend_Bound,31.34,% Slots,,,0.00,5.26,
30.05266683,S1-C3,Bad_Speculation,13.61,% Slots,,,0.00,5.26,
30.05266683,S1-C3,Backend_Bound,23.90,% Slots,,,0.00,5.26,
30.05266683,S1-C3,Frontend_Bound.Frontend_Latency,18.96,% Slots,,rs_events.empty_end,0.00,5.26,
30.05266683,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.42,% Slots,,,0.00,5.25,
30.05266683,S1-C3,Bad_Speculation.Branch_Mispredicts,13.40,% Slots,,br_misp_retired.all_branches,0.00,5.26,
30.05266683,S1-C3,Backend_Bound.Memory_Bound,14.40,% Slots,,,0.00,5.26,
30.05266683,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.40,% Clocks,,,0.00,5.26,
30.05266683,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
30.05266683,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
30.05266683,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
30.05266683,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.60,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
30.05266683,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
30.05266683,S1-C4,Frontend_Bound,33.35,% Slots,,,0.00,5.26,
30.05266683,S1-C4,Bad_Speculation,11.80,% Slots,,,0.00,5.26,
30.05266683,S1-C4,Backend_Bound,24.18,% Slots,,,0.00,5.26,
30.05266683,S1-C4,Retiring,31.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
30.05266683,S1-C4,Frontend_Bound.Frontend_Latency,22.22,% Slots,,rs_events.empty_end,0.00,5.26,
30.05266683,S1-C4,Bad_Speculation.Branch_Mispredicts,11.63,% Slots,,br_misp_retired.all_branches,0.00,5.26,
30.05266683,S1-C4,Backend_Bound.Memory_Bound,14.48,% Slots,,,0.00,5.26,
30.05266683,S1-C4,Retiring.Microcode_Sequencer,1.75,% Slots,,idq.ms_uops,0.00,5.26,
30.05266683,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.53,% Clocks,,,0.00,5.26,
30.05266683,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
30.05266683,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.72,% Clocks,,idq.ms_switches,0.00,5.26,
30.05266683,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
30.05266683,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
30.05266683,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
30.05266683,S1-C5,Frontend_Bound,35.62,% Slots,,,0.00,5.26,
30.05266683,S1-C5,Bad_Speculation,13.00,% Slots,,,0.00,5.26,
30.05266683,S1-C5,Backend_Bound,17.78,% Slots,,,0.00,5.26,
30.05266683,S1-C5,Frontend_Bound.Frontend_Latency,24.90,% Slots,,rs_events.empty_end,0.00,5.26,
30.05266683,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.59,% Slots,,,0.00,5.26,
30.05266683,S1-C5,Bad_Speculation.Branch_Mispredicts,12.78,% Slots,,br_misp_retired.all_branches,0.00,5.26,
30.05266683,S1-C5,Backend_Bound.Memory_Bound,11.13,% Slots,,,0.00,5.25,
30.05266683,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.26,
30.05266683,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
30.05266683,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.96,% Core_Clocks,,,0.00,5.26,
30.05266683,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
30.05266683,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
30.05266683,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
30.05266683,S1-C6,Frontend_Bound,33.93,% Slots,,,0.00,5.25,<==
30.05266683,S1-C6,Bad_Speculation,14.02,% Slots,,,0.00,5.25,
30.05266683,S1-C6,Backend_Bound,22.75,% Slots,,,0.00,5.25,
30.05266683,S1-C6,Frontend_Bound.Frontend_Latency,19.56,% Slots,,rs_events.empty_end,0.00,5.25,
30.05266683,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.74,% Slots,,,0.00,5.25,
30.05266683,S1-C6,Bad_Speculation.Branch_Mispredicts,13.84,% Slots,,br_misp_retired.all_branches,0.00,5.25,
30.05266683,S1-C6,Backend_Bound.Memory_Bound,13.46,% Slots,,,0.00,5.25,
30.05266683,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.26,
30.05266683,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
30.05266683,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.18,% Core_Clocks,,,0.00,5.26,
30.05266683,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
30.05266683,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
30.05266683,S1-C6-T0,MUX,5.26,%,,,0.00,100.0,
30.05266683,S1-C7,Frontend_Bound,32.96,% Slots,,,0.00,5.26,
30.05266683,S1-C7,Bad_Speculation,14.36,% Slots,,,0.00,5.26,
30.05266683,S1-C7,Backend_Bound,19.51,% Slots,,,0.00,5.26,
30.05266683,S1-C7,Frontend_Bound.Frontend_Latency,22.55,% Slots,,rs_events.empty_end,0.00,5.25,
30.05266683,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.01,% Slots,,,0.00,5.25,
30.05266683,S1-C7,Bad_Speculation.Branch_Mispredicts,14.16,% Slots,,br_misp_retired.all_branches,0.00,5.26,
30.05266683,S1-C7,Backend_Bound.Memory_Bound,10.78,% Slots,,,0.00,5.25,
30.05266683,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.39,% Clocks,,,0.00,5.26,
30.05266683,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
30.05266683,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.49,% Core_Clocks,,,0.00,5.26,
30.05266683,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.31,% Core_Clocks,,,0.00,5.26,
30.05266683,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
30.05266683,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
30.05266683,S0-C0-T1,MUX,5.26,%,,,0.00,100.0,
30.05266683,S0-C1-T1,MUX,5.26,%,,,0.00,100.0,
30.05266683,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
30.05266683,S0-C3-T1,MUX,5.26,%,,,0.00,100.0,
30.05266683,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
30.05266683,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
30.05266683,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
30.05266683,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
30.05266683,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
30.05266683,S1-C1-T1,MUX,5.26,%,,,0.00,100.0,
30.05266683,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
30.05266683,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
30.05266683,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
30.05266683,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
30.05266683,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
30.05266683,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
31.540654726,S0-C0,Frontend_Bound,29.98,% Slots,,,0.00,5.37,
31.540654726,S0-C0,Backend_Bound,26.87,% Slots,,,0.00,5.37,
31.540654726,S0-C0,Frontend_Bound.Frontend_Latency,19.07,% Slots,,rs_events.empty_end,0.00,5.37,<==
31.540654726,S0-C0,Backend_Bound.Memory_Bound,20.90,% Slots,,,0.00,5.11,
31.540654726,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.41,% Clocks,,,0.00,5.11,
31.540654726,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
31.540654726,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
31.540654726,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
31.540654726,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.11,
31.540654726,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
31.540654726,S0-C1,Frontend_Bound,27.50,% Slots,,,0.00,5.38,
31.540654726,S0-C1,Backend_Bound,30.68,% Slots,,,0.00,5.38,<==
31.540654726,S0-C1,Backend_Bound.Memory_Bound,15.46,% Slots,,,0.00,5.11,
31.540654726,S0-C1,Backend_Bound.Core_Bound,15.22,% Slots,,,0.00,5.11,
31.540654726,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
31.540654726,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
31.540654726,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.97,% Clocks,,,0.00,5.38,
31.540654726,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
31.540654726,S0-C2,Frontend_Bound,32.16,% Slots,,,0.00,5.38,
31.540654726,S0-C2,Bad_Speculation,13.77,% Slots,,,0.00,5.38,
31.540654726,S0-C2,Backend_Bound,25.42,% Slots,,,0.00,5.38,
31.540654726,S0-C2,Frontend_Bound.Frontend_Latency,18.83,% Slots,,rs_events.empty_end,0.00,5.38,<==
31.540654726,S0-C2,Bad_Speculation.Branch_Mispredicts,13.58,% Slots,,br_misp_retired.all_branches,0.00,5.11,
31.540654726,S0-C2,Backend_Bound.Memory_Bound,16.12,% Slots,,,0.00,5.11,
31.540654726,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.84,% Clocks,,,0.00,5.11,
31.540654726,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
31.540654726,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
31.540654726,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
31.540654726,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
31.540654726,S0-C3,Frontend_Bound,33.64,% Slots,,,0.00,5.38,
31.540654726,S0-C3,Bad_Speculation,11.08,% Slots,,,0.00,5.38,
31.540654726,S0-C3,Backend_Bound,22.36,% Slots,,,0.00,5.38,
31.540654726,S0-C3,Frontend_Bound.Frontend_Latency,23.60,% Slots,,rs_events.empty_end,0.00,5.38,<==
31.540654726,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.90,% Slots,,,0.00,5.38,
31.540654726,S0-C3,Bad_Speculation.Branch_Mispredicts,10.78,% Slots,,br_misp_retired.all_branches,0.00,5.11,
31.540654726,S0-C3,Backend_Bound.Memory_Bound,21.93,% Slots,,,0.00,5.11,
31.540654726,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.29,% Clocks,,,0.00,5.1,
31.540654726,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
31.540654726,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.33,% Core_Clocks,,,0.00,5.11,
31.540654726,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
31.540654726,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
31.540654726,S0-C4,Frontend_Bound,29.25,% Slots,,,0.00,5.37,
31.540654726,S0-C4,Bad_Speculation,13.01,% Slots,,,0.00,5.37,
31.540654726,S0-C4,Backend_Bound,28.56,% Slots,,,0.00,5.37,
31.540654726,S0-C4,Frontend_Bound.Frontend_Latency,24.36,% Slots,,rs_events.empty_end,0.00,5.37,
31.540654726,S0-C4,Bad_Speculation.Branch_Mispredicts,12.88,% Slots,,br_misp_retired.all_branches,0.00,5.12,
31.540654726,S0-C4,Backend_Bound.Memory_Bound,23.44,% Slots,,,0.00,5.11,
31.540654726,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.10,% Clocks,,,0.00,5.11,
31.540654726,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
31.540654726,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
31.540654726,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
31.540654726,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
31.540654726,S0-C5,Frontend_Bound,34.75,% Slots,,,0.00,5.38,
31.540654726,S0-C5,Backend_Bound,24.37,% Slots,,,0.00,5.38,
31.540654726,S0-C5,Frontend_Bound.Frontend_Latency,25.39,% Slots,,rs_events.empty_end,0.00,5.38,<==
31.540654726,S0-C5,Backend_Bound.Memory_Bound,16.59,% Slots,,,0.00,5.11,
31.540654726,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.29,% Clocks,,,0.00,5.11,
31.540654726,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
31.540654726,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
31.540654726,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
31.540654726,S0-C6,Frontend_Bound,31.77,% Slots,,,0.00,5.38,
31.540654726,S0-C6,Bad_Speculation,11.32,% Slots,,,0.00,5.38,
31.540654726,S0-C6,Backend_Bound,21.61,% Slots,,,0.00,5.38,
31.540654726,S0-C6,Frontend_Bound.Frontend_Latency,23.00,% Slots,,rs_events.empty_end,0.00,5.38,<==
31.540654726,S0-C6,Bad_Speculation.Branch_Mispredicts,11.19,% Slots,,br_misp_retired.all_branches,0.00,5.11,
31.540654726,S0-C6,Backend_Bound.Memory_Bound,17.11,% Slots,,,0.00,5.11,
31.540654726,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.72,% Clocks,,,0.00,5.1,
31.540654726,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
31.540654726,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
31.540654726,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
31.540654726,S0-C7,Frontend_Bound,36.01,% Slots,,,0.00,5.38,
31.540654726,S0-C7,Bad_Speculation,14.92,% Slots,,,0.00,5.38,
31.540654726,S0-C7,Backend_Bound,21.59,% Slots,,,0.00,5.38,
31.540654726,S0-C7,Frontend_Bound.Frontend_Latency,21.24,% Slots,,rs_events.empty_end,0.00,5.38,
31.540654726,S0-C7,Bad_Speculation.Branch_Mispredicts,14.79,% Slots,,br_misp_retired.all_branches,0.00,5.11,
31.540654726,S0-C7,Backend_Bound.Memory_Bound,17.90,% Slots,,,0.00,5.1,
31.540654726,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.09,% Clocks,,,0.00,5.11,
31.540654726,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
31.540654726,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
31.540654726,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
31.540654726,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
31.540654726,S1-C0,Frontend_Bound,29.37,% Slots,,,0.00,5.38,
31.540654726,S1-C0,Bad_Speculation,14.55,% Slots,,,0.00,5.38,
31.540654726,S1-C0,Backend_Bound,29.03,% Slots,,,0.00,5.38,
31.540654726,S1-C0,Frontend_Bound.Frontend_Latency,25.28,% Slots,,rs_events.empty_end,0.00,5.38,
31.540654726,S1-C0,Bad_Speculation.Branch_Mispredicts,14.21,% Slots,,br_misp_retired.all_branches,0.00,5.11,
31.540654726,S1-C0,Backend_Bound.Memory_Bound,20.30,% Slots,,,0.00,5.1,
31.540654726,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.06,% Clocks,,,0.00,5.11,
31.540654726,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
31.540654726,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
31.540654726,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
31.540654726,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
31.540654726,S1-C1,Frontend_Bound,25.46,% Slots,,,0.00,5.37,
31.540654726,S1-C1,Bad_Speculation,14.55,% Slots,,,0.00,5.37,
31.540654726,S1-C1,Backend_Bound,29.35,% Slots,,,0.00,5.37,<==
31.540654726,S1-C1,Retiring,22.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
31.540654726,S1-C1,Frontend_Bound.Frontend_Latency,18.08,% Slots,,rs_events.empty_end,0.00,5.37,
31.540654726,S1-C1,Bad_Speculation.Branch_Mispredicts,14.36,% Slots,,br_misp_retired.all_branches,0.00,5.11,
31.540654726,S1-C1,Backend_Bound.Memory_Bound,15.35,% Slots,,,0.00,5.11,
31.540654726,S1-C1,Backend_Bound.Core_Bound,14.00,% Slots,,,0.00,5.11,
31.540654726,S1-C1,Retiring.Microcode_Sequencer,2.77,% Slots,,idq.ms_uops,0.00,5.38,
31.540654726,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.86,% Clocks,,,0.00,5.11,
31.540654726,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
31.540654726,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.80,% Clocks,,idq.ms_switches,0.00,5.11,
31.540654726,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
31.540654726,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
31.540654726,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.20,% Clocks,,,0.00,5.38,
31.540654726,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
31.540654726,S1-C2,Frontend_Bound,28.56,% Slots,,,0.00,5.38,
31.540654726,S1-C2,Bad_Speculation,14.86,% Slots,,,0.00,5.38,
31.540654726,S1-C2,Backend_Bound,27.20,% Slots,,,0.00,5.38,
31.540654726,S1-C2,Frontend_Bound.Frontend_Latency,17.32,% Slots,,rs_events.empty_end,0.00,5.38,
31.540654726,S1-C2,Frontend_Bound.Frontend_Bandwidth,23.94,% Slots,,,0.00,5.38,
31.540654726,S1-C2,Bad_Speculation.Branch_Mispredicts,14.66,% Slots,,br_misp_retired.all_branches,0.00,5.11,
31.540654726,S1-C2,Backend_Bound.Memory_Bound,16.55,% Slots,,,0.00,5.11,
31.540654726,S1-C2,Backend_Bound.Core_Bound,10.65,% Slots,,,0.00,5.11,
31.540654726,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.10,% Clocks,,,0.00,5.11,
31.540654726,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
31.540654726,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.29,% Core_Clocks,,,0.00,5.38,<==
31.540654726,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
31.540654726,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
31.540654726,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.29,% Clocks,,,0.00,5.38,
31.540654726,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
31.540654726,S1-C3,Bad_Speculation,13.64,% Slots,,,0.00,5.38,
31.540654726,S1-C3,Bad_Speculation.Branch_Mispredicts,13.51,% Slots,,br_misp_retired.all_branches,0.00,5.1,
31.540654726,S1-C3,Backend_Bound,32.83,% Slots,,,0.00,5.38,<==
31.540654726,S1-C3,Backend_Bound.Memory_Bound,15.44,% Slots,,,0.00,5.11,
31.540654726,S1-C3,Backend_Bound.Core_Bound,17.39,% Slots,,,0.00,5.11,
31.540654726,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
31.540654726,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
31.540654726,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.47,% Clocks,,,0.00,5.37,
31.540654726,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
31.540654726,S1-C4,Frontend_Bound,27.23,% Slots,,,0.00,5.38,
31.540654726,S1-C4,Bad_Speculation,15.84,% Slots,,,0.00,5.38,
31.540654726,S1-C4,Backend_Bound,24.87,% Slots,,,0.00,5.38,
31.540654726,S1-C4,Frontend_Bound.Frontend_Latency,15.94,% Slots,,rs_events.empty_end,0.00,5.38,
31.540654726,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.87,% Slots,,,0.00,5.38,
31.540654726,S1-C4,Bad_Speculation.Branch_Mispredicts,15.63,% Slots,,br_misp_retired.all_branches,0.00,5.11,
31.540654726,S1-C4,Backend_Bound.Memory_Bound,14.59,% Slots,,,0.00,5.11,
31.540654726,S1-C4,Backend_Bound.Core_Bound,10.28,% Slots,,,0.00,5.11,
31.540654726,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.76,% Clocks,,,0.00,5.11,
31.540654726,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
31.540654726,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
31.540654726,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
31.540654726,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
31.540654726,S1-C5,Frontend_Bound,29.54,% Slots,,,0.00,5.37,<==
31.540654726,S1-C5,Bad_Speculation,14.92,% Slots,,,0.00,5.37,
31.540654726,S1-C5,Backend_Bound,26.36,% Slots,,,0.00,5.37,
31.540654726,S1-C5,Bad_Speculation.Branch_Mispredicts,14.76,% Slots,,br_misp_retired.all_branches,0.00,5.11,
31.540654726,S1-C5,Backend_Bound.Memory_Bound,10.46,% Slots,,,0.00,5.11,
31.540654726,S1-C5,Backend_Bound.Core_Bound,15.90,% Slots,,,0.00,5.11,
31.540654726,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
31.540654726,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
31.540654726,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
31.540654726,S1-C6,Frontend_Bound,30.66,% Slots,,,0.00,5.37,
31.540654726,S1-C6,Bad_Speculation,15.43,% Slots,,,0.00,5.37,
31.540654726,S1-C6,Backend_Bound,27.02,% Slots,,,0.00,5.37,
31.540654726,S1-C6,Frontend_Bound.Frontend_Bandwidth,18.61,% Slots,,,0.00,5.37,
31.540654726,S1-C6,Bad_Speculation.Branch_Mispredicts,15.20,% Slots,,br_misp_retired.all_branches,0.00,5.11,
31.540654726,S1-C6,Backend_Bound.Memory_Bound,13.45,% Slots,,,0.00,5.11,
31.540654726,S1-C6,Backend_Bound.Core_Bound,13.57,% Slots,,,0.00,5.11,
31.540654726,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.21,% Core_Clocks,,,0.00,5.38,<==
31.540654726,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.26,% Core_Clocks,,,0.00,5.37,
31.540654726,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
31.540654726,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
31.540654726,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.83,% Clocks,,,0.00,5.38,
31.540654726,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
31.540654726,S1-C7,Frontend_Bound,29.17,% Slots,,,0.00,5.37,
31.540654726,S1-C7,Bad_Speculation,13.06,% Slots,,,0.00,5.37,
31.540654726,S1-C7,Backend_Bound,27.48,% Slots,,,0.00,5.37,
31.540654726,S1-C7,Frontend_Bound.Frontend_Latency,22.59,% Slots,,rs_events.empty_end,0.00,5.37,
31.540654726,S1-C7,Bad_Speculation.Branch_Mispredicts,12.92,% Slots,,br_misp_retired.all_branches,0.00,5.11,
31.540654726,S1-C7,Backend_Bound.Memory_Bound,16.44,% Slots,,,0.00,5.1,
31.540654726,S1-C7,Backend_Bound.Core_Bound,11.04,% Slots,,,0.00,5.1,
31.540654726,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.30,% Clocks,,,0.00,5.11,
31.540654726,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
31.540654726,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
31.540654726,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
31.540654726,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.49,% Clocks,,,0.00,5.38,
31.540654726,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
31.540654726,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
31.540654726,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
31.540654726,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
31.540654726,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
31.540654726,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
31.540654726,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
31.540654726,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
31.540654726,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
31.540654726,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
31.540654726,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
31.540654726,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
31.540654726,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
31.540654726,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
31.540654726,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
31.540654726,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
31.540654726,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
33.107718558,S0-C0,Frontend_Bound,27.48,% Slots,,,0.00,5.1,
33.107718558,S0-C0,Bad_Speculation,15.74,% Slots,,,0.00,5.1,
33.107718558,S0-C0,Backend_Bound,20.60,% Slots,,,0.00,5.1,
33.107718558,S0-C0,Frontend_Bound.Frontend_Latency,19.48,% Slots,,rs_events.empty_end,0.00,5.1,<==
33.107718558,S0-C0,Bad_Speculation.Branch_Mispredicts,15.56,% Slots,,br_misp_retired.all_branches,0.00,5.1,
33.107718558,S0-C0,Backend_Bound.Memory_Bound,11.60,% Slots,,,0.00,5.1,
33.107718558,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.37,
33.107718558,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
33.107718558,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
33.107718558,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
33.107718558,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
33.107718558,S0-C1,Frontend_Bound,31.72,% Slots,,,0.00,5.1,
33.107718558,S0-C1,Bad_Speculation,14.29,% Slots,,,0.00,5.1,
33.107718558,S0-C1,Backend_Bound,22.44,% Slots,,,0.00,5.1,
33.107718558,S0-C1,Frontend_Bound.Frontend_Latency,23.99,% Slots,,rs_events.empty_end,0.00,5.1,
33.107718558,S0-C1,Bad_Speculation.Branch_Mispredicts,14.13,% Slots,,br_misp_retired.all_branches,0.00,5.1,
33.107718558,S0-C1,Backend_Bound.Memory_Bound,15.95,% Slots,,,0.00,5.1,
33.107718558,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
33.107718558,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
33.107718558,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
33.107718558,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
33.107718558,S0-C2,Frontend_Bound,34.83,% Slots,,,0.00,5.1,
33.107718558,S0-C2,Bad_Speculation,18.33,% Slots,,,0.00,5.1,
33.107718558,S0-C2,Backend_Bound,14.12,% Slots,,,0.00,5.1,
33.107718558,S0-C2,Frontend_Bound.Frontend_Latency,19.61,% Slots,,rs_events.empty_end,0.00,5.1,
33.107718558,S0-C2,Bad_Speculation.Branch_Mispredicts,18.09,% Slots,,br_misp_retired.all_branches,0.00,5.1,
33.107718558,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.01,% Clocks,,,0.00,5.36,
33.107718558,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
33.107718558,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
33.107718558,S0-C3,Frontend_Bound,35.07,% Slots,,,0.00,5.1,
33.107718558,S0-C3,Bad_Speculation,14.43,% Slots,,,0.00,5.1,
33.107718558,S0-C3,Backend_Bound,11.95,% Slots,,,0.00,5.1,
33.107718558,S0-C3,Frontend_Bound.Frontend_Latency,22.49,% Slots,,rs_events.empty_end,0.00,5.1,<==
33.107718558,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.07,% Slots,,,0.00,5.1,
33.107718558,S0-C3,Bad_Speculation.Branch_Mispredicts,14.25,% Slots,,br_misp_retired.all_branches,0.00,5.1,
33.107718558,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,0.00,5.36,
33.107718558,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
33.107718558,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.91,% Core_Clocks,,,0.00,5.36,
33.107718558,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
33.107718558,S0-C4,Frontend_Bound,33.28,% Slots,,,0.00,5.11,<==
33.107718558,S0-C4,Bad_Speculation,16.60,% Slots,,,0.00,5.11,
33.107718558,S0-C4,Backend_Bound,13.99,% Slots,,,0.00,5.11,
33.107718558,S0-C4,Frontend_Bound.Frontend_Latency,18.63,% Slots,,rs_events.empty_end,0.00,5.11,
33.107718558,S0-C4,Frontend_Bound.Frontend_Bandwidth,16.30,% Slots,,,0.00,5.1,
33.107718558,S0-C4,Bad_Speculation.Branch_Mispredicts,16.40,% Slots,,br_misp_retired.all_branches,0.00,5.11,
33.107718558,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.07,% Clocks,,,0.00,5.37,
33.107718558,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
33.107718558,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.28,% Core_Clocks,,,0.00,5.36,
33.107718558,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.33,% Core_Clocks,,,0.00,5.19,
33.107718558,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
33.107718558,S0-C5,Frontend_Bound,28.15,% Slots,,,0.00,5.1,
33.107718558,S0-C5,Bad_Speculation,15.00,% Slots,,,0.00,5.1,
33.107718558,S0-C5,Backend_Bound,25.24,% Slots,,,0.00,5.1,
33.107718558,S0-C5,Frontend_Bound.Frontend_Latency,25.55,% Slots,,rs_events.empty_end,0.00,5.1,
33.107718558,S0-C5,Bad_Speculation.Branch_Mispredicts,14.83,% Slots,,br_misp_retired.all_branches,0.00,5.1,
33.107718558,S0-C5,Backend_Bound.Memory_Bound,16.77,% Slots,,,0.00,5.1,
33.107718558,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
33.107718558,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
33.107718558,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
33.107718558,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
33.107718558,S0-C6,Frontend_Bound,35.85,% Slots,,,0.00,5.1,
33.107718558,S0-C6,Bad_Speculation,16.84,% Slots,,,0.00,5.1,
33.107718558,S0-C6,Backend_Bound,10.60,% Slots,,,0.00,5.1,
33.107718558,S0-C6,Frontend_Bound.Frontend_Latency,24.84,% Slots,,rs_events.empty_end,0.00,5.1,
33.107718558,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.12,% Slots,,,0.00,5.1,
33.107718558,S0-C6,Bad_Speculation.Branch_Mispredicts,16.70,% Slots,,br_misp_retired.all_branches,0.00,5.1,
33.107718558,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.39,% Clocks,,,0.00,5.37,
33.107718558,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
33.107718558,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.99,% Core_Clocks,,,0.00,5.36,
33.107718558,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
33.107718558,S0-C7,Frontend_Bound,31.30,% Slots,,,0.00,5.1,
33.107718558,S0-C7,Bad_Speculation,19.68,% Slots,,,0.00,5.1,
33.107718558,S0-C7,Backend_Bound,11.31,% Slots,,,0.00,5.1,
33.107718558,S0-C7,Frontend_Bound.Frontend_Latency,21.15,% Slots,,rs_events.empty_end,0.00,5.1,
33.107718558,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.65,% Slots,,,0.00,5.1,
33.107718558,S0-C7,Bad_Speculation.Branch_Mispredicts,19.52,% Slots,,br_misp_retired.all_branches,0.00,5.1,
33.107718558,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.30,% Clocks,,,0.00,5.37,
33.107718558,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
33.107718558,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.05,% Core_Clocks,,,0.00,5.36,
33.107718558,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.37,% Core_Clocks,,,0.00,5.19,
33.107718558,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
33.107718558,S1-C0,Frontend_Bound,34.89,% Slots,,,0.00,5.11,
33.107718558,S1-C0,Bad_Speculation,18.41,% Slots,,,0.00,5.11,
33.107718558,S1-C0,Retiring,32.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
33.107718558,S1-C0,Frontend_Bound.Frontend_Latency,19.49,% Slots,,rs_events.empty_end,0.00,5.11,
33.107718558,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.68,% Slots,,,0.00,5.1,
33.107718558,S1-C0,Bad_Speculation.Branch_Mispredicts,18.22,% Slots,,br_misp_retired.all_branches,0.00,5.11,
33.107718558,S1-C0,Retiring.Microcode_Sequencer,2.02,% Slots,,idq.ms_uops,0.00,5.1,
33.107718558,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.04,% Clocks,,,0.00,5.36,
33.107718558,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
33.107718558,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.27,% Clocks,,idq.ms_switches,0.00,5.36,
33.107718558,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.14,% Core_Clocks,,,0.00,5.19,
33.107718558,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
33.107718558,S1-C1,Frontend_Bound,32.21,% Slots,,,0.00,5.36,
33.107718558,S1-C1,Bad_Speculation,14.81,% Slots,,,0.00,5.36,
33.107718558,S1-C1,Backend_Bound,20.79,% Slots,,,0.00,5.36,
33.107718558,S1-C1,Frontend_Bound.Frontend_Latency,23.47,% Slots,,rs_events.empty_end,0.00,5.13,
33.107718558,S1-C1,Bad_Speculation.Branch_Mispredicts,14.62,% Slots,,br_misp_retired.all_branches,0.00,5.36,
33.107718558,S1-C1,Backend_Bound.Memory_Bound,12.28,% Slots,,,0.00,5.13,
33.107718558,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.36,
33.107718558,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
33.107718558,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
33.107718558,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
33.107718558,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
33.107718558,S1-C2,Frontend_Bound,32.42,% Slots,,,0.00,5.36,
33.107718558,S1-C2,Bad_Speculation,14.32,% Slots,,,0.00,5.36,
33.107718558,S1-C2,Backend_Bound,24.48,% Slots,,,0.00,5.36,
33.107718558,S1-C2,Retiring,30.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
33.107718558,S1-C2,Frontend_Bound.Frontend_Latency,27.23,% Slots,,rs_events.empty_end,0.00,5.13,
33.107718558,S1-C2,Bad_Speculation.Branch_Mispredicts,14.16,% Slots,,br_misp_retired.all_branches,0.00,5.36,
33.107718558,S1-C2,Backend_Bound.Memory_Bound,15.71,% Slots,,,0.00,5.12,
33.107718558,S1-C2,Retiring.Microcode_Sequencer,1.83,% Slots,,idq.ms_uops,0.00,5.1,
33.107718558,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.36,
33.107718558,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
33.107718558,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.19,% Clocks,,idq.ms_switches,0.00,5.36,
33.107718558,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
33.107718558,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
33.107718558,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
33.107718558,S1-C3,Frontend_Bound,25.57,% Slots,,,0.00,5.36,
33.107718558,S1-C3,Bad_Speculation,16.82,% Slots,,,0.00,5.36,
33.107718558,S1-C3,Backend_Bound,22.56,% Slots,,,0.00,5.36,
33.107718558,S1-C3,Frontend_Bound.Frontend_Latency,22.17,% Slots,,rs_events.empty_end,0.00,5.13,
33.107718558,S1-C3,Bad_Speculation.Branch_Mispredicts,16.65,% Slots,,br_misp_retired.all_branches,0.00,5.36,
33.107718558,S1-C3,Backend_Bound.Memory_Bound,27.85,% Slots,,,0.00,5.12,
33.107718558,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
33.107718558,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
33.107718558,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
33.107718558,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
33.107718558,S1-C4,Frontend_Bound,34.66,% Slots,,,0.00,5.36,
33.107718558,S1-C4,Bad_Speculation,14.83,% Slots,,,0.00,5.36,
33.107718558,S1-C4,Backend_Bound,23.12,% Slots,,,0.00,5.36,
33.107718558,S1-C4,Retiring,32.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
33.107718558,S1-C4,Frontend_Bound.Frontend_Latency,25.16,% Slots,,rs_events.empty_end,0.00,5.13,<==
33.107718558,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.44,% Slots,,,0.00,5.11,
33.107718558,S1-C4,Bad_Speculation.Branch_Mispredicts,14.67,% Slots,,br_misp_retired.all_branches,0.00,5.36,
33.107718558,S1-C4,Backend_Bound.Memory_Bound,13.66,% Slots,,,0.00,5.12,
33.107718558,S1-C4,Retiring.Microcode_Sequencer,1.93,% Slots,,idq.ms_uops,0.00,5.1,
33.107718558,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.34,% Clocks,,,0.00,5.36,
33.107718558,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
33.107718558,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.05,% Clocks,,idq.ms_switches,0.00,5.36,
33.107718558,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.15,% Core_Clocks,,,0.00,5.36,
33.107718558,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.98,% Core_Clocks,,,0.00,5.1,
33.107718558,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
33.107718558,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
33.107718558,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
33.107718558,S1-C5,Frontend_Bound,32.28,% Slots,,,0.00,5.36,
33.107718558,S1-C5,Bad_Speculation,14.51,% Slots,,,0.00,5.36,
33.107718558,S1-C5,Backend_Bound,23.07,% Slots,,,0.00,5.36,
33.107718558,S1-C5,Frontend_Bound.Frontend_Latency,25.11,% Slots,,rs_events.empty_end,0.00,5.13,
33.107718558,S1-C5,Bad_Speculation.Branch_Mispredicts,14.38,% Slots,,br_misp_retired.all_branches,0.00,5.36,
33.107718558,S1-C5,Backend_Bound.Memory_Bound,16.04,% Slots,,,0.00,5.13,
33.107718558,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.39,% Clocks,,,0.00,5.36,
33.107718558,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
33.107718558,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
33.107718558,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
33.107718558,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
33.107718558,S1-C6,Frontend_Bound,28.40,% Slots,,,0.00,5.36,
33.107718558,S1-C6,Bad_Speculation,16.90,% Slots,,,0.00,5.36,
33.107718558,S1-C6,Backend_Bound,22.55,% Slots,,,0.00,5.36,
33.107718558,S1-C6,Frontend_Bound.Frontend_Latency,20.24,% Slots,,rs_events.empty_end,0.00,5.13,
33.107718558,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.91,% Slots,,,0.00,5.11,
33.107718558,S1-C6,Bad_Speculation.Branch_Mispredicts,16.62,% Slots,,br_misp_retired.all_branches,0.00,5.36,
33.107718558,S1-C6,Backend_Bound.Memory_Bound,11.15,% Slots,,,0.00,5.13,
33.107718558,S1-C6,Backend_Bound.Core_Bound,11.39,% Slots,,,0.00,5.13,
33.107718558,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.70,% Clocks,,,0.00,5.36,
33.107718558,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
33.107718558,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.76,% Core_Clocks,,,0.00,5.36,
33.107718558,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
33.107718558,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
33.107718558,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
33.107718558,S1-C7,Frontend_Bound,25.59,% Slots,,,0.00,5.36,
33.107718558,S1-C7,Bad_Speculation,17.07,% Slots,,,0.00,5.36,
33.107718558,S1-C7,Backend_Bound,22.60,% Slots,,,0.00,5.36,
33.107718558,S1-C7,Frontend_Bound.Frontend_Latency,18.59,% Slots,,rs_events.empty_end,0.00,5.13,
33.107718558,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.15,% Slots,,,0.00,5.11,
33.107718558,S1-C7,Bad_Speculation.Branch_Mispredicts,16.90,% Slots,,br_misp_retired.all_branches,0.00,5.36,
33.107718558,S1-C7,Backend_Bound.Memory_Bound,17.76,% Slots,,,0.00,5.13,
33.107718558,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.80,% Clocks,,,0.00,5.36,
33.107718558,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
33.107718558,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.27,% Core_Clocks,,,0.00,5.36,
33.107718558,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.91,% Core_Clocks,,,0.00,5.1,
33.107718558,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
33.107718558,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
33.107718558,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
33.107718558,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
33.107718558,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
33.107718558,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
33.107718558,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
33.107718558,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
33.107718558,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
33.107718558,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
33.107718558,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
33.107718558,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
33.107718558,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
33.107718558,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
33.107718558,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
33.107718558,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
33.107718558,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
33.107718558,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
33.107718558,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
34.630920956,S0-C0,Frontend_Bound,29.19,% Slots,,,0.00,5.26,
34.630920956,S0-C0,Bad_Speculation,14.62,% Slots,,,0.00,5.26,
34.630920956,S0-C0,Backend_Bound,26.87,% Slots,,,0.00,5.26,
34.630920956,S0-C0,Frontend_Bound.Frontend_Latency,19.19,% Slots,,rs_events.empty_end,0.00,5.26,
34.630920956,S0-C0,Bad_Speculation.Branch_Mispredicts,14.47,% Slots,,br_misp_retired.all_branches,0.00,5.26,
34.630920956,S0-C0,Backend_Bound.Memory_Bound,14.35,% Slots,,,0.00,5.25,
34.630920956,S0-C0,Backend_Bound.Core_Bound,12.52,% Slots,,,0.00,5.25,
34.630920956,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.52,% Clocks,,,0.00,5.26,
34.630920956,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
34.630920956,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
34.630920956,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
34.630920956,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
34.630920956,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.91,% Clocks,,,0.00,5.25,
34.630920956,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
34.630920956,S0-C1,Frontend_Bound,37.53,% Slots,,,0.00,5.25,
34.630920956,S0-C1,Bad_Speculation,14.72,% Slots,,,0.00,5.25,
34.630920956,S0-C1,Backend_Bound,16.98,% Slots,,,0.00,5.25,
34.630920956,S0-C1,Frontend_Bound.Frontend_Latency,21.19,% Slots,,rs_events.empty_end,0.00,5.25,<==
34.630920956,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.75,% Slots,,,0.00,5.25,
34.630920956,S0-C1,Bad_Speculation.Branch_Mispredicts,14.47,% Slots,,br_misp_retired.all_branches,0.00,5.25,
34.630920956,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.14,% Clocks,,,0.00,5.25,
34.630920956,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
34.630920956,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.09,% Core_Clocks,,,0.00,5.26,
34.630920956,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
34.630920956,S0-C2,Frontend_Bound,27.51,% Slots,,,0.00,5.25,
34.630920956,S0-C2,Bad_Speculation,10.61,% Slots,,,0.00,5.25,
34.630920956,S0-C2,Backend_Bound,19.48,% Slots,,,0.00,5.25,
34.630920956,S0-C2,Frontend_Bound.Frontend_Latency,19.76,% Slots,,rs_events.empty_end,0.00,5.25,
34.630920956,S0-C2,Bad_Speculation.Branch_Mispredicts,10.50,% Slots,,br_misp_retired.all_branches,0.00,5.25,
34.630920956,S0-C2,Backend_Bound.Memory_Bound,11.61,% Slots,,,0.00,5.25,
34.630920956,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.78,% Clocks,,,0.00,5.26,
34.630920956,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
34.630920956,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
34.630920956,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
34.630920956,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
34.630920956,S0-C3,Frontend_Bound,31.91,% Slots,,,0.00,5.26,
34.630920956,S0-C3,Bad_Speculation,10.08,% Slots,,,0.00,5.26,
34.630920956,S0-C3,Backend_Bound,24.82,% Slots,,,0.00,5.26,
34.630920956,S0-C3,Frontend_Bound.Frontend_Latency,22.85,% Slots,,rs_events.empty_end,0.00,5.26,<==
34.630920956,S0-C3,Bad_Speculation.Branch_Mispredicts,9.95,% Slots,,br_misp_retired.all_branches,0.00,5.25,
34.630920956,S0-C3,Backend_Bound.Memory_Bound,14.52,% Slots,,,0.00,5.25,
34.630920956,S0-C3,Backend_Bound.Core_Bound,10.30,% Slots,,,0.00,5.25,
34.630920956,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.81,% Clocks,,,0.00,5.26,
34.630920956,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
34.630920956,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
34.630920956,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
34.630920956,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.78,% Clocks,,,0.00,5.25,
34.630920956,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
34.630920956,S0-C4,Frontend_Bound,34.39,% Slots,,,0.00,5.26,
34.630920956,S0-C4,Backend_Bound,18.39,% Slots,,,0.00,5.26,
34.630920956,S0-C4,Frontend_Bound.Frontend_Latency,22.65,% Slots,,rs_events.empty_end,0.00,5.26,<==
34.630920956,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.82,% Slots,,,0.00,5.26,
34.630920956,S0-C4,Backend_Bound.Memory_Bound,11.26,% Slots,,,0.00,5.25,
34.630920956,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.25,% Clocks,,,0.00,5.25,
34.630920956,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
34.630920956,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.10,% Core_Clocks,,,0.00,5.26,
34.630920956,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
34.630920956,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
34.630920956,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.31,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
34.630920956,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
34.630920956,S0-C5,Frontend_Bound,30.21,% Slots,,,0.00,5.25,
34.630920956,S0-C5,Bad_Speculation,13.87,% Slots,,,0.00,5.25,
34.630920956,S0-C5,Backend_Bound,21.30,% Slots,,,0.00,5.25,
34.630920956,S0-C5,Frontend_Bound.Frontend_Latency,25.38,% Slots,,rs_events.empty_end,0.00,5.25,<==
34.630920956,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.69,% Slots,,,0.00,5.25,
34.630920956,S0-C5,Bad_Speculation.Branch_Mispredicts,13.64,% Slots,,br_misp_retired.all_branches,0.00,5.25,
34.630920956,S0-C5,Backend_Bound.Memory_Bound,13.54,% Slots,,,0.00,5.25,
34.630920956,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.06,% Clocks,,,0.00,5.26,
34.630920956,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
34.630920956,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.81,% Core_Clocks,,,0.00,5.26,
34.630920956,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
34.630920956,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
34.630920956,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
34.630920956,S0-C6,Frontend_Bound,32.33,% Slots,,,0.00,5.25,
34.630920956,S0-C6,Bad_Speculation,14.70,% Slots,,,0.00,5.25,
34.630920956,S0-C6,Backend_Bound,19.99,% Slots,,,0.00,5.25,
34.630920956,S0-C6,Frontend_Bound.Frontend_Latency,18.11,% Slots,,rs_events.empty_end,0.00,5.25,
34.630920956,S0-C6,Bad_Speculation.Branch_Mispredicts,14.57,% Slots,,br_misp_retired.all_branches,0.00,5.25,
34.630920956,S0-C6,Backend_Bound.Core_Bound,10.61,% Slots,,,0.00,5.25,
34.630920956,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,0.00,5.26,
34.630920956,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
34.630920956,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
34.630920956,S0-C7,Frontend_Bound,29.81,% Slots,,,0.00,5.25,
34.630920956,S0-C7,Bad_Speculation,10.78,% Slots,,,0.00,5.25,
34.630920956,S0-C7,Backend_Bound,30.97,% Slots,,,0.00,5.25,<==
34.630920956,S0-C7,Frontend_Bound.Frontend_Latency,20.60,% Slots,,rs_events.empty_end,0.00,5.25,
34.630920956,S0-C7,Bad_Speculation.Branch_Mispredicts,10.59,% Slots,,br_misp_retired.all_branches,0.00,5.25,
34.630920956,S0-C7,Backend_Bound.Memory_Bound,17.50,% Slots,,,0.00,5.25,
34.630920956,S0-C7,Backend_Bound.Core_Bound,13.47,% Slots,,,0.00,5.25,
34.630920956,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.75,% Clocks,,,0.00,5.25,
34.630920956,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
34.630920956,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
34.630920956,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
34.630920956,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.16,% Clocks,,,0.00,5.25,
34.630920956,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
34.630920956,S1-C0,Frontend_Bound,24.60,% Slots,,,0.00,5.25,
34.630920956,S1-C0,Bad_Speculation,12.33,% Slots,,,0.00,5.25,
34.630920956,S1-C0,Backend_Bound,34.63,% Slots,,,0.00,5.25,
34.630920956,S1-C0,Frontend_Bound.Frontend_Latency,22.61,% Slots,,rs_events.empty_end,0.00,5.25,
34.630920956,S1-C0,Bad_Speculation.Branch_Mispredicts,12.14,% Slots,,br_misp_retired.all_branches,0.00,5.25,
34.630920956,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.25,
34.630920956,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
34.630920956,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
34.630920956,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
34.630920956,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
34.630920956,S1-C1,Frontend_Bound,26.95,% Slots,,,0.00,5.26,
34.630920956,S1-C1,Bad_Speculation,12.34,% Slots,,,0.00,5.26,
34.630920956,S1-C1,Backend_Bound,29.41,% Slots,,,0.00,5.26,
34.630920956,S1-C1,Frontend_Bound.Frontend_Latency,24.49,% Slots,,rs_events.empty_end,0.00,5.26,
34.630920956,S1-C1,Bad_Speculation.Branch_Mispredicts,12.17,% Slots,,br_misp_retired.all_branches,0.00,5.26,
34.630920956,S1-C1,Backend_Bound.Memory_Bound,25.27,% Slots,,,0.00,5.25,<==
34.630920956,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.25,
34.630920956,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
34.630920956,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
34.630920956,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
34.630920956,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
34.630920956,S1-C2,Frontend_Bound,32.37,% Slots,,,0.00,5.26,
34.630920956,S1-C2,Bad_Speculation,11.73,% Slots,,,0.00,5.26,
34.630920956,S1-C2,Backend_Bound,27.77,% Slots,,,0.00,5.26,
34.630920956,S1-C2,Frontend_Bound.Frontend_Latency,22.62,% Slots,,rs_events.empty_end,0.00,5.26,
34.630920956,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.71,% Slots,,,0.00,5.25,
34.630920956,S1-C2,Bad_Speculation.Branch_Mispredicts,11.58,% Slots,,br_misp_retired.all_branches,0.00,5.26,
34.630920956,S1-C2,Backend_Bound.Memory_Bound,20.14,% Slots,,,0.00,5.26,
34.630920956,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.30,% Clocks,,,0.00,5.26,
34.630920956,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
34.630920956,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
34.630920956,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
34.630920956,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
34.630920956,S1-C3,Frontend_Bound,27.55,% Slots,,,0.00,5.26,
34.630920956,S1-C3,Bad_Speculation,11.92,% Slots,,,0.00,5.26,
34.630920956,S1-C3,Backend_Bound,32.08,% Slots,,,0.00,5.26,
34.630920956,S1-C3,Frontend_Bound.Frontend_Latency,31.55,% Slots,,rs_events.empty_end,0.00,5.26,
34.630920956,S1-C3,Bad_Speculation.Branch_Mispredicts,11.73,% Slots,,br_misp_retired.all_branches,0.00,5.26,
34.630920956,S1-C3,Backend_Bound.Memory_Bound,33.73,% Slots,,,0.00,5.25,
34.630920956,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.25,
34.630920956,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
34.630920956,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
34.630920956,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
34.630920956,S1-C4,Frontend_Bound,30.25,% Slots,,,0.00,5.26,
34.630920956,S1-C4,Bad_Speculation,12.58,% Slots,,,0.00,5.26,
34.630920956,S1-C4,Backend_Bound,28.52,% Slots,,,0.00,5.26,
34.630920956,S1-C4,Frontend_Bound.Frontend_Latency,26.65,% Slots,,rs_events.empty_end,0.00,5.26,
34.630920956,S1-C4,Bad_Speculation.Branch_Mispredicts,12.38,% Slots,,br_misp_retired.all_branches,0.00,5.26,
34.630920956,S1-C4,Backend_Bound.Memory_Bound,26.85,% Slots,,,0.00,5.25,
34.630920956,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.73,% Clocks,,,0.00,5.25,
34.630920956,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
34.630920956,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
34.630920956,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
34.630920956,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
34.630920956,S1-C5,Frontend_Bound,28.13,% Slots,,,0.00,5.26,
34.630920956,S1-C5,Bad_Speculation,12.38,% Slots,,,0.00,5.26,
34.630920956,S1-C5,Backend_Bound,26.77,% Slots,,,0.00,5.26,
34.630920956,S1-C5,Frontend_Bound.Frontend_Latency,22.40,% Slots,,rs_events.empty_end,0.00,5.26,
34.630920956,S1-C5,Bad_Speculation.Branch_Mispredicts,12.23,% Slots,,br_misp_retired.all_branches,0.00,5.26,
34.630920956,S1-C5,Backend_Bound.Memory_Bound,15.88,% Slots,,,0.00,5.25,
34.630920956,S1-C5,Backend_Bound.Core_Bound,10.89,% Slots,,,0.00,5.25,
34.630920956,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.81,% Clocks,,,0.00,5.26,
34.630920956,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
34.630920956,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
34.630920956,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
34.630920956,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
34.630920956,S1-C6,Frontend_Bound,28.59,% Slots,,,0.00,5.26,
34.630920956,S1-C6,Bad_Speculation,15.20,% Slots,,,0.00,5.26,
34.630920956,S1-C6,Backend_Bound,25.84,% Slots,,,0.00,5.26,
34.630920956,S1-C6,Frontend_Bound.Frontend_Latency,27.14,% Slots,,rs_events.empty_end,0.00,5.26,
34.630920956,S1-C6,Bad_Speculation.Branch_Mispredicts,15.03,% Slots,,br_misp_retired.all_branches,0.00,5.26,
34.630920956,S1-C6,Backend_Bound.Memory_Bound,16.54,% Slots,,,0.00,5.26,
34.630920956,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.75,% Clocks,,,0.00,5.25,
34.630920956,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
34.630920956,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
34.630920956,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
34.630920956,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
34.630920956,S1-C7,Frontend_Bound,28.79,% Slots,,,0.00,5.26,
34.630920956,S1-C7,Bad_Speculation,14.53,% Slots,,,0.00,5.26,
34.630920956,S1-C7,Backend_Bound,27.90,% Slots,,,0.00,5.26,
34.630920956,S1-C7,Frontend_Bound.Frontend_Latency,22.71,% Slots,,rs_events.empty_end,0.00,5.26,
34.630920956,S1-C7,Bad_Speculation.Branch_Mispredicts,14.33,% Slots,,br_misp_retired.all_branches,0.00,5.26,
34.630920956,S1-C7,Backend_Bound.Memory_Bound,23.71,% Slots,,,0.00,5.26,
34.630920956,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.91,% Clocks,,,0.00,5.25,
34.630920956,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
34.630920956,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
34.630920956,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
34.630920956,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
34.630920956,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
34.630920956,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
34.630920956,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
34.630920956,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
34.630920956,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
34.630920956,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
34.630920956,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
34.630920956,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
34.630920956,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
34.630920956,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
34.630920956,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
34.630920956,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
34.630920956,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
34.630920956,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
34.630920956,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
34.630920956,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
36.076365999,S0-C0,Frontend_Bound,27.07,% Slots,,,0.00,5.24,
36.076365999,S0-C0,Bad_Speculation,13.43,% Slots,,,0.00,5.24,
36.076365999,S0-C0,Backend_Bound,35.52,% Slots,,,0.00,5.24,
36.076365999,S0-C0,Frontend_Bound.Frontend_Latency,26.23,% Slots,,rs_events.empty_end,0.00,5.24,
36.076365999,S0-C0,Bad_Speculation.Branch_Mispredicts,13.25,% Slots,,br_misp_retired.all_branches,0.00,5.24,
36.076365999,S0-C0,Backend_Bound.Memory_Bound,25.81,% Slots,,,0.00,5.24,
36.076365999,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.89,% Clocks,,,0.00,5.26,
36.076365999,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
36.076365999,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
36.076365999,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
36.076365999,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
36.076365999,S0-C1,Frontend_Bound,31.91,% Slots,,,0.00,5.25,
36.076365999,S0-C1,Bad_Speculation,17.92,% Slots,,,0.00,5.25,
36.076365999,S0-C1,Frontend_Bound.Frontend_Latency,18.98,% Slots,,rs_events.empty_end,0.00,5.25,
36.076365999,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.34,% Slots,,,0.00,5.25,
36.076365999,S0-C1,Bad_Speculation.Branch_Mispredicts,17.67,% Slots,,br_misp_retired.all_branches,0.00,5.25,
36.076365999,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
36.076365999,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.13,% Core_Clocks,,,0.00,5.26,
36.076365999,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
36.076365999,S0-C2,Frontend_Bound,31.96,% Slots,,,0.00,5.25,
36.076365999,S0-C2,Bad_Speculation,13.19,% Slots,,,0.00,5.25,
36.076365999,S0-C2,Backend_Bound,29.50,% Slots,,,0.00,5.25,
36.076365999,S0-C2,Retiring,30.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
36.076365999,S0-C2,Frontend_Bound.Frontend_Latency,22.86,% Slots,,rs_events.empty_end,0.00,5.25,
36.076365999,S0-C2,Bad_Speculation.Branch_Mispredicts,13.02,% Slots,,br_misp_retired.all_branches,0.00,5.25,
36.076365999,S0-C2,Backend_Bound.Memory_Bound,38.88,% Slots,,,0.00,5.25,
36.076365999,S0-C2,Retiring.Microcode_Sequencer,1.14,% Slots,,idq.ms_uops,0.00,5.25,
36.076365999,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,0.00,5.26,
36.076365999,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
36.076365999,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.59,% Clocks,,idq.ms_switches,0.00,5.26,
36.076365999,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
36.076365999,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
36.076365999,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
36.076365999,S0-C3,Frontend_Bound,31.57,% Slots,,,0.00,5.25,
36.076365999,S0-C3,Bad_Speculation,12.14,% Slots,,,0.00,5.25,
36.076365999,S0-C3,Backend_Bound,23.05,% Slots,,,0.00,5.25,
36.076365999,S0-C3,Frontend_Bound.Frontend_Latency,20.52,% Slots,,rs_events.empty_end,0.00,5.25,<==
36.076365999,S0-C3,Bad_Speculation.Branch_Mispredicts,11.93,% Slots,,br_misp_retired.all_branches,0.00,5.25,
36.076365999,S0-C3,Backend_Bound.Memory_Bound,14.86,% Slots,,,0.00,5.25,
36.076365999,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,0.00,5.26,
36.076365999,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
36.076365999,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
36.076365999,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
36.076365999,S0-C4,Frontend_Bound,26.84,% Slots,,,0.00,5.24,
36.076365999,S0-C4,Bad_Speculation,13.08,% Slots,,,0.00,5.24,
36.076365999,S0-C4,Backend_Bound,34.84,% Slots,,,0.00,5.24,
36.076365999,S0-C4,Retiring,29.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
36.076365999,S0-C4,Frontend_Bound.Frontend_Latency,26.26,% Slots,,rs_events.empty_end,0.00,5.24,
36.076365999,S0-C4,Bad_Speculation.Branch_Mispredicts,12.91,% Slots,,br_misp_retired.all_branches,0.00,5.24,
36.076365999,S0-C4,Backend_Bound.Memory_Bound,29.27,% Slots,,,0.00,5.24,
36.076365999,S0-C4,Retiring.Microcode_Sequencer,1.05,% Slots,,idq.ms_uops,0.00,5.25,
36.076365999,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.49,% Clocks,,,0.00,5.26,
36.076365999,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
36.076365999,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.17,% Clocks,,idq.ms_switches,0.00,5.26,
36.076365999,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
36.076365999,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
36.076365999,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
36.076365999,S0-C5,Frontend_Bound,32.52,% Slots,,,0.00,5.25,
36.076365999,S0-C5,Bad_Speculation,13.12,% Slots,,,0.00,5.25,
36.076365999,S0-C5,Backend_Bound,20.68,% Slots,,,0.00,5.25,
36.076365999,S0-C5,Frontend_Bound.Frontend_Latency,22.77,% Slots,,rs_events.empty_end,0.00,5.25,
36.076365999,S0-C5,Bad_Speculation.Branch_Mispredicts,12.93,% Slots,,br_misp_retired.all_branches,0.00,5.25,
36.076365999,S0-C5,Backend_Bound.Memory_Bound,11.65,% Slots,,,0.00,5.25,
36.076365999,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.95,% Clocks,,,0.00,5.26,
36.076365999,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
36.076365999,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
36.076365999,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
36.076365999,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
36.076365999,S0-C6,Frontend_Bound,34.15,% Slots,,,0.00,5.25,
36.076365999,S0-C6,Bad_Speculation,16.31,% Slots,,,0.00,5.25,
36.076365999,S0-C6,Backend_Bound,15.00,% Slots,,,0.00,5.25,
36.076365999,S0-C6,Frontend_Bound.Frontend_Latency,21.54,% Slots,,rs_events.empty_end,0.00,5.25,
36.076365999,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.40,% Slots,,,0.00,5.25,
36.076365999,S0-C6,Bad_Speculation.Branch_Mispredicts,16.07,% Slots,,br_misp_retired.all_branches,0.00,5.25,
36.076365999,S0-C6,Backend_Bound.Memory_Bound,14.00,% Slots,,,0.00,5.25,
36.076365999,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.25,
36.076365999,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
36.076365999,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
36.076365999,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
36.076365999,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
36.076365999,S0-C7,Frontend_Bound,33.83,% Slots,,,0.00,5.24,<==
36.076365999,S0-C7,Bad_Speculation,17.07,% Slots,,,0.00,5.24,
36.076365999,S0-C7,Backend_Bound,20.96,% Slots,,,0.00,5.24,
36.076365999,S0-C7,Retiring,31.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
36.076365999,S0-C7,Frontend_Bound.Frontend_Latency,24.08,% Slots,,rs_events.empty_end,0.00,5.24,
36.076365999,S0-C7,Frontend_Bound.Frontend_Bandwidth,19.70,% Slots,,,0.00,5.24,
36.076365999,S0-C7,Bad_Speculation.Branch_Mispredicts,16.86,% Slots,,br_misp_retired.all_branches,0.00,5.24,
36.076365999,S0-C7,Backend_Bound.Core_Bound,91.23,% Slots,,,0.00,5.24,
36.076365999,S0-C7,Retiring.Microcode_Sequencer,0.92,% Slots,,idq.ms_uops,0.00,5.25,
36.076365999,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.61,% Clocks,,,0.00,5.25,
36.076365999,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
36.076365999,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.06,% Clocks,,idq.ms_switches,0.00,5.25,
36.076365999,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.84,% Core_Clocks,,,0.00,5.26,
36.076365999,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.36,% Core_Clocks,,,0.00,5.25,
36.076365999,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
36.076365999,S1-C0,Frontend_Bound,39.37,% Slots,,,0.00,5.26,<==
36.076365999,S1-C0,Bad_Speculation,14.50,% Slots,,,0.00,5.26,
36.076365999,S1-C0,Backend_Bound,17.30,% Slots,,,0.00,5.26,
36.076365999,S1-C0,Frontend_Bound.Frontend_Latency,21.95,% Slots,,rs_events.empty_end,0.00,5.26,
36.076365999,S1-C0,Frontend_Bound.Frontend_Bandwidth,18.45,% Slots,,,0.00,5.26,
36.076365999,S1-C0,Bad_Speculation.Branch_Mispredicts,14.36,% Slots,,br_misp_retired.all_branches,0.00,5.25,
36.076365999,S1-C0,Backend_Bound.Memory_Bound,11.04,% Slots,,,0.00,5.26,
36.076365999,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.85,% Clocks,,,0.00,5.26,
36.076365999,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
36.076365999,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
36.076365999,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
36.076365999,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
36.076365999,S1-C1,Frontend_Bound,27.77,% Slots,,,0.00,5.26,
36.076365999,S1-C1,Bad_Speculation,19.01,% Slots,,,0.00,5.26,
36.076365999,S1-C1,Backend_Bound,18.97,% Slots,,,0.00,5.26,
36.076365999,S1-C1,Frontend_Bound.Frontend_Latency,19.68,% Slots,,rs_events.empty_end,0.00,5.26,
36.076365999,S1-C1,Bad_Speculation.Branch_Mispredicts,18.79,% Slots,,br_misp_retired.all_branches,0.00,5.26,
36.076365999,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.66,% Clocks,,,0.00,5.25,
36.076365999,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
36.076365999,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
36.076365999,S1-C2,Frontend_Bound,31.38,% Slots,,,0.00,5.26,
36.076365999,S1-C2,Bad_Speculation,12.98,% Slots,,,0.00,5.26,
36.076365999,S1-C2,Backend_Bound,27.48,% Slots,,,0.00,5.26,
36.076365999,S1-C2,Frontend_Bound.Frontend_Latency,27.75,% Slots,,rs_events.empty_end,0.00,5.26,
36.076365999,S1-C2,Bad_Speculation.Branch_Mispredicts,12.81,% Slots,,br_misp_retired.all_branches,0.00,5.25,
36.076365999,S1-C2,Backend_Bound.Memory_Bound,17.20,% Slots,,,0.00,5.26,
36.076365999,S1-C2,Backend_Bound.Core_Bound,10.28,% Slots,,,0.00,5.26,
36.076365999,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.99,% Clocks,,,0.00,5.25,
36.076365999,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
36.076365999,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
36.076365999,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
36.076365999,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.47,% Clocks,,,0.00,5.25,
36.076365999,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
36.076365999,S1-C3,Frontend_Bound,27.78,% Slots,,,0.00,5.25,<==
36.076365999,S1-C3,Bad_Speculation,12.00,% Slots,,,0.00,5.25,
36.076365999,S1-C3,Backend_Bound,23.50,% Slots,,,0.00,5.25,
36.076365999,S1-C3,Frontend_Bound.Frontend_Latency,18.09,% Slots,,rs_events.empty_end,0.00,5.25,
36.076365999,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.81,% Slots,,,0.00,5.25,
36.076365999,S1-C3,Bad_Speculation.Branch_Mispredicts,11.86,% Slots,,br_misp_retired.all_branches,0.00,5.24,
36.076365999,S1-C3,Backend_Bound.Memory_Bound,12.98,% Slots,,,0.00,5.25,
36.076365999,S1-C3,Backend_Bound.Core_Bound,10.52,% Slots,,,0.00,5.25,
36.076365999,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.25,
36.076365999,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
36.076365999,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.19,% Core_Clocks,,,0.00,5.25,
36.076365999,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
36.076365999,S1-C4,Frontend_Bound,30.75,% Slots,,,0.00,5.26,<==
36.076365999,S1-C4,Bad_Speculation,15.17,% Slots,,,0.00,5.26,
36.076365999,S1-C4,Backend_Bound,24.42,% Slots,,,0.00,5.26,
36.076365999,S1-C4,Frontend_Bound.Frontend_Latency,17.50,% Slots,,rs_events.empty_end,0.00,5.26,
36.076365999,S1-C4,Frontend_Bound.Frontend_Bandwidth,22.29,% Slots,,,0.00,5.25,
36.076365999,S1-C4,Bad_Speculation.Branch_Mispredicts,14.99,% Slots,,br_misp_retired.all_branches,0.00,5.26,
36.076365999,S1-C4,Backend_Bound.Memory_Bound,13.52,% Slots,,,0.00,5.26,
36.076365999,S1-C4,Backend_Bound.Core_Bound,10.90,% Slots,,,0.00,5.26,
36.076365999,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.14,% Clocks,,,0.00,5.25,
36.076365999,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
36.076365999,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.30,% Core_Clocks,,,0.00,5.25,
36.076365999,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.21,% Core_Clocks,,,0.00,5.38,
36.076365999,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
36.076365999,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
36.076365999,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.55,% Clocks,,,0.00,5.26,
36.076365999,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
36.076365999,S1-C5,Frontend_Bound,29.48,% Slots,,,0.00,5.25,<==
36.076365999,S1-C5,Bad_Speculation,18.69,% Slots,,,0.00,5.25,
36.076365999,S1-C5,Backend_Bound,19.34,% Slots,,,0.00,5.25,
36.076365999,S1-C5,Frontend_Bound.Frontend_Latency,17.81,% Slots,,rs_events.empty_end,0.00,5.25,
36.076365999,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.86,% Slots,,,0.00,5.25,
36.076365999,S1-C5,Bad_Speculation.Branch_Mispredicts,18.42,% Slots,,br_misp_retired.all_branches,0.00,5.25,
36.076365999,S1-C5,Backend_Bound.Core_Bound,10.62,% Slots,,,0.00,5.25,
36.076365999,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.14,% Clocks,,,0.00,5.26,
36.076365999,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
36.076365999,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.91,% Core_Clocks,,,0.00,5.25,
36.076365999,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.21,% Clocks,,,0.00,5.25,
36.076365999,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
36.076365999,S1-C6,Frontend_Bound,38.30,% Slots,,,0.00,5.25,<==
36.076365999,S1-C6,Bad_Speculation,14.92,% Slots,,,0.00,5.25,
36.076365999,S1-C6,Backend_Bound,19.78,% Slots,,,0.00,5.25,
36.076365999,S1-C6,Retiring,28.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
36.076365999,S1-C6,Frontend_Bound.Frontend_Latency,21.14,% Slots,,rs_events.empty_end,0.00,5.25,
36.076365999,S1-C6,Frontend_Bound.Frontend_Bandwidth,23.10,% Slots,,,0.00,5.25,
36.076365999,S1-C6,Bad_Speculation.Branch_Mispredicts,14.70,% Slots,,br_misp_retired.all_branches,0.00,5.25,
36.076365999,S1-C6,Backend_Bound.Memory_Bound,13.74,% Slots,,,0.00,5.25,
36.076365999,S1-C6,Retiring.Microcode_Sequencer,1.31,% Slots,,idq.ms_uops,0.00,5.25,
36.076365999,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
36.076365999,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.44,% Clocks,,idq.ms_switches,0.00,5.26,
36.076365999,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
36.076365999,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
36.076365999,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
36.076365999,S1-C7,Frontend_Bound,26.95,% Slots,,,0.00,5.25,
36.076365999,S1-C7,Bad_Speculation,15.02,% Slots,,,0.00,5.25,
36.076365999,S1-C7,Backend_Bound,21.89,% Slots,,,0.00,5.25,
36.076365999,S1-C7,Frontend_Bound.Frontend_Latency,20.01,% Slots,,rs_events.empty_end,0.00,5.25,<==
36.076365999,S1-C7,Bad_Speculation.Branch_Mispredicts,14.80,% Slots,,br_misp_retired.all_branches,0.00,5.25,
36.076365999,S1-C7,Backend_Bound.Memory_Bound,14.75,% Slots,,,0.00,5.25,
36.076365999,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.81,% Clocks,,,0.00,5.26,
36.076365999,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
36.076365999,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
36.076365999,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
36.076365999,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
36.076365999,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
36.076365999,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
36.076365999,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
36.076365999,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
36.076365999,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
36.076365999,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
36.076365999,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
36.076365999,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
36.076365999,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
36.076365999,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
36.076365999,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
36.076365999,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
36.076365999,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
36.076365999,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
36.076365999,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
36.076365999,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
37.511029928,S0-C0,Frontend_Bound,29.08,% Slots,,,0.00,5.15,
37.511029928,S0-C0,Bad_Speculation,10.56,% Slots,,,0.00,5.15,
37.511029928,S0-C0,Backend_Bound,36.45,% Slots,,,0.00,5.15,<==
37.511029928,S0-C0,Frontend_Bound.Frontend_Latency,23.75,% Slots,,rs_events.empty_end,0.00,5.02,
37.511029928,S0-C0,Bad_Speculation.Branch_Mispredicts,10.44,% Slots,,br_misp_retired.all_branches,0.00,5.15,
37.511029928,S0-C0,Backend_Bound.Memory_Bound,17.08,% Slots,,,0.00,5.02,
37.511029928,S0-C0,Backend_Bound.Core_Bound,19.36,% Slots,,,0.00,5.02,
37.511029928,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.72,% Clocks,,,0.00,5.3,
37.511029928,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
37.511029928,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
37.511029928,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
37.511029928,S0-C1,Frontend_Bound,26.11,% Slots,,,0.00,5.16,
37.511029928,S0-C1,Bad_Speculation,19.06,% Slots,,,0.00,5.16,
37.511029928,S0-C1,Backend_Bound,14.65,% Slots,,,0.00,5.16,
37.511029928,S0-C1,Frontend_Bound.Frontend_Latency,18.30,% Slots,,rs_events.empty_end,0.00,5.02,
37.511029928,S0-C1,Bad_Speculation.Branch_Mispredicts,18.87,% Slots,,br_misp_retired.all_branches,0.00,5.16,
37.511029928,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
37.511029928,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
37.511029928,S0-C2,Frontend_Bound,33.10,% Slots,,,0.00,5.16,
37.511029928,S0-C2,Bad_Speculation,12.10,% Slots,,,0.00,5.16,
37.511029928,S0-C2,Backend_Bound,25.20,% Slots,,,0.00,5.16,
37.511029928,S0-C2,Frontend_Bound.Frontend_Latency,21.57,% Slots,,rs_events.empty_end,0.00,5.02,
37.511029928,S0-C2,Bad_Speculation.Branch_Mispredicts,11.97,% Slots,,br_misp_retired.all_branches,0.00,5.16,
37.511029928,S0-C2,Backend_Bound.Memory_Bound,20.76,% Slots,,,0.00,5.02,
37.511029928,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.16,% Clocks,,,0.00,5.29,
37.511029928,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
37.511029928,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
37.511029928,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
37.511029928,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
37.511029928,S0-C3,Frontend_Bound,32.36,% Slots,,,0.00,5.16,
37.511029928,S0-C3,Bad_Speculation,13.50,% Slots,,,0.00,5.16,
37.511029928,S0-C3,Backend_Bound,17.04,% Slots,,,0.00,5.16,
37.511029928,S0-C3,Retiring,34.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
37.511029928,S0-C3,Frontend_Bound.Frontend_Latency,20.55,% Slots,,rs_events.empty_end,0.00,5.02,
37.511029928,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.90,% Slots,,,0.00,5.17,
37.511029928,S0-C3,Bad_Speculation.Branch_Mispredicts,13.26,% Slots,,br_misp_retired.all_branches,0.00,5.16,
37.511029928,S0-C3,Retiring.Microcode_Sequencer,2.49,% Slots,,idq.ms_uops,0.00,5.29,<==
37.511029928,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
37.511029928,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.38,% Clocks,,idq.ms_switches,0.00,5.29,
37.511029928,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
37.511029928,S0-C4,Frontend_Bound,29.03,% Slots,,,0.00,5.16,
37.511029928,S0-C4,Bad_Speculation,13.49,% Slots,,,0.00,5.16,
37.511029928,S0-C4,Backend_Bound,27.37,% Slots,,,0.00,5.16,
37.511029928,S0-C4,Frontend_Bound.Frontend_Latency,23.38,% Slots,,rs_events.empty_end,0.00,5.01,<==
37.511029928,S0-C4,Bad_Speculation.Branch_Mispredicts,13.33,% Slots,,br_misp_retired.all_branches,0.00,5.16,
37.511029928,S0-C4,Backend_Bound.Memory_Bound,18.31,% Slots,,,0.00,5.01,
37.511029928,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.49,% Clocks,,,0.00,5.29,
37.511029928,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
37.511029928,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
37.511029928,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
37.511029928,S0-C4-T0,MUX,5.01,%,,,0.00,100.0,
37.511029928,S0-C5,Frontend_Bound,32.13,% Slots,,,0.00,5.16,
37.511029928,S0-C5,Bad_Speculation,12.99,% Slots,,,0.00,5.16,
37.511029928,S0-C5,Backend_Bound,26.42,% Slots,,,0.00,5.16,
37.511029928,S0-C5,Frontend_Bound.Frontend_Latency,21.70,% Slots,,rs_events.empty_end,0.00,5.01,
37.511029928,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.53,% Slots,,,0.00,5.17,
37.511029928,S0-C5,Bad_Speculation.Branch_Mispredicts,12.83,% Slots,,br_misp_retired.all_branches,0.00,5.16,
37.511029928,S0-C5,Backend_Bound.Memory_Bound,17.29,% Slots,,,0.00,5.01,
37.511029928,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.3,
37.511029928,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
37.511029928,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.81,% Core_Clocks,,,0.00,5.3,
37.511029928,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.27,% Core_Clocks,,,0.00,5.01,
37.511029928,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
37.511029928,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
37.511029928,S0-C5-T0,MUX,5.01,%,,,0.00,100.0,
37.511029928,S0-C6,Frontend_Bound,34.25,% Slots,,,0.00,5.16,
37.511029928,S0-C6,Bad_Speculation,13.60,% Slots,,,0.00,5.16,
37.511029928,S0-C6,Backend_Bound,18.44,% Slots,,,0.00,5.16,
37.511029928,S0-C6,Frontend_Bound.Frontend_Latency,24.84,% Slots,,rs_events.empty_end,0.00,5.02,<==
37.511029928,S0-C6,Frontend_Bound.Frontend_Bandwidth,15.97,% Slots,,,0.00,5.17,
37.511029928,S0-C6,Bad_Speculation.Branch_Mispredicts,13.29,% Slots,,br_misp_retired.all_branches,0.00,5.16,
37.511029928,S0-C6,Backend_Bound.Memory_Bound,10.32,% Slots,,,0.00,5.02,
37.511029928,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.42,% Clocks,,,0.00,5.3,
37.511029928,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
37.511029928,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.57,% Core_Clocks,,,0.00,5.29,
37.511029928,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
37.511029928,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
37.511029928,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
37.511029928,S0-C7,Frontend_Bound,32.06,% Slots,,,0.00,5.16,
37.511029928,S0-C7,Bad_Speculation,17.99,% Slots,,,0.00,5.16,
37.511029928,S0-C7,Backend_Bound,13.95,% Slots,,,0.00,5.16,
37.511029928,S0-C7,Retiring,27.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
37.511029928,S0-C7,Frontend_Bound.Frontend_Latency,20.78,% Slots,,rs_events.empty_end,0.00,5.02,
37.511029928,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.92,% Slots,,,0.00,5.17,
37.511029928,S0-C7,Bad_Speculation.Branch_Mispredicts,17.69,% Slots,,br_misp_retired.all_branches,0.00,5.16,
37.511029928,S0-C7,Retiring.Microcode_Sequencer,1.39,% Slots,,idq.ms_uops,0.00,5.29,
37.511029928,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.40,% Clocks,,,0.00,5.3,
37.511029928,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
37.511029928,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.06,% Clocks,,idq.ms_switches,0.00,5.3,
37.511029928,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.13,% Core_Clocks,,,0.00,5.3,
37.511029928,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.18,% Core_Clocks,,,0.00,5.01,
37.511029928,S0-C7-T0,MUX,5.01,%,,,0.00,100.0,
37.511029928,S1-C0,Frontend_Bound,37.95,% Slots,,,0.00,5.16,
37.511029928,S1-C0,Bad_Speculation,11.17,% Slots,,,0.00,5.16,
37.511029928,S1-C0,Backend_Bound,20.39,% Slots,,,0.00,5.16,
37.511029928,S1-C0,Frontend_Bound.Frontend_Latency,26.88,% Slots,,rs_events.empty_end,0.00,5.02,
37.511029928,S1-C0,Bad_Speculation.Branch_Mispredicts,11.02,% Slots,,br_misp_retired.all_branches,0.00,5.16,
37.511029928,S1-C0,Backend_Bound.Memory_Bound,11.10,% Slots,,,0.00,5.02,
37.511029928,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.3,
37.511029928,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
37.511029928,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
37.511029928,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
37.511029928,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
37.511029928,S1-C1,Frontend_Bound,32.71,% Slots,,,0.00,5.15,
37.511029928,S1-C1,Bad_Speculation,13.69,% Slots,,,0.00,5.15,
37.511029928,S1-C1,Backend_Bound,22.74,% Slots,,,0.00,5.15,
37.511029928,S1-C1,Frontend_Bound.Frontend_Latency,26.65,% Slots,,rs_events.empty_end,0.00,5.02,
37.511029928,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.20,% Slots,,,0.00,5.16,
37.511029928,S1-C1,Bad_Speculation.Branch_Mispredicts,13.50,% Slots,,br_misp_retired.all_branches,0.00,5.15,
37.511029928,S1-C1,Backend_Bound.Memory_Bound,13.91,% Slots,,,0.00,5.02,
37.511029928,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.30,% Clocks,,,0.00,5.29,
37.511029928,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
37.511029928,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.43,% Core_Clocks,,,0.00,5.14,
37.511029928,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
37.511029928,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
37.511029928,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
37.511029928,S1-C2,Frontend_Bound,28.96,% Slots,,,0.00,5.15,
37.511029928,S1-C2,Bad_Speculation,19.94,% Slots,,,0.00,5.15,
37.511029928,S1-C2,Backend_Bound,16.27,% Slots,,,0.00,5.15,
37.511029928,S1-C2,Frontend_Bound.Frontend_Latency,18.79,% Slots,,rs_events.empty_end,0.00,5.02,
37.511029928,S1-C2,Bad_Speculation.Branch_Mispredicts,19.77,% Slots,,br_misp_retired.all_branches,0.00,5.15,
37.511029928,S1-C2,Backend_Bound.Memory_Bound,13.47,% Slots,,,0.00,5.02,
37.511029928,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.93,% Clocks,,,0.00,5.3,
37.511029928,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
37.511029928,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
37.511029928,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
37.511029928,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
37.511029928,S1-C3,Frontend_Bound,29.27,% Slots,,,0.00,5.15,
37.511029928,S1-C3,Bad_Speculation,19.73,% Slots,,,0.00,5.15,
37.511029928,S1-C3,Backend_Bound,19.07,% Slots,,,0.00,5.15,
37.511029928,S1-C3,Frontend_Bound.Frontend_Latency,21.70,% Slots,,rs_events.empty_end,0.00,5.02,
37.511029928,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.42,% Slots,,,0.00,5.16,
37.511029928,S1-C3,Bad_Speculation.Branch_Mispredicts,19.54,% Slots,,br_misp_retired.all_branches,0.00,5.15,
37.511029928,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.99,% Clocks,,,0.00,5.29,
37.511029928,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
37.511029928,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.43,% Core_Clocks,,,0.00,5.3,
37.511029928,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
37.511029928,S1-C4,Frontend_Bound,32.15,% Slots,,,0.00,5.15,<==
37.511029928,S1-C4,Bad_Speculation,19.43,% Slots,,,0.00,5.15,
37.511029928,S1-C4,Backend_Bound,13.35,% Slots,,,0.00,5.15,
37.511029928,S1-C4,Frontend_Bound.Frontend_Latency,18.95,% Slots,,rs_events.empty_end,0.00,5.02,
37.511029928,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.97,% Slots,,,0.00,5.17,
37.511029928,S1-C4,Bad_Speculation.Branch_Mispredicts,19.25,% Slots,,br_misp_retired.all_branches,0.00,5.15,
37.511029928,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.87,% Clocks,,,0.00,5.3,
37.511029928,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
37.511029928,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.64,% Core_Clocks,,,0.00,5.29,
37.511029928,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
37.511029928,S1-C5,Frontend_Bound,27.93,% Slots,,,0.00,5.15,<==
37.511029928,S1-C5,Bad_Speculation,14.75,% Slots,,,0.00,5.15,
37.511029928,S1-C5,Backend_Bound,23.16,% Slots,,,0.00,5.15,
37.511029928,S1-C5,Frontend_Bound.Frontend_Latency,18.28,% Slots,,rs_events.empty_end,0.00,5.02,
37.511029928,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.21,% Slots,,,0.00,5.16,
37.511029928,S1-C5,Bad_Speculation.Branch_Mispredicts,14.62,% Slots,,br_misp_retired.all_branches,0.00,5.15,
37.511029928,S1-C5,Backend_Bound.Memory_Bound,13.49,% Slots,,,0.00,5.02,
37.511029928,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.37,% Clocks,,,0.00,5.29,
37.511029928,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
37.511029928,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.38,% Core_Clocks,,,0.00,5.3,
37.511029928,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.57,% Core_Clocks,,,0.00,5.14,
37.511029928,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
37.511029928,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
37.511029928,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
37.511029928,S1-C6,Frontend_Bound,35.28,% Slots,,,0.00,5.15,
37.511029928,S1-C6,Bad_Speculation,12.40,% Slots,,,0.00,5.15,
37.511029928,S1-C6,Backend_Bound,19.10,% Slots,,,0.00,5.15,
37.511029928,S1-C6,Frontend_Bound.Frontend_Latency,26.24,% Slots,,rs_events.empty_end,0.00,5.02,
37.511029928,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.00,% Slots,,,0.00,5.17,
37.511029928,S1-C6,Bad_Speculation.Branch_Mispredicts,12.24,% Slots,,br_misp_retired.all_branches,0.00,5.15,
37.511029928,S1-C6,Backend_Bound.Memory_Bound,14.84,% Slots,,,0.00,5.02,
37.511029928,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.88,% Clocks,,,0.00,5.3,
37.511029928,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
37.511029928,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.34,% Core_Clocks,,,0.00,5.3,
37.511029928,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
37.511029928,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
37.511029928,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
37.511029928,S1-C7,Frontend_Bound,29.68,% Slots,,,0.00,5.16,
37.511029928,S1-C7,Bad_Speculation,14.69,% Slots,,,0.00,5.16,
37.511029928,S1-C7,Backend_Bound,27.25,% Slots,,,0.00,5.16,
37.511029928,S1-C7,Frontend_Bound.Frontend_Latency,21.29,% Slots,,rs_events.empty_end,0.00,5.02,
37.511029928,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.36,% Slots,,,0.00,5.17,
37.511029928,S1-C7,Bad_Speculation.Branch_Mispredicts,14.55,% Slots,,br_misp_retired.all_branches,0.00,5.16,
37.511029928,S1-C7,Backend_Bound.Memory_Bound,12.01,% Slots,,,0.00,5.02,
37.511029928,S1-C7,Backend_Bound.Core_Bound,15.24,% Slots,,,0.00,5.02,
37.511029928,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.14,% Clocks,,,0.00,5.3,
37.511029928,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
37.511029928,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.37,% Core_Clocks,,,0.00,5.3,
37.511029928,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.46,% Core_Clocks,,,0.00,5.14,
37.511029928,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
37.511029928,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
37.511029928,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
37.511029928,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
37.511029928,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
37.511029928,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
37.511029928,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
37.511029928,S0-C4-T1,MUX,5.01,%,,,0.00,100.0,
37.511029928,S0-C5-T1,MUX,5.01,%,,,0.00,100.0,
37.511029928,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
37.511029928,S0-C7-T1,MUX,5.01,%,,,0.00,100.0,
37.511029928,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
37.511029928,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
37.511029928,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
37.511029928,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
37.511029928,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
37.511029928,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
37.511029928,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
37.511029928,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
39.068764251,S0-C0,Frontend_Bound,27.93,% Slots,,,0.00,5.26,
39.068764251,S0-C0,Bad_Speculation,10.58,% Slots,,,0.00,5.24,
39.068764251,S0-C0,Backend_Bound,35.27,% Slots,,,0.00,5.24,
39.068764251,S0-C0,Frontend_Bound.Frontend_Latency,21.38,% Slots,,rs_events.empty_end,0.00,5.18,
39.068764251,S0-C0,Bad_Speculation.Branch_Mispredicts,10.47,% Slots,,br_misp_retired.all_branches,0.00,5.13,
39.068764251,S0-C0,Backend_Bound.Memory_Bound,27.59,% Slots,,,0.00,5.14,<==
39.068764251,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.49,% Clocks,,,0.00,5.26,
39.068764251,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
39.068764251,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
39.068764251,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
39.068764251,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
39.068764251,S0-C1,Frontend_Bound,28.27,% Slots,,,0.00,5.25,
39.068764251,S0-C1,Bad_Speculation,12.10,% Slots,,,0.00,5.23,
39.068764251,S0-C1,Backend_Bound,31.84,% Slots,,,0.00,5.23,<==
39.068764251,S0-C1,Frontend_Bound.Frontend_Latency,19.57,% Slots,,rs_events.empty_end,0.00,5.18,
39.068764251,S0-C1,Bad_Speculation.Branch_Mispredicts,11.97,% Slots,,br_misp_retired.all_branches,0.00,5.14,
39.068764251,S0-C1,Backend_Bound.Memory_Bound,13.89,% Slots,,,0.00,5.13,
39.068764251,S0-C1,Backend_Bound.Core_Bound,17.95,% Slots,,,0.00,5.13,
39.068764251,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.59,% Clocks,,,0.00,5.26,
39.068764251,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
39.068764251,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
39.068764251,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
39.068764251,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.74,% Clocks,,,0.00,5.4,
39.068764251,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
39.068764251,S0-C2,Frontend_Bound,25.95,% Slots,,,0.00,5.25,
39.068764251,S0-C2,Bad_Speculation,13.81,% Slots,,,0.00,5.24,
39.068764251,S0-C2,Backend_Bound,29.73,% Slots,,,0.00,5.24,
39.068764251,S0-C2,Frontend_Bound.Frontend_Latency,21.07,% Slots,,rs_events.empty_end,0.00,5.18,
39.068764251,S0-C2,Bad_Speculation.Branch_Mispredicts,13.67,% Slots,,br_misp_retired.all_branches,0.00,5.13,
39.068764251,S0-C2,Backend_Bound.Memory_Bound,36.08,% Slots,,,0.00,5.13,<==
39.068764251,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.22,% Clocks,,,0.00,5.26,
39.068764251,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
39.068764251,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
39.068764251,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
39.068764251,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
39.068764251,S0-C3,Frontend_Bound,33.96,% Slots,,,0.00,5.25,
39.068764251,S0-C3,Bad_Speculation,15.43,% Slots,,,0.00,5.23,
39.068764251,S0-C3,Backend_Bound,18.47,% Slots,,,0.00,5.23,
39.068764251,S0-C3,Frontend_Bound.Frontend_Latency,22.50,% Slots,,rs_events.empty_end,0.00,5.17,
39.068764251,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.22,% Slots,,,0.00,5.25,
39.068764251,S0-C3,Bad_Speculation.Branch_Mispredicts,15.17,% Slots,,br_misp_retired.all_branches,0.00,5.14,
39.068764251,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.56,% Clocks,,,0.00,5.26,
39.068764251,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
39.068764251,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.79,% Core_Clocks,,,0.00,5.14,
39.068764251,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.19,% Core_Clocks,,,0.00,5.38,
39.068764251,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
39.068764251,S0-C4,Frontend_Bound,29.36,% Slots,,,0.00,5.25,
39.068764251,S0-C4,Bad_Speculation,12.43,% Slots,,,0.00,5.23,
39.068764251,S0-C4,Backend_Bound,25.18,% Slots,,,0.00,5.23,
39.068764251,S0-C4,Frontend_Bound.Frontend_Latency,19.92,% Slots,,rs_events.empty_end,0.00,5.18,
39.068764251,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.20,% Slots,,,0.00,5.25,
39.068764251,S0-C4,Bad_Speculation.Branch_Mispredicts,12.29,% Slots,,br_misp_retired.all_branches,0.00,5.14,
39.068764251,S0-C4,Backend_Bound.Memory_Bound,22.49,% Slots,,,0.00,5.14,
39.068764251,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.19,% Clocks,,,0.00,5.27,
39.068764251,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
39.068764251,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.09,% Core_Clocks,,,0.00,5.14,
39.068764251,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.20,% Core_Clocks,,,0.00,5.39,
39.068764251,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
39.068764251,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
39.068764251,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
39.068764251,S0-C5,Frontend_Bound,31.34,% Slots,,,0.00,5.25,
39.068764251,S0-C5,Bad_Speculation,10.62,% Slots,,,0.00,5.24,
39.068764251,S0-C5,Backend_Bound,22.98,% Slots,,,0.00,5.24,
39.068764251,S0-C5,Frontend_Bound.Frontend_Latency,19.17,% Slots,,rs_events.empty_end,0.00,5.18,<==
39.068764251,S0-C5,Bad_Speculation.Branch_Mispredicts,10.46,% Slots,,br_misp_retired.all_branches,0.00,5.14,
39.068764251,S0-C5,Backend_Bound.Memory_Bound,14.19,% Slots,,,0.00,5.14,
39.068764251,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.21,% Clocks,,,0.00,5.26,
39.068764251,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
39.068764251,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
39.068764251,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
39.068764251,S0-C6,Frontend_Bound,30.15,% Slots,,,0.00,5.25,
39.068764251,S0-C6,Backend_Bound,21.86,% Slots,,,0.00,5.23,
39.068764251,S0-C6,Frontend_Bound.Frontend_Latency,21.95,% Slots,,rs_events.empty_end,0.00,5.17,
39.068764251,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.25,% Slots,,,0.00,5.25,
39.068764251,S0-C6,Backend_Bound.Memory_Bound,15.39,% Slots,,,0.00,5.13,
39.068764251,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.40,% Clocks,,,0.00,5.27,
39.068764251,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
39.068764251,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
39.068764251,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
39.068764251,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
39.068764251,S0-C7,Frontend_Bound,31.82,% Slots,,,0.00,5.24,
39.068764251,S0-C7,Bad_Speculation,13.39,% Slots,,,0.00,5.23,
39.068764251,S0-C7,Backend_Bound,23.65,% Slots,,,0.00,5.23,
39.068764251,S0-C7,Frontend_Bound.Frontend_Latency,20.17,% Slots,,rs_events.empty_end,0.00,5.17,<==
39.068764251,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.10,% Slots,,,0.00,5.24,
39.068764251,S0-C7,Bad_Speculation.Branch_Mispredicts,13.24,% Slots,,br_misp_retired.all_branches,0.00,5.14,
39.068764251,S0-C7,Backend_Bound.Memory_Bound,16.45,% Slots,,,0.00,5.14,
39.068764251,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.91,% Clocks,,,0.00,5.27,
39.068764251,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
39.068764251,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.60,% Core_Clocks,,,0.00,5.13,
39.068764251,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.82,% Core_Clocks,,,0.00,5.39,
39.068764251,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
39.068764251,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
39.068764251,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
39.068764251,S1-C0,Frontend_Bound,37.62,% Slots,,,0.00,5.25,
39.068764251,S1-C0,Backend_Bound,21.07,% Slots,,,0.00,5.24,
39.068764251,S1-C0,Frontend_Bound.Frontend_Latency,26.55,% Slots,,rs_events.empty_end,0.00,5.18,<==
39.068764251,S1-C0,Backend_Bound.Memory_Bound,11.85,% Slots,,,0.00,5.13,
39.068764251,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.69,% Clocks,,,0.00,5.27,
39.068764251,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
39.068764251,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
39.068764251,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
39.068764251,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
39.068764251,S1-C1,Frontend_Bound,31.10,% Slots,,,0.00,5.25,
39.068764251,S1-C1,Bad_Speculation,11.80,% Slots,,,0.00,5.23,
39.068764251,S1-C1,Backend_Bound,23.41,% Slots,,,0.00,5.23,
39.068764251,S1-C1,Frontend_Bound.Frontend_Latency,24.48,% Slots,,rs_events.empty_end,0.00,5.26,<==
39.068764251,S1-C1,Bad_Speculation.Branch_Mispredicts,11.69,% Slots,,br_misp_retired.all_branches,0.00,5.14,
39.068764251,S1-C1,Backend_Bound.Memory_Bound,19.93,% Slots,,,0.00,5.13,
39.068764251,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.79,% Clocks,,,0.00,5.27,
39.068764251,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
39.068764251,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
39.068764251,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
39.068764251,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
39.068764251,S1-C2,Frontend_Bound,31.87,% Slots,,,0.00,5.25,
39.068764251,S1-C2,Bad_Speculation,11.10,% Slots,,,0.00,5.23,
39.068764251,S1-C2,Backend_Bound,24.43,% Slots,,,0.00,5.23,
39.068764251,S1-C2,Frontend_Bound.Frontend_Latency,22.54,% Slots,,rs_events.empty_end,0.00,5.25,
39.068764251,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.29,% Slots,,,0.00,5.25,
39.068764251,S1-C2,Bad_Speculation.Branch_Mispredicts,10.96,% Slots,,br_misp_retired.all_branches,0.00,5.14,
39.068764251,S1-C2,Backend_Bound.Memory_Bound,16.68,% Slots,,,0.00,5.14,
39.068764251,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.89,% Clocks,,,0.00,5.27,
39.068764251,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
39.068764251,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.16,% Core_Clocks,,,0.00,5.13,
39.068764251,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
39.068764251,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
39.068764251,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
39.068764251,S1-C3,Frontend_Bound,30.48,% Slots,,,0.00,5.25,
39.068764251,S1-C3,Bad_Speculation,16.12,% Slots,,,0.00,5.23,
39.068764251,S1-C3,Backend_Bound,21.84,% Slots,,,0.00,5.23,
39.068764251,S1-C3,Frontend_Bound.Frontend_Latency,20.38,% Slots,,rs_events.empty_end,0.00,5.26,<==
39.068764251,S1-C3,Bad_Speculation.Branch_Mispredicts,16.00,% Slots,,br_misp_retired.all_branches,0.00,5.14,
39.068764251,S1-C3,Backend_Bound.Memory_Bound,13.26,% Slots,,,0.00,5.13,
39.068764251,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.73,% Clocks,,,0.00,5.27,
39.068764251,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
39.068764251,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
39.068764251,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
39.068764251,S1-C4,Frontend_Bound,34.64,% Slots,,,0.00,5.25,
39.068764251,S1-C4,Bad_Speculation,14.83,% Slots,,,0.00,5.23,
39.068764251,S1-C4,Backend_Bound,21.13,% Slots,,,0.00,5.23,
39.068764251,S1-C4,Frontend_Bound.Frontend_Latency,29.76,% Slots,,rs_events.empty_end,0.00,5.26,<==
39.068764251,S1-C4,Bad_Speculation.Branch_Mispredicts,14.70,% Slots,,br_misp_retired.all_branches,0.00,5.14,
39.068764251,S1-C4,Backend_Bound.Memory_Bound,13.64,% Slots,,,0.00,5.13,
39.068764251,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.44,% Clocks,,,0.00,5.27,
39.068764251,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
39.068764251,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
39.068764251,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
39.068764251,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
39.068764251,S1-C5,Frontend_Bound,34.70,% Slots,,,0.00,5.25,
39.068764251,S1-C5,Backend_Bound,25.01,% Slots,,,0.00,5.23,
39.068764251,S1-C5,Frontend_Bound.Frontend_Latency,30.65,% Slots,,rs_events.empty_end,0.00,5.26,<==
39.068764251,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.04,% Slots,,,0.00,5.25,
39.068764251,S1-C5,Backend_Bound.Memory_Bound,15.34,% Slots,,,0.00,5.14,
39.068764251,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.65,% Clocks,,,0.00,5.27,
39.068764251,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
39.068764251,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.35,% Core_Clocks,,,0.00,5.13,
39.068764251,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
39.068764251,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
39.068764251,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
39.068764251,S1-C6,Frontend_Bound,33.32,% Slots,,,0.00,5.25,
39.068764251,S1-C6,Bad_Speculation,10.59,% Slots,,,0.00,5.23,
39.068764251,S1-C6,Backend_Bound,30.44,% Slots,,,0.00,5.23,
39.068764251,S1-C6,Frontend_Bound.Frontend_Latency,22.95,% Slots,,rs_events.empty_end,0.00,5.26,
39.068764251,S1-C6,Frontend_Bound.Frontend_Bandwidth,16.50,% Slots,,,0.00,5.25,
39.068764251,S1-C6,Bad_Speculation.Branch_Mispredicts,10.46,% Slots,,br_misp_retired.all_branches,0.00,5.14,
39.068764251,S1-C6,Backend_Bound.Memory_Bound,19.57,% Slots,,,0.00,5.13,
39.068764251,S1-C6,Backend_Bound.Core_Bound,10.87,% Slots,,,0.00,5.13,
39.068764251,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.16,% Clocks,,,0.00,5.27,
39.068764251,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
39.068764251,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.91,% Core_Clocks,,,0.00,5.13,
39.068764251,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.45,% Core_Clocks,,,0.00,5.39,
39.068764251,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
39.068764251,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
39.068764251,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
39.068764251,S1-C7,Frontend_Bound,34.89,% Slots,,,0.00,5.25,
39.068764251,S1-C7,Bad_Speculation,13.19,% Slots,,,0.00,5.23,
39.068764251,S1-C7,Backend_Bound,19.31,% Slots,,,0.00,5.23,
39.068764251,S1-C7,Frontend_Bound.Frontend_Latency,26.64,% Slots,,rs_events.empty_end,0.00,5.25,
39.068764251,S1-C7,Bad_Speculation.Branch_Mispredicts,13.08,% Slots,,br_misp_retired.all_branches,0.00,5.13,
39.068764251,S1-C7,Backend_Bound.Memory_Bound,14.56,% Slots,,,0.00,5.14,
39.068764251,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.05,% Clocks,,,0.00,5.27,
39.068764251,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
39.068764251,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
39.068764251,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
39.068764251,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
39.068764251,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
39.068764251,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
39.068764251,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
39.068764251,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
39.068764251,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
39.068764251,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
39.068764251,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
39.068764251,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
39.068764251,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
39.068764251,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
39.068764251,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
39.068764251,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
39.068764251,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
39.068764251,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
39.068764251,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
39.068764251,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
40.494276218,S0-C0,Frontend_Bound,30.34,% Slots,,,0.00,5.14,
40.494276218,S0-C0,Bad_Speculation,12.74,% Slots,,,0.00,5.14,
40.494276218,S0-C0,Backend_Bound,28.60,% Slots,,,0.00,5.14,
40.494276218,S0-C0,Frontend_Bound.Frontend_Latency,20.02,% Slots,,rs_events.empty_end,0.00,5.14,
40.494276218,S0-C0,Bad_Speculation.Branch_Mispredicts,12.53,% Slots,,br_misp_retired.all_branches,0.00,5.14,
40.494276218,S0-C0,Backend_Bound.Memory_Bound,23.55,% Slots,,,0.00,5.14,
40.494276218,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.90,% Clocks,,,0.00,5.18,
40.494276218,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
40.494276218,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
40.494276218,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
40.494276218,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
40.494276218,S0-C1,Frontend_Bound,34.68,% Slots,,,0.00,5.14,
40.494276218,S0-C1,Bad_Speculation,15.95,% Slots,,,0.00,5.14,
40.494276218,S0-C1,Backend_Bound,16.63,% Slots,,,0.00,5.14,
40.494276218,S0-C1,Frontend_Bound.Frontend_Latency,24.66,% Slots,,rs_events.empty_end,0.00,5.14,
40.494276218,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.04,% Slots,,,0.00,5.15,
40.494276218,S0-C1,Bad_Speculation.Branch_Mispredicts,15.71,% Slots,,br_misp_retired.all_branches,0.00,5.14,
40.494276218,S0-C1,Backend_Bound.Memory_Bound,12.13,% Slots,,,0.00,5.14,
40.494276218,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.94,% Clocks,,,0.00,5.17,
40.494276218,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,<==
40.494276218,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
40.494276218,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
40.494276218,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
40.494276218,S0-C2,Frontend_Bound,32.66,% Slots,,,0.00,5.15,
40.494276218,S0-C2,Bad_Speculation,13.85,% Slots,,,0.00,5.15,
40.494276218,S0-C2,Backend_Bound,27.74,% Slots,,,0.00,5.15,
40.494276218,S0-C2,Frontend_Bound.Frontend_Latency,21.66,% Slots,,rs_events.empty_end,0.00,5.15,
40.494276218,S0-C2,Bad_Speculation.Branch_Mispredicts,13.70,% Slots,,br_misp_retired.all_branches,0.00,5.15,
40.494276218,S0-C2,Backend_Bound.Memory_Bound,18.53,% Slots,,,0.00,5.15,
40.494276218,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.33,% Clocks,,,0.00,5.18,
40.494276218,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
40.494276218,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
40.494276218,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
40.494276218,S0-C3,Frontend_Bound,32.79,% Slots,,,0.00,5.14,
40.494276218,S0-C3,Bad_Speculation,14.46,% Slots,,,0.00,5.14,
40.494276218,S0-C3,Backend_Bound,25.28,% Slots,,,0.00,5.14,
40.494276218,S0-C3,Frontend_Bound.Frontend_Latency,23.81,% Slots,,rs_events.empty_end,0.00,5.14,
40.494276218,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.57,% Slots,,,0.00,5.15,
40.494276218,S0-C3,Bad_Speculation.Branch_Mispredicts,14.32,% Slots,,br_misp_retired.all_branches,0.00,5.14,
40.494276218,S0-C3,Backend_Bound.Memory_Bound,18.11,% Slots,,,0.00,5.14,
40.494276218,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.18,
40.494276218,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,<==
40.494276218,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.09,% Core_Clocks,,,0.00,5.33,
40.494276218,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.79,% Core_Clocks,,,0.00,5.33,
40.494276218,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
40.494276218,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
40.494276218,S0-C4,Frontend_Bound,39.42,% Slots,,,0.00,5.14,
40.494276218,S0-C4,Bad_Speculation,13.86,% Slots,,,0.00,5.14,
40.494276218,S0-C4,Backend_Bound,16.72,% Slots,,,0.00,5.14,
40.494276218,S0-C4,Frontend_Bound.Frontend_Latency,22.53,% Slots,,rs_events.empty_end,0.00,5.14,
40.494276218,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.05,% Slots,,,0.00,5.14,
40.494276218,S0-C4,Bad_Speculation.Branch_Mispredicts,13.68,% Slots,,br_misp_retired.all_branches,0.00,5.14,
40.494276218,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.22,% Clocks,,,0.00,5.16,
40.494276218,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,<==
40.494276218,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.27,% Core_Clocks,,,0.00,5.33,
40.494276218,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
40.494276218,S0-C5,Frontend_Bound,33.46,% Slots,,,0.00,5.15,
40.494276218,S0-C5,Bad_Speculation,15.24,% Slots,,,0.00,5.15,
40.494276218,S0-C5,Backend_Bound,20.58,% Slots,,,0.00,5.15,
40.494276218,S0-C5,Frontend_Bound.Frontend_Latency,21.27,% Slots,,rs_events.empty_end,0.00,5.15,
40.494276218,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.07,% Slots,,,0.00,5.15,
40.494276218,S0-C5,Bad_Speculation.Branch_Mispredicts,15.08,% Slots,,br_misp_retired.all_branches,0.00,5.15,
40.494276218,S0-C5,Backend_Bound.Memory_Bound,15.63,% Slots,,,0.00,5.15,
40.494276218,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.50,% Clocks,,,0.00,5.17,
40.494276218,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,<==
40.494276218,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.55,% Core_Clocks,,,0.00,5.34,
40.494276218,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.29,% Core_Clocks,,,0.00,5.33,
40.494276218,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
40.494276218,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
40.494276218,S0-C6,Frontend_Bound,30.44,% Slots,,,0.00,5.14,
40.494276218,S0-C6,Bad_Speculation,13.87,% Slots,,,0.00,5.14,
40.494276218,S0-C6,Backend_Bound,19.79,% Slots,,,0.00,5.14,
40.494276218,S0-C6,Frontend_Bound.Frontend_Latency,18.64,% Slots,,rs_events.empty_end,0.00,5.14,
40.494276218,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.07,% Slots,,,0.00,5.15,
40.494276218,S0-C6,Bad_Speculation.Branch_Mispredicts,13.65,% Slots,,br_misp_retired.all_branches,0.00,5.14,
40.494276218,S0-C6,Backend_Bound.Core_Bound,10.30,% Slots,,,0.00,5.14,
40.494276218,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.02,% Clocks,,,0.00,5.17,
40.494276218,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,<==
40.494276218,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,46.73,% Core_Clocks,,,0.00,5.34,
40.494276218,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.20,% Core_Clocks,,,0.00,5.34,
40.494276218,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
40.494276218,S0-C7,Frontend_Bound,35.57,% Slots,,,0.00,5.33,
40.494276218,S0-C7,Bad_Speculation,13.29,% Slots,,,0.00,5.33,
40.494276218,S0-C7,Backend_Bound,18.34,% Slots,,,0.00,5.33,
40.494276218,S0-C7,Frontend_Bound.Frontend_Latency,20.06,% Slots,,rs_events.empty_end,0.00,5.33,
40.494276218,S0-C7,Bad_Speculation.Branch_Mispredicts,13.08,% Slots,,br_misp_retired.all_branches,0.00,5.33,
40.494276218,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.48,% Clocks,,,0.00,5.16,
40.494276218,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
40.494276218,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
40.494276218,S1-C0,Frontend_Bound,37.96,% Slots,,,0.00,5.34,
40.494276218,S1-C0,Bad_Speculation,17.22,% Slots,,,0.00,5.34,
40.494276218,S1-C0,Backend_Bound,14.69,% Slots,,,0.00,5.34,
40.494276218,S1-C0,Frontend_Bound.Frontend_Latency,22.93,% Slots,,rs_events.empty_end,0.00,5.33,
40.494276218,S1-C0,Bad_Speculation.Branch_Mispredicts,17.05,% Slots,,br_misp_retired.all_branches,0.00,5.33,
40.494276218,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.81,% Clocks,,,0.00,5.17,
40.494276218,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
40.494276218,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
40.494276218,S1-C1,Frontend_Bound,37.98,% Slots,,,0.00,5.34,<==
40.494276218,S1-C1,Bad_Speculation,13.87,% Slots,,,0.00,5.34,
40.494276218,S1-C1,Backend_Bound,18.89,% Slots,,,0.00,5.34,
40.494276218,S1-C1,Frontend_Bound.Frontend_Latency,28.09,% Slots,,rs_events.empty_end,0.00,5.32,
40.494276218,S1-C1,Frontend_Bound.Frontend_Bandwidth,23.24,% Slots,,,0.00,5.19,
40.494276218,S1-C1,Bad_Speculation.Branch_Mispredicts,13.65,% Slots,,br_misp_retired.all_branches,0.00,5.34,
40.494276218,S1-C1,Backend_Bound.Memory_Bound,15.85,% Slots,,,0.00,5.32,
40.494276218,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.64,% Clocks,,,0.00,5.17,
40.494276218,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
40.494276218,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
40.494276218,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
40.494276218,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
40.494276218,S1-C2,Frontend_Bound,33.58,% Slots,,,0.00,5.34,
40.494276218,S1-C2,Bad_Speculation,11.81,% Slots,,,0.00,5.34,
40.494276218,S1-C2,Backend_Bound,19.66,% Slots,,,0.00,5.34,
40.494276218,S1-C2,Frontend_Bound.Frontend_Latency,23.28,% Slots,,rs_events.empty_end,0.00,5.33,
40.494276218,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.66,% Slots,,,0.00,5.19,
40.494276218,S1-C2,Bad_Speculation.Branch_Mispredicts,11.68,% Slots,,br_misp_retired.all_branches,0.00,5.33,
40.494276218,S1-C2,Backend_Bound.Memory_Bound,15.18,% Slots,,,0.00,5.33,
40.494276218,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.32,% Clocks,,,0.00,5.17,
40.494276218,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,<==
40.494276218,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
40.494276218,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
40.494276218,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
40.494276218,S1-C3,Frontend_Bound,33.16,% Slots,,,0.00,5.34,<==
40.494276218,S1-C3,Bad_Speculation,18.21,% Slots,,,0.00,5.34,
40.494276218,S1-C3,Backend_Bound,17.83,% Slots,,,0.00,5.34,
40.494276218,S1-C3,Frontend_Bound.Frontend_Latency,21.02,% Slots,,rs_events.empty_end,0.00,5.33,
40.494276218,S1-C3,Frontend_Bound.Frontend_Bandwidth,24.45,% Slots,,,0.00,5.19,
40.494276218,S1-C3,Bad_Speculation.Branch_Mispredicts,18.06,% Slots,,br_misp_retired.all_branches,0.00,5.33,
40.494276218,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.35,% Clocks,,,0.00,5.17,
40.494276218,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
40.494276218,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.19,% Core_Clocks,,,0.00,5.33,
40.494276218,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.62,% Core_Clocks,,,0.00,5.33,
40.494276218,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
40.494276218,S1-C4,Frontend_Bound,34.56,% Slots,,,0.00,5.34,
40.494276218,S1-C4,Bad_Speculation,15.63,% Slots,,,0.00,5.34,
40.494276218,S1-C4,Backend_Bound,22.51,% Slots,,,0.00,5.34,
40.494276218,S1-C4,Frontend_Bound.Frontend_Latency,32.48,% Slots,,rs_events.empty_end,0.00,5.33,
40.494276218,S1-C4,Bad_Speculation.Branch_Mispredicts,15.41,% Slots,,br_misp_retired.all_branches,0.00,5.33,
40.494276218,S1-C4,Backend_Bound.Memory_Bound,16.03,% Slots,,,0.00,5.33,
40.494276218,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.17,
40.494276218,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
40.494276218,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
40.494276218,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
40.494276218,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
40.494276218,S1-C5,Frontend_Bound,33.15,% Slots,,,0.00,5.34,
40.494276218,S1-C5,Bad_Speculation,15.32,% Slots,,,0.00,5.34,
40.494276218,S1-C5,Backend_Bound,21.44,% Slots,,,0.00,5.34,
40.494276218,S1-C5,Frontend_Bound.Frontend_Latency,24.03,% Slots,,rs_events.empty_end,0.00,5.33,
40.494276218,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.14,% Slots,,,0.00,5.19,
40.494276218,S1-C5,Bad_Speculation.Branch_Mispredicts,15.16,% Slots,,br_misp_retired.all_branches,0.00,5.33,
40.494276218,S1-C5,Backend_Bound.Memory_Bound,15.26,% Slots,,,0.00,5.33,
40.494276218,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.07,% Clocks,,,0.00,5.18,
40.494276218,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
40.494276218,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
40.494276218,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
40.494276218,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
40.494276218,S1-C6,Frontend_Bound,30.89,% Slots,,,0.00,5.34,
40.494276218,S1-C6,Bad_Speculation,17.72,% Slots,,,0.00,5.34,
40.494276218,S1-C6,Backend_Bound,21.14,% Slots,,,0.00,5.34,
40.494276218,S1-C6,Frontend_Bound.Frontend_Latency,26.05,% Slots,,rs_events.empty_end,0.00,5.33,
40.494276218,S1-C6,Bad_Speculation.Branch_Mispredicts,17.45,% Slots,,br_misp_retired.all_branches,0.00,5.34,
40.494276218,S1-C6,Backend_Bound.Core_Bound,11.18,% Slots,,,0.00,5.33,
40.494276218,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.68,% Clocks,,,0.00,5.17,
40.494276218,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
40.494276218,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
40.494276218,S1-C7,Frontend_Bound,33.87,% Slots,,,0.00,5.34,
40.494276218,S1-C7,Bad_Speculation,14.07,% Slots,,,0.00,5.34,
40.494276218,S1-C7,Backend_Bound,21.78,% Slots,,,0.00,5.34,
40.494276218,S1-C7,Frontend_Bound.Frontend_Latency,23.75,% Slots,,rs_events.empty_end,0.00,5.33,
40.494276218,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.39,% Slots,,,0.00,5.19,
40.494276218,S1-C7,Bad_Speculation.Branch_Mispredicts,13.89,% Slots,,br_misp_retired.all_branches,0.00,5.33,
40.494276218,S1-C7,Backend_Bound.Memory_Bound,12.89,% Slots,,,0.00,5.33,
40.494276218,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.77,% Clocks,,,0.00,5.17,
40.494276218,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
40.494276218,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.89,% Core_Clocks,,,0.00,5.33,
40.494276218,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
40.494276218,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
40.494276218,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
40.494276218,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
40.494276218,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
40.494276218,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
40.494276218,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
40.494276218,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
40.494276218,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
40.494276218,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
40.494276218,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
40.494276218,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
40.494276218,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
40.494276218,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
40.494276218,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
40.494276218,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
40.494276218,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
40.494276218,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
40.494276218,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
42.047897309,S0-C0,Frontend_Bound,31.18,% Slots,,,0.00,5.15,
42.047897309,S0-C0,Bad_Speculation,11.90,% Slots,,,0.00,5.15,
42.047897309,S0-C0,Backend_Bound,26.32,% Slots,,,0.00,5.15,
42.047897309,S0-C0,Frontend_Bound.Frontend_Latency,26.82,% Slots,,rs_events.empty_end,0.00,5.15,
42.047897309,S0-C0,Bad_Speculation.Branch_Mispredicts,11.70,% Slots,,br_misp_retired.all_branches,0.00,5.15,
42.047897309,S0-C0,Backend_Bound.Memory_Bound,18.85,% Slots,,,0.00,5.15,
42.047897309,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.72,% Clocks,,,0.00,5.41,
42.047897309,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,<==
42.047897309,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,
42.047897309,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
42.047897309,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
42.047897309,S0-C1,Frontend_Bound,28.64,% Slots,,,0.00,5.15,
42.047897309,S0-C1,Bad_Speculation,13.67,% Slots,,,0.00,5.15,
42.047897309,S0-C1,Backend_Bound,23.30,% Slots,,,0.00,5.15,
42.047897309,S0-C1,Frontend_Bound.Frontend_Latency,19.21,% Slots,,rs_events.empty_end,0.00,5.15,<==
42.047897309,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.01,% Slots,,,0.00,5.15,
42.047897309,S0-C1,Bad_Speculation.Branch_Mispredicts,13.54,% Slots,,br_misp_retired.all_branches,0.00,5.15,
42.047897309,S0-C1,Backend_Bound.Memory_Bound,12.98,% Slots,,,0.00,5.15,
42.047897309,S0-C1,Backend_Bound.Core_Bound,10.32,% Slots,,,0.00,5.15,
42.047897309,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.88,% Clocks,,,0.00,5.41,
42.047897309,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
42.047897309,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.37,% Core_Clocks,,,0.00,5.15,
42.047897309,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.09,% Core_Clocks,,,0.00,5.15,
42.047897309,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,
42.047897309,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
42.047897309,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
42.047897309,S0-C2,Frontend_Bound,26.10,% Slots,,,0.00,5.15,
42.047897309,S0-C2,Bad_Speculation,13.97,% Slots,,,0.00,5.15,
42.047897309,S0-C2,Backend_Bound,24.17,% Slots,,,0.00,5.15,
42.047897309,S0-C2,Frontend_Bound.Frontend_Latency,21.82,% Slots,,rs_events.empty_end,0.00,5.15,
42.047897309,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.07,% Slots,,,0.00,5.15,
42.047897309,S0-C2,Bad_Speculation.Branch_Mispredicts,13.81,% Slots,,br_misp_retired.all_branches,0.00,5.15,
42.047897309,S0-C2,Backend_Bound.Memory_Bound,17.15,% Slots,,,0.00,5.15,
42.047897309,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.41,
42.047897309,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,<==
42.047897309,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.01,% Core_Clocks,,,0.00,5.15,
42.047897309,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.75,% Core_Clocks,,,0.00,5.15,
42.047897309,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,
42.047897309,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
42.047897309,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
42.047897309,S0-C3,Frontend_Bound,33.52,% Slots,,,0.00,5.15,
42.047897309,S0-C3,Bad_Speculation,13.06,% Slots,,,0.00,5.15,
42.047897309,S0-C3,Backend_Bound,17.71,% Slots,,,0.00,5.15,
42.047897309,S0-C3,Frontend_Bound.Frontend_Latency,22.03,% Slots,,rs_events.empty_end,0.00,5.15,<==
42.047897309,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.85,% Slots,,,0.00,5.15,
42.047897309,S0-C3,Bad_Speculation.Branch_Mispredicts,12.93,% Slots,,br_misp_retired.all_branches,0.00,5.14,
42.047897309,S0-C3,Backend_Bound.Memory_Bound,12.12,% Slots,,,0.00,5.15,
42.047897309,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.50,% Clocks,,,0.00,5.41,
42.047897309,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
42.047897309,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.47,% Core_Clocks,,,0.00,5.15,
42.047897309,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,
42.047897309,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
42.047897309,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
42.047897309,S0-C4,Frontend_Bound,29.93,% Slots,,,0.00,5.15,
42.047897309,S0-C4,Bad_Speculation,13.09,% Slots,,,0.00,5.15,
42.047897309,S0-C4,Backend_Bound,27.51,% Slots,,,0.00,5.15,
42.047897309,S0-C4,Frontend_Bound.Frontend_Latency,21.67,% Slots,,rs_events.empty_end,0.00,5.15,
42.047897309,S0-C4,Bad_Speculation.Branch_Mispredicts,12.97,% Slots,,br_misp_retired.all_branches,0.00,5.15,
42.047897309,S0-C4,Backend_Bound.Memory_Bound,14.63,% Slots,,,0.00,5.15,
42.047897309,S0-C4,Backend_Bound.Core_Bound,12.88,% Slots,,,0.00,5.15,
42.047897309,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.16,% Clocks,,,0.00,5.4,
42.047897309,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,<==
42.047897309,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,
42.047897309,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
42.047897309,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.25,% Clocks,,,0.00,5.15,
42.047897309,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
42.047897309,S0-C5,Frontend_Bound,29.63,% Slots,,,0.00,5.15,
42.047897309,S0-C5,Bad_Speculation,14.90,% Slots,,,0.00,5.15,
42.047897309,S0-C5,Backend_Bound,24.40,% Slots,,,0.00,5.15,
42.047897309,S0-C5,Frontend_Bound.Frontend_Latency,21.96,% Slots,,rs_events.empty_end,0.00,5.15,
42.047897309,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.01,% Slots,,,0.00,5.15,
42.047897309,S0-C5,Bad_Speculation.Branch_Mispredicts,14.73,% Slots,,br_misp_retired.all_branches,0.00,5.14,
42.047897309,S0-C5,Backend_Bound.Memory_Bound,17.24,% Slots,,,0.00,5.15,
42.047897309,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.41,
42.047897309,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,<==
42.047897309,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.72,% Core_Clocks,,,0.00,5.15,
42.047897309,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,
42.047897309,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
42.047897309,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
42.047897309,S0-C6,Frontend_Bound,28.29,% Slots,,,0.00,5.15,
42.047897309,S0-C6,Bad_Speculation,13.85,% Slots,,,0.00,5.15,
42.047897309,S0-C6,Backend_Bound,27.76,% Slots,,,0.00,5.15,
42.047897309,S0-C6,Frontend_Bound.Frontend_Latency,23.75,% Slots,,rs_events.empty_end,0.00,5.14,
42.047897309,S0-C6,Bad_Speculation.Branch_Mispredicts,13.74,% Slots,,br_misp_retired.all_branches,0.00,5.15,
42.047897309,S0-C6,Backend_Bound.Memory_Bound,17.90,% Slots,,,0.00,5.14,
42.047897309,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.46,% Clocks,,,0.00,5.4,
42.047897309,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,<==
42.047897309,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,
42.047897309,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
42.047897309,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
42.047897309,S0-C7,Frontend_Bound,31.49,% Slots,,,0.00,5.14,
42.047897309,S0-C7,Bad_Speculation,12.94,% Slots,,,0.00,5.14,
42.047897309,S0-C7,Backend_Bound,25.62,% Slots,,,0.00,5.14,
42.047897309,S0-C7,Frontend_Bound.Frontend_Latency,21.16,% Slots,,rs_events.empty_end,0.00,5.14,
42.047897309,S0-C7,Bad_Speculation.Branch_Mispredicts,12.80,% Slots,,br_misp_retired.all_branches,0.00,5.14,
42.047897309,S0-C7,Backend_Bound.Memory_Bound,14.70,% Slots,,,0.00,5.14,
42.047897309,S0-C7,Backend_Bound.Core_Bound,10.92,% Slots,,,0.00,5.14,
42.047897309,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.41,
42.047897309,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,<==
42.047897309,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,
42.047897309,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
42.047897309,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.72,% Clocks,,,0.00,5.15,
42.047897309,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
42.047897309,S1-C0,Frontend_Bound,34.16,% Slots,,,0.00,5.15,
42.047897309,S1-C0,Bad_Speculation,14.55,% Slots,,,0.00,5.15,
42.047897309,S1-C0,Backend_Bound,21.51,% Slots,,,0.00,5.15,
42.047897309,S1-C0,Frontend_Bound.Frontend_Latency,26.41,% Slots,,rs_events.empty_end,0.00,5.15,
42.047897309,S1-C0,Bad_Speculation.Branch_Mispredicts,14.39,% Slots,,br_misp_retired.all_branches,0.00,5.15,
42.047897309,S1-C0,Backend_Bound.Memory_Bound,12.68,% Slots,,,0.00,5.15,
42.047897309,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,<==
42.047897309,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,
42.047897309,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
42.047897309,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
42.047897309,S1-C1,Frontend_Bound,33.29,% Slots,,,0.00,5.15,
42.047897309,S1-C1,Bad_Speculation,12.68,% Slots,,,0.00,5.15,
42.047897309,S1-C1,Backend_Bound,24.94,% Slots,,,0.00,5.15,
42.047897309,S1-C1,Frontend_Bound.Frontend_Latency,24.87,% Slots,,rs_events.empty_end,0.00,5.15,
42.047897309,S1-C1,Bad_Speculation.Branch_Mispredicts,12.52,% Slots,,br_misp_retired.all_branches,0.00,5.15,
42.047897309,S1-C1,Backend_Bound.Memory_Bound,15.41,% Slots,,,0.00,5.15,
42.047897309,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.34,% Clocks,,,0.00,5.4,
42.047897309,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,<==
42.047897309,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,
42.047897309,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
42.047897309,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
42.047897309,S1-C2,Frontend_Bound,30.71,% Slots,,,0.00,5.15,
42.047897309,S1-C2,Bad_Speculation,13.81,% Slots,,,0.00,5.15,
42.047897309,S1-C2,Backend_Bound,21.13,% Slots,,,0.00,5.15,
42.047897309,S1-C2,Frontend_Bound.Frontend_Latency,21.98,% Slots,,rs_events.empty_end,0.00,5.15,
42.047897309,S1-C2,Bad_Speculation.Branch_Mispredicts,13.65,% Slots,,br_misp_retired.all_branches,0.00,5.15,
42.047897309,S1-C2,Backend_Bound.Memory_Bound,12.63,% Slots,,,0.00,5.15,
42.047897309,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.89,% Clocks,,,0.00,5.4,
42.047897309,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,<==
42.047897309,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,
42.047897309,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
42.047897309,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
42.047897309,S1-C3,Frontend_Bound,32.79,% Slots,,,0.00,5.15,
42.047897309,S1-C3,Bad_Speculation,12.81,% Slots,,,0.00,5.15,
42.047897309,S1-C3,Backend_Bound,23.42,% Slots,,,0.00,5.15,
42.047897309,S1-C3,Retiring,32.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
42.047897309,S1-C3,Frontend_Bound.Frontend_Latency,28.01,% Slots,,rs_events.empty_end,0.00,5.15,
42.047897309,S1-C3,Bad_Speculation.Branch_Mispredicts,12.68,% Slots,,br_misp_retired.all_branches,0.00,5.15,
42.047897309,S1-C3,Backend_Bound.Memory_Bound,23.73,% Slots,,,0.00,5.15,
42.047897309,S1-C3,Retiring.Microcode_Sequencer,1.86,% Slots,,idq.ms_uops,0.00,5.4,
42.047897309,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.14,% Clocks,,,0.00,5.4,
42.047897309,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,<==
42.047897309,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.31,% Clocks,,idq.ms_switches,0.00,5.4,
42.047897309,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,
42.047897309,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.33,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
42.047897309,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
42.047897309,S1-C4,Frontend_Bound,29.83,% Slots,,,0.00,5.15,
42.047897309,S1-C4,Bad_Speculation,17.31,% Slots,,,0.00,5.15,
42.047897309,S1-C4,Backend_Bound,21.64,% Slots,,,0.00,5.15,
42.047897309,S1-C4,Frontend_Bound.Frontend_Latency,20.92,% Slots,,rs_events.empty_end,0.00,5.15,
42.047897309,S1-C4,Bad_Speculation.Branch_Mispredicts,17.16,% Slots,,br_misp_retired.all_branches,0.00,5.15,
42.047897309,S1-C4,Backend_Bound.Memory_Bound,14.79,% Slots,,,0.00,5.15,
42.047897309,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.14,% Clocks,,,0.00,5.4,
42.047897309,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,<==
42.047897309,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,
42.047897309,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
42.047897309,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
42.047897309,S1-C5,Frontend_Bound,30.28,% Slots,,,0.00,5.15,
42.047897309,S1-C5,Bad_Speculation,11.54,% Slots,,,0.00,5.15,
42.047897309,S1-C5,Backend_Bound,25.67,% Slots,,,0.00,5.15,
42.047897309,S1-C5,Frontend_Bound.Frontend_Latency,24.31,% Slots,,rs_events.empty_end,0.00,5.15,
42.047897309,S1-C5,Bad_Speculation.Branch_Mispredicts,11.42,% Slots,,br_misp_retired.all_branches,0.00,5.15,
42.047897309,S1-C5,Backend_Bound.Memory_Bound,18.55,% Slots,,,0.00,5.15,
42.047897309,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.17,% Clocks,,,0.00,5.4,
42.047897309,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,<==
42.047897309,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,
42.047897309,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
42.047897309,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
42.047897309,S1-C6,Frontend_Bound,32.03,% Slots,,,0.00,5.15,
42.047897309,S1-C6,Bad_Speculation,14.19,% Slots,,,0.00,5.15,
42.047897309,S1-C6,Backend_Bound,18.72,% Slots,,,0.00,5.15,
42.047897309,S1-C6,Frontend_Bound.Frontend_Latency,20.91,% Slots,,rs_events.empty_end,0.00,5.15,
42.047897309,S1-C6,Bad_Speculation.Branch_Mispredicts,14.02,% Slots,,br_misp_retired.all_branches,0.00,5.15,
42.047897309,S1-C6,Backend_Bound.Memory_Bound,12.14,% Slots,,,0.00,5.15,
42.047897309,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.13,% Clocks,,,0.00,5.4,
42.047897309,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,<==
42.047897309,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,
42.047897309,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
42.047897309,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
42.047897309,S1-C7,Frontend_Bound,27.94,% Slots,,,0.00,5.15,
42.047897309,S1-C7,Bad_Speculation,14.97,% Slots,,,0.00,5.15,
42.047897309,S1-C7,Backend_Bound,22.76,% Slots,,,0.00,5.15,
42.047897309,S1-C7,Frontend_Bound.Frontend_Latency,19.89,% Slots,,rs_events.empty_end,0.00,5.15,
42.047897309,S1-C7,Bad_Speculation.Branch_Mispredicts,14.82,% Slots,,br_misp_retired.all_branches,0.00,5.15,
42.047897309,S1-C7,Backend_Bound.Memory_Bound,15.57,% Slots,,,0.00,5.15,
42.047897309,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.49,% Clocks,,,0.00,5.41,
42.047897309,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,<==
42.047897309,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.81,
42.047897309,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
42.047897309,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
42.047897309,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
42.047897309,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
42.047897309,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
42.047897309,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
42.047897309,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
42.047897309,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
42.047897309,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
42.047897309,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
42.047897309,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
42.047897309,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
42.047897309,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
42.047897309,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
42.047897309,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
42.047897309,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
42.047897309,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
42.047897309,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
43.559690022,S0-C0,Frontend_Bound,25.05,% Slots,,,0.00,5.29,
43.559690022,S0-C0,Bad_Speculation,11.94,% Slots,,,0.00,5.29,
43.559690022,S0-C0,Backend_Bound,39.46,% Slots,,,0.00,5.29,
43.559690022,S0-C0,Frontend_Bound.Frontend_Latency,26.41,% Slots,,rs_events.empty_end,0.00,5.29,
43.559690022,S0-C0,Bad_Speculation.Branch_Mispredicts,11.71,% Slots,,br_misp_retired.all_branches,0.00,5.29,
43.559690022,S0-C0,Backend_Bound.Memory_Bound,67.11,% Slots,,,0.00,5.02,
43.559690022,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.18,% Clocks,,,0.00,5.3,
43.559690022,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
43.559690022,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
43.559690022,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,<==
43.559690022,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
43.559690022,S0-C1,Frontend_Bound,27.25,% Slots,,,0.00,5.28,
43.559690022,S0-C1,Backend_Bound,33.21,% Slots,,,0.00,5.28,
43.559690022,S0-C1,Frontend_Bound.Frontend_Latency,22.54,% Slots,,rs_events.empty_end,0.00,5.28,
43.559690022,S0-C1,Backend_Bound.Memory_Bound,19.36,% Slots,,,0.00,5.02,<==
43.559690022,S0-C1,Backend_Bound.Core_Bound,13.85,% Slots,,,0.00,5.02,
43.559690022,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.72,% Clocks,,,0.00,5.29,
43.559690022,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
43.559690022,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
43.559690022,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,
43.559690022,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.15,% Clocks,,,0.00,5.3,
43.559690022,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
43.559690022,S0-C2,Frontend_Bound,35.36,% Slots,,,0.00,5.29,
43.559690022,S0-C2,Bad_Speculation,14.96,% Slots,,,0.00,5.29,
43.559690022,S0-C2,Frontend_Bound.Frontend_Latency,22.39,% Slots,,rs_events.empty_end,0.00,5.29,<==
43.559690022,S0-C2,Bad_Speculation.Branch_Mispredicts,14.77,% Slots,,br_misp_retired.all_branches,0.00,5.29,
43.559690022,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.70,% Clocks,,,0.00,5.3,
43.559690022,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
43.559690022,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
43.559690022,S0-C3,Frontend_Bound,30.95,% Slots,,,0.00,5.29,
43.559690022,S0-C3,Backend_Bound,29.49,% Slots,,,0.00,5.29,
43.559690022,S0-C3,Frontend_Bound.Frontend_Latency,23.80,% Slots,,rs_events.empty_end,0.00,5.29,
43.559690022,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.15,% Slots,,,0.00,5.29,
43.559690022,S0-C3,Backend_Bound.Memory_Bound,22.19,% Slots,,,0.00,5.03,
43.559690022,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.58,% Clocks,,,0.00,5.29,
43.559690022,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
43.559690022,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.10,% Core_Clocks,,,0.00,5.3,
43.559690022,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
43.559690022,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
43.559690022,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
43.559690022,S0-C4,Frontend_Bound,27.76,% Slots,,,0.00,5.29,
43.559690022,S0-C4,Backend_Bound,37.33,% Slots,,,0.00,5.29,
43.559690022,S0-C4,Frontend_Bound.Frontend_Latency,28.85,% Slots,,rs_events.empty_end,0.00,5.28,
43.559690022,S0-C4,Backend_Bound.Memory_Bound,37.82,% Slots,,,0.00,5.02,<==
43.559690022,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.35,% Clocks,,,0.00,5.29,
43.559690022,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
43.559690022,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
43.559690022,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
43.559690022,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
43.559690022,S0-C5,Frontend_Bound,32.06,% Slots,,,0.00,5.28,
43.559690022,S0-C5,Backend_Bound,29.87,% Slots,,,0.00,5.28,
43.559690022,S0-C5,Frontend_Bound.Frontend_Latency,23.48,% Slots,,rs_events.empty_end,0.00,5.28,<==
43.559690022,S0-C5,Backend_Bound.Memory_Bound,20.67,% Slots,,,0.00,5.02,
43.559690022,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.86,% Clocks,,,0.00,5.29,
43.559690022,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
43.559690022,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
43.559690022,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
43.559690022,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
43.559690022,S0-C6,Frontend_Bound,29.71,% Slots,,,0.00,5.29,
43.559690022,S0-C6,Bad_Speculation,11.49,% Slots,,,0.00,5.29,
43.559690022,S0-C6,Backend_Bound,24.64,% Slots,,,0.00,5.29,
43.559690022,S0-C6,Frontend_Bound.Frontend_Latency,19.75,% Slots,,rs_events.empty_end,0.00,5.29,
43.559690022,S0-C6,Bad_Speculation.Branch_Mispredicts,11.34,% Slots,,br_misp_retired.all_branches,0.00,5.29,
43.559690022,S0-C6,Backend_Bound.Memory_Bound,13.02,% Slots,,,0.00,5.03,
43.559690022,S0-C6,Backend_Bound.Core_Bound,11.62,% Slots,,,0.00,5.03,
43.559690022,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.83,% Clocks,,,0.00,5.3,
43.559690022,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
43.559690022,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
43.559690022,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
43.559690022,S0-C7,Frontend_Bound,23.07,% Slots,,,0.00,5.29,
43.559690022,S0-C7,Bad_Speculation,13.74,% Slots,,,0.00,5.29,
43.559690022,S0-C7,Backend_Bound,35.61,% Slots,,,0.00,5.29,
43.559690022,S0-C7,Frontend_Bound.Frontend_Latency,28.04,% Slots,,rs_events.empty_end,0.00,5.29,
43.559690022,S0-C7,Bad_Speculation.Branch_Mispredicts,13.59,% Slots,,br_misp_retired.all_branches,0.00,5.29,
43.559690022,S0-C7,Backend_Bound.Memory_Bound,33.39,% Slots,,,0.00,5.03,
43.559690022,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.23,% Clocks,,,0.00,5.3,
43.559690022,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
43.559690022,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,<==
43.559690022,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
43.559690022,S1-C0,Frontend_Bound,40.33,% Slots,,,0.00,5.28,<==
43.559690022,S1-C0,Backend_Bound,27.12,% Slots,,,0.00,5.28,
43.559690022,S1-C0,Frontend_Bound.Frontend_Latency,25.99,% Slots,,rs_events.empty_end,0.00,5.28,
43.559690022,S1-C0,Frontend_Bound.Frontend_Bandwidth,23.90,% Slots,,,0.00,5.28,
43.559690022,S1-C0,Backend_Bound.Memory_Bound,18.84,% Slots,,,0.00,5.02,
43.559690022,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.46,% Clocks,,,0.00,5.29,
43.559690022,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
43.559690022,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.60,% Core_Clocks,,,0.00,5.3,
43.559690022,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.30,% Core_Clocks,,,0.00,5.29,
43.559690022,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
43.559690022,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
43.559690022,S1-C1,Frontend_Bound,32.24,% Slots,,,0.00,5.29,
43.559690022,S1-C1,Bad_Speculation,12.40,% Slots,,,0.00,5.29,
43.559690022,S1-C1,Backend_Bound,23.86,% Slots,,,0.00,5.29,
43.559690022,S1-C1,Frontend_Bound.Frontend_Latency,15.67,% Slots,,rs_events.empty_end,0.00,5.29,
43.559690022,S1-C1,Frontend_Bound.Frontend_Bandwidth,21.76,% Slots,,,0.00,5.29,<==
43.559690022,S1-C1,Bad_Speculation.Branch_Mispredicts,12.23,% Slots,,br_misp_retired.all_branches,0.00,5.29,
43.559690022,S1-C1,Backend_Bound.Memory_Bound,41.79,% Slots,,,0.00,5.02,
43.559690022,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.91,% Clocks,,,0.00,5.3,
43.559690022,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
43.559690022,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.82,% Core_Clocks,,,0.00,5.3,
43.559690022,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.95,% Core_Clocks,,,0.00,5.28,
43.559690022,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
43.559690022,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
43.559690022,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
43.559690022,S1-C2,Frontend_Bound,29.07,% Slots,,,0.00,5.29,
43.559690022,S1-C2,Bad_Speculation,18.87,% Slots,,,0.00,5.29,
43.559690022,S1-C2,Backend_Bound,20.96,% Slots,,,0.00,5.29,
43.559690022,S1-C2,Frontend_Bound.Frontend_Latency,17.78,% Slots,,rs_events.empty_end,0.00,5.29,
43.559690022,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.28,% Slots,,,0.00,5.28,
43.559690022,S1-C2,Bad_Speculation.Branch_Mispredicts,18.62,% Slots,,br_misp_retired.all_branches,0.00,5.29,
43.559690022,S1-C2,Backend_Bound.Memory_Bound,11.57,% Slots,,,0.00,5.02,
43.559690022,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.69,% Clocks,,,0.00,5.29,
43.559690022,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
43.559690022,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.02,% Core_Clocks,,,0.00,5.29,
43.559690022,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.22,% Core_Clocks,,,0.00,5.28,
43.559690022,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
43.559690022,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
43.559690022,S1-C3,Frontend_Bound,29.11,% Slots,,,0.00,5.29,
43.559690022,S1-C3,Bad_Speculation,17.46,% Slots,,,0.00,5.29,
43.559690022,S1-C3,Backend_Bound,22.81,% Slots,,,0.00,5.29,
43.559690022,S1-C3,Frontend_Bound.Frontend_Latency,25.44,% Slots,,rs_events.empty_end,0.00,5.28,
43.559690022,S1-C3,Bad_Speculation.Branch_Mispredicts,17.25,% Slots,,br_misp_retired.all_branches,0.00,5.29,
43.559690022,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.48,% Clocks,,,0.00,5.29,
43.559690022,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
43.559690022,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
43.559690022,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
43.559690022,S1-C4,Frontend_Bound,29.42,% Slots,,,0.00,5.29,
43.559690022,S1-C4,Bad_Speculation,10.89,% Slots,,,0.00,5.29,
43.559690022,S1-C4,Backend_Bound,25.46,% Slots,,,0.00,5.29,
43.559690022,S1-C4,Frontend_Bound.Frontend_Latency,20.05,% Slots,,rs_events.empty_end,0.00,5.28,<==
43.559690022,S1-C4,Bad_Speculation.Branch_Mispredicts,10.76,% Slots,,br_misp_retired.all_branches,0.00,5.29,
43.559690022,S1-C4,Backend_Bound.Memory_Bound,37.17,% Slots,,,0.00,5.02,
43.559690022,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.02,% Clocks,,,0.00,5.29,
43.559690022,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
43.559690022,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
43.559690022,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
43.559690022,S1-C5,Frontend_Bound,22.97,% Slots,,,0.00,5.29,
43.559690022,S1-C5,Bad_Speculation,11.33,% Slots,,,0.00,5.29,
43.559690022,S1-C5,Backend_Bound,36.62,% Slots,,,0.00,5.29,
43.559690022,S1-C5,Frontend_Bound.Frontend_Latency,17.69,% Slots,,rs_events.empty_end,0.00,5.29,
43.559690022,S1-C5,Bad_Speculation.Branch_Mispredicts,11.17,% Slots,,br_misp_retired.all_branches,0.00,5.29,
43.559690022,S1-C5,Backend_Bound.Memory_Bound,27.15,% Slots,,,0.00,5.02,<==
43.559690022,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.20,% Clocks,,,0.00,5.29,
43.559690022,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
43.559690022,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
43.559690022,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
43.559690022,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
43.559690022,S1-C6,Frontend_Bound,25.89,% Slots,,,0.00,5.29,
43.559690022,S1-C6,Bad_Speculation,19.13,% Slots,,,0.00,5.29,
43.559690022,S1-C6,Backend_Bound,18.56,% Slots,,,0.00,5.29,
43.559690022,S1-C6,Frontend_Bound.Frontend_Latency,22.54,% Slots,,rs_events.empty_end,0.00,5.29,
43.559690022,S1-C6,Bad_Speculation.Branch_Mispredicts,18.89,% Slots,,br_misp_retired.all_branches,0.00,5.29,
43.559690022,S1-C6,Backend_Bound.Memory_Bound,11.68,% Slots,,,0.00,5.02,
43.559690022,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
43.559690022,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
43.559690022,S1-C7,Frontend_Bound,34.93,% Slots,,,0.00,5.29,
43.559690022,S1-C7,Bad_Speculation,12.07,% Slots,,,0.00,5.29,
43.559690022,S1-C7,Backend_Bound,22.57,% Slots,,,0.00,5.29,
43.559690022,S1-C7,Frontend_Bound.Frontend_Latency,23.69,% Slots,,rs_events.empty_end,0.00,5.29,<==
43.559690022,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.52,% Slots,,,0.00,5.29,
43.559690022,S1-C7,Bad_Speculation.Branch_Mispredicts,11.92,% Slots,,br_misp_retired.all_branches,0.00,5.29,
43.559690022,S1-C7,Backend_Bound.Memory_Bound,14.62,% Slots,,,0.00,5.02,
43.559690022,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.89,% Clocks,,,0.00,5.29,
43.559690022,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
43.559690022,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.84,% Core_Clocks,,,0.00,5.29,
43.559690022,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.94,% Core_Clocks,,,0.00,5.28,
43.559690022,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
43.559690022,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
43.559690022,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
43.559690022,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
43.559690022,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
43.559690022,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
43.559690022,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
43.559690022,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
43.559690022,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
43.559690022,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
43.559690022,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
43.559690022,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
43.559690022,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
43.559690022,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
43.559690022,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
43.559690022,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
43.559690022,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
43.559690022,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
43.559690022,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
45.070284719,S0-C0,Frontend_Bound,27.54,% Slots,,,0.00,5.29,
45.070284719,S0-C0,Bad_Speculation,11.88,% Slots,,,0.00,5.29,
45.070284719,S0-C0,Backend_Bound,36.63,% Slots,,,0.00,5.29,
45.070284719,S0-C0,Frontend_Bound.Frontend_Latency,20.35,% Slots,,rs_events.empty_end,0.00,5.29,
45.070284719,S0-C0,Bad_Speculation.Branch_Mispredicts,11.73,% Slots,,br_misp_retired.all_branches,0.00,5.29,
45.070284719,S0-C0,Backend_Bound.Memory_Bound,24.30,% Slots,,,0.00,5.29,
45.070284719,S0-C0,Backend_Bound.Core_Bound,12.34,% Slots,,,0.00,5.29,
45.070284719,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.18,% Clocks,,,0.00,5.03,
45.070284719,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
45.070284719,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,<==
45.070284719,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
45.070284719,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
45.070284719,S0-C1,Frontend_Bound,34.59,% Slots,,,0.00,5.3,
45.070284719,S0-C1,Bad_Speculation,14.48,% Slots,,,0.00,5.3,
45.070284719,S0-C1,Backend_Bound,20.45,% Slots,,,0.00,5.3,
45.070284719,S0-C1,Frontend_Bound.Frontend_Latency,21.49,% Slots,,rs_events.empty_end,0.00,5.3,
45.070284719,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.91,% Slots,,,0.00,5.3,
45.070284719,S0-C1,Bad_Speculation.Branch_Mispredicts,14.30,% Slots,,br_misp_retired.all_branches,0.00,5.3,
45.070284719,S0-C1,Backend_Bound.Memory_Bound,13.96,% Slots,,,0.00,5.3,
45.070284719,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.58,% Clocks,,,0.00,5.03,
45.070284719,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
45.070284719,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.66,% Core_Clocks,,,0.00,5.3,
45.070284719,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.22,% Core_Clocks,,,0.00,5.3,
45.070284719,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
45.070284719,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
45.070284719,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
45.070284719,S0-C2,Frontend_Bound,36.11,% Slots,,,0.00,5.29,<==
45.070284719,S0-C2,Bad_Speculation,19.70,% Slots,,,0.00,5.29,
45.070284719,S0-C2,Frontend_Bound.Frontend_Latency,22.62,% Slots,,rs_events.empty_end,0.00,5.29,
45.070284719,S0-C2,Frontend_Bound.Frontend_Bandwidth,21.04,% Slots,,,0.00,5.29,
45.070284719,S0-C2,Bad_Speculation.Branch_Mispredicts,19.52,% Slots,,br_misp_retired.all_branches,0.00,5.29,
45.070284719,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.47,% Clocks,,,0.00,5.03,
45.070284719,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
45.070284719,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.71,% Core_Clocks,,,0.00,5.3,
45.070284719,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.28,% Core_Clocks,,,0.00,5.3,
45.070284719,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
45.070284719,S0-C3,Frontend_Bound,32.50,% Slots,,,0.00,5.29,
45.070284719,S0-C3,Bad_Speculation,14.14,% Slots,,,0.00,5.29,
45.070284719,S0-C3,Backend_Bound,15.65,% Slots,,,0.00,5.29,
45.070284719,S0-C3,Frontend_Bound.Frontend_Latency,21.44,% Slots,,rs_events.empty_end,0.00,5.29,
45.070284719,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.66,% Slots,,,0.00,5.29,
45.070284719,S0-C3,Bad_Speculation.Branch_Mispredicts,13.84,% Slots,,br_misp_retired.all_branches,0.00,5.29,
45.070284719,S0-C3,Backend_Bound.Memory_Bound,11.39,% Slots,,,0.00,5.29,
45.070284719,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.20,% Clocks,,,0.00,5.03,
45.070284719,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
45.070284719,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
45.070284719,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
45.070284719,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
45.070284719,S0-C4,Frontend_Bound,28.19,% Slots,,,0.00,5.3,
45.070284719,S0-C4,Bad_Speculation,17.87,% Slots,,,0.00,5.3,
45.070284719,S0-C4,Backend_Bound,20.87,% Slots,,,0.00,5.3,
45.070284719,S0-C4,Frontend_Bound.Frontend_Latency,17.10,% Slots,,rs_events.empty_end,0.00,5.3,
45.070284719,S0-C4,Bad_Speculation.Branch_Mispredicts,17.62,% Slots,,br_misp_retired.all_branches,0.00,5.29,
45.070284719,S0-C4,Backend_Bound.Memory_Bound,16.18,% Slots,,,0.00,5.3,
45.070284719,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.43,% Clocks,,,0.00,5.04,
45.070284719,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
45.070284719,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
45.070284719,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,12.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
45.070284719,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
45.070284719,S0-C5,Frontend_Bound,34.12,% Slots,,,0.00,5.29,<==
45.070284719,S0-C5,Bad_Speculation,18.41,% Slots,,,0.00,5.29,
45.070284719,S0-C5,Backend_Bound,12.28,% Slots,,,0.00,5.29,
45.070284719,S0-C5,Frontend_Bound.Frontend_Latency,17.54,% Slots,,rs_events.empty_end,0.00,5.29,
45.070284719,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.34,% Slots,,,0.00,5.29,
45.070284719,S0-C5,Bad_Speculation.Branch_Mispredicts,18.22,% Slots,,br_misp_retired.all_branches,0.00,5.29,
45.070284719,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
45.070284719,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
45.070284719,S0-C6,Frontend_Bound,28.28,% Slots,,,0.00,5.29,
45.070284719,S0-C6,Bad_Speculation,16.56,% Slots,,,0.00,5.29,
45.070284719,S0-C6,Backend_Bound,26.54,% Slots,,,0.00,5.29,
45.070284719,S0-C6,Frontend_Bound.Frontend_Latency,26.26,% Slots,,rs_events.empty_end,0.00,5.29,<==
45.070284719,S0-C6,Bad_Speculation.Branch_Mispredicts,16.38,% Slots,,br_misp_retired.all_branches,0.00,5.29,
45.070284719,S0-C6,Backend_Bound.Memory_Bound,18.97,% Slots,,,0.00,5.29,
45.070284719,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.92,% Clocks,,,0.00,5.04,
45.070284719,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
45.070284719,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
45.070284719,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
45.070284719,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
45.070284719,S0-C7,Frontend_Bound,28.51,% Slots,,,0.00,5.29,
45.070284719,S0-C7,Bad_Speculation,17.58,% Slots,,,0.00,5.29,
45.070284719,S0-C7,Backend_Bound,16.71,% Slots,,,0.00,5.29,
45.070284719,S0-C7,Frontend_Bound.Frontend_Latency,19.18,% Slots,,rs_events.empty_end,0.00,5.29,
45.070284719,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.88,% Slots,,,0.00,5.29,
45.070284719,S0-C7,Bad_Speculation.Branch_Mispredicts,17.32,% Slots,,br_misp_retired.all_branches,0.00,5.29,
45.070284719,S0-C7,Backend_Bound.Memory_Bound,21.69,% Slots,,,0.00,5.29,
45.070284719,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.38,% Clocks,,,0.00,5.03,
45.070284719,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
45.070284719,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.58,% Core_Clocks,,,0.00,5.3,
45.070284719,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.07,% Core_Clocks,,,0.00,5.29,
45.070284719,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
45.070284719,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
45.070284719,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
45.070284719,S1-C0,Frontend_Bound,36.32,% Slots,,,0.00,5.3,
45.070284719,S1-C0,Bad_Speculation,20.94,% Slots,,,0.00,5.3,
45.070284719,S1-C0,Frontend_Bound.Frontend_Latency,21.01,% Slots,,rs_events.empty_end,0.00,5.3,
45.070284719,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.88,% Slots,,,0.00,5.3,
45.070284719,S1-C0,Bad_Speculation.Branch_Mispredicts,20.64,% Slots,,br_misp_retired.all_branches,0.00,5.29,
45.070284719,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
45.070284719,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.11,% Core_Clocks,,,0.00,5.3,
45.070284719,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.61,% Core_Clocks,,,0.00,5.3,
45.070284719,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
45.070284719,S1-C1,Frontend_Bound,20.81,% Slots,,,0.00,5.3,
45.070284719,S1-C1,Bad_Speculation,19.35,% Slots,,,0.00,5.3,
45.070284719,S1-C1,Backend_Bound,22.80,% Slots,,,0.00,5.3,
45.070284719,S1-C1,Frontend_Bound.Frontend_Latency,16.47,% Slots,,rs_events.empty_end,0.00,5.3,
45.070284719,S1-C1,Bad_Speculation.Branch_Mispredicts,19.18,% Slots,,br_misp_retired.all_branches,0.00,5.29,
45.070284719,S1-C1,Backend_Bound.Memory_Bound,14.70,% Slots,,,0.00,5.29,<==
45.070284719,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.08,% Clocks,,,0.00,5.03,
45.070284719,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
45.070284719,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
45.070284719,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
45.070284719,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
45.070284719,S1-C2,Frontend_Bound,32.11,% Slots,,,0.00,5.29,
45.070284719,S1-C2,Bad_Speculation,16.55,% Slots,,,0.00,5.29,
45.070284719,S1-C2,Backend_Bound,16.87,% Slots,,,0.00,5.29,
45.070284719,S1-C2,Frontend_Bound.Frontend_Latency,20.88,% Slots,,rs_events.empty_end,0.00,5.29,
45.070284719,S1-C2,Bad_Speculation.Branch_Mispredicts,16.37,% Slots,,br_misp_retired.all_branches,0.00,5.29,
45.070284719,S1-C2,Backend_Bound.Memory_Bound,11.20,% Slots,,,0.00,5.29,
45.070284719,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.65,% Clocks,,,0.00,5.03,
45.070284719,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
45.070284719,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
45.070284719,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
45.070284719,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
45.070284719,S1-C3,Frontend_Bound,36.18,% Slots,,,0.00,5.3,
45.070284719,S1-C3,Bad_Speculation,14.92,% Slots,,,0.00,5.3,
45.070284719,S1-C3,Backend_Bound,18.40,% Slots,,,0.00,5.3,
45.070284719,S1-C3,Frontend_Bound.Frontend_Latency,25.12,% Slots,,rs_events.empty_end,0.00,5.3,
45.070284719,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.07,% Slots,,,0.00,5.29,
45.070284719,S1-C3,Bad_Speculation.Branch_Mispredicts,14.73,% Slots,,br_misp_retired.all_branches,0.00,5.29,
45.070284719,S1-C3,Backend_Bound.Memory_Bound,10.16,% Slots,,,0.00,5.29,
45.070284719,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.92,% Clocks,,,0.00,5.03,
45.070284719,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
45.070284719,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
45.070284719,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
45.070284719,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
45.070284719,S1-C4,Frontend_Bound,28.81,% Slots,,,0.00,5.3,
45.070284719,S1-C4,Bad_Speculation,18.18,% Slots,,,0.00,5.3,
45.070284719,S1-C4,Backend_Bound,19.25,% Slots,,,0.00,5.3,
45.070284719,S1-C4,Frontend_Bound.Frontend_Latency,18.40,% Slots,,rs_events.empty_end,0.00,5.3,
45.070284719,S1-C4,Bad_Speculation.Branch_Mispredicts,18.00,% Slots,,br_misp_retired.all_branches,0.00,5.3,
45.070284719,S1-C4,Backend_Bound.Memory_Bound,11.83,% Slots,,,0.00,5.3,
45.070284719,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.03,
45.070284719,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
45.070284719,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
45.070284719,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
45.070284719,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
45.070284719,S1-C5,Frontend_Bound,33.78,% Slots,,,0.00,5.3,
45.070284719,S1-C5,Bad_Speculation,15.31,% Slots,,,0.00,5.3,
45.070284719,S1-C5,Backend_Bound,22.13,% Slots,,,0.00,5.3,
45.070284719,S1-C5,Frontend_Bound.Frontend_Latency,26.87,% Slots,,rs_events.empty_end,0.00,5.3,
45.070284719,S1-C5,Bad_Speculation.Branch_Mispredicts,15.13,% Slots,,br_misp_retired.all_branches,0.00,5.3,
45.070284719,S1-C5,Backend_Bound.Memory_Bound,18.28,% Slots,,,0.00,5.3,
45.070284719,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.75,% Clocks,,,0.00,5.03,
45.070284719,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
45.070284719,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
45.070284719,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
45.070284719,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
45.070284719,S1-C6,Frontend_Bound,30.93,% Slots,,,0.00,5.29,
45.070284719,S1-C6,Bad_Speculation,14.89,% Slots,,,0.00,5.29,
45.070284719,S1-C6,Backend_Bound,23.16,% Slots,,,0.00,5.29,
45.070284719,S1-C6,Frontend_Bound.Frontend_Latency,23.28,% Slots,,rs_events.empty_end,0.00,5.29,
45.070284719,S1-C6,Bad_Speculation.Branch_Mispredicts,14.73,% Slots,,br_misp_retired.all_branches,0.00,5.29,
45.070284719,S1-C6,Backend_Bound.Memory_Bound,19.19,% Slots,,,0.00,5.29,
45.070284719,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.75,% Clocks,,,0.00,5.03,
45.070284719,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
45.070284719,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
45.070284719,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
45.070284719,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
45.070284719,S1-C7,Frontend_Bound,26.95,% Slots,,,0.00,5.3,
45.070284719,S1-C7,Bad_Speculation,19.23,% Slots,,,0.00,5.3,
45.070284719,S1-C7,Backend_Bound,21.85,% Slots,,,0.00,5.3,
45.070284719,S1-C7,Frontend_Bound.Frontend_Latency,20.50,% Slots,,rs_events.empty_end,0.00,5.3,
45.070284719,S1-C7,Bad_Speculation.Branch_Mispredicts,19.03,% Slots,,br_misp_retired.all_branches,0.00,5.29,
45.070284719,S1-C7,Backend_Bound.Memory_Bound,24.44,% Slots,,,0.00,5.3,
45.070284719,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.15,% Clocks,,,0.00,5.03,
45.070284719,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
45.070284719,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
45.070284719,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
45.070284719,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
45.070284719,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
45.070284719,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
45.070284719,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
45.070284719,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
45.070284719,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
45.070284719,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
45.070284719,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
45.070284719,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
45.070284719,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
45.070284719,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
45.070284719,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
45.070284719,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
45.070284719,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
45.070284719,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
45.070284719,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
45.070284719,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
46.633227851,S0-C0,Frontend_Bound,34.90,% Slots,,,0.00,5.12,
46.633227851,S0-C0,Backend_Bound,25.55,% Slots,,,0.00,5.12,
46.633227851,S0-C0,Frontend_Bound.Frontend_Latency,25.81,% Slots,,rs_events.empty_end,0.00,5.12,<==
46.633227851,S0-C0,Backend_Bound.Memory_Bound,21.49,% Slots,,,0.00,5.12,
46.633227851,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.79,% Clocks,,,0.00,5.38,
46.633227851,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
46.633227851,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
46.633227851,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
46.633227851,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
46.633227851,S0-C1,Frontend_Bound,39.06,% Slots,,,0.00,5.12,
46.633227851,S0-C1,Bad_Speculation,13.48,% Slots,,,0.00,5.12,
46.633227851,S0-C1,Backend_Bound,18.83,% Slots,,,0.00,5.12,
46.633227851,S0-C1,Frontend_Bound.Frontend_Latency,26.29,% Slots,,rs_events.empty_end,0.00,5.12,
46.633227851,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.92,% Slots,,,0.00,5.12,
46.633227851,S0-C1,Bad_Speculation.Branch_Mispredicts,13.30,% Slots,,br_misp_retired.all_branches,0.00,5.12,
46.633227851,S0-C1,Backend_Bound.Memory_Bound,12.27,% Slots,,,0.00,5.12,
46.633227851,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.37,
46.633227851,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
46.633227851,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
46.633227851,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
46.633227851,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
46.633227851,S0-C2,Frontend_Bound,32.45,% Slots,,,0.00,5.12,<==
46.633227851,S0-C2,Bad_Speculation,18.65,% Slots,,,0.00,5.12,
46.633227851,S0-C2,Backend_Bound,14.21,% Slots,,,0.00,5.12,
46.633227851,S0-C2,Frontend_Bound.Frontend_Latency,16.24,% Slots,,rs_events.empty_end,0.00,5.12,
46.633227851,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.49,% Slots,,,0.00,5.12,
46.633227851,S0-C2,Bad_Speculation.Branch_Mispredicts,18.37,% Slots,,br_misp_retired.all_branches,0.00,5.12,
46.633227851,S0-C2,Backend_Bound.Memory_Bound,16.03,% Slots,,,0.00,5.12,
46.633227851,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.55,% Clocks,,,0.00,5.37,
46.633227851,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
46.633227851,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.19,% Core_Clocks,,,0.00,5.38,
46.633227851,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
46.633227851,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
46.633227851,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
46.633227851,S0-C3,Frontend_Bound,32.04,% Slots,,,0.00,5.12,
46.633227851,S0-C3,Bad_Speculation,10.45,% Slots,,,0.00,5.12,
46.633227851,S0-C3,Backend_Bound,24.78,% Slots,,,0.00,5.12,
46.633227851,S0-C3,Frontend_Bound.Frontend_Latency,23.49,% Slots,,rs_events.empty_end,0.00,5.12,
46.633227851,S0-C3,Bad_Speculation.Branch_Mispredicts,10.24,% Slots,,br_misp_retired.all_branches,0.00,5.12,
46.633227851,S0-C3,Backend_Bound.Memory_Bound,12.50,% Slots,,,0.00,5.12,
46.633227851,S0-C3,Backend_Bound.Core_Bound,12.29,% Slots,,,0.00,5.12,
46.633227851,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.72,% Clocks,,,0.00,5.37,
46.633227851,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
46.633227851,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
46.633227851,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
46.633227851,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.91,% Clocks,,,0.00,5.11,
46.633227851,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
46.633227851,S0-C4,Frontend_Bound,32.16,% Slots,,,0.00,5.12,
46.633227851,S0-C4,Bad_Speculation,16.15,% Slots,,,0.00,5.12,
46.633227851,S0-C4,Backend_Bound,20.01,% Slots,,,0.00,5.12,
46.633227851,S0-C4,Frontend_Bound.Frontend_Latency,19.95,% Slots,,rs_events.empty_end,0.00,5.12,
46.633227851,S0-C4,Bad_Speculation.Branch_Mispredicts,15.97,% Slots,,br_misp_retired.all_branches,0.00,5.12,
46.633227851,S0-C4,Backend_Bound.Memory_Bound,16.85,% Slots,,,0.00,5.12,
46.633227851,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.13,% Clocks,,,0.00,5.38,
46.633227851,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
46.633227851,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
46.633227851,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
46.633227851,S0-C5,Frontend_Bound,24.99,% Slots,,,0.00,5.12,
46.633227851,S0-C5,Backend_Bound,35.63,% Slots,,,0.00,5.12,
46.633227851,S0-C5,Frontend_Bound.Frontend_Latency,20.93,% Slots,,rs_events.empty_end,0.00,5.12,
46.633227851,S0-C5,Backend_Bound.Memory_Bound,31.35,% Slots,,,0.00,5.12,
46.633227851,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.14,% Clocks,,,0.00,5.37,
46.633227851,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
46.633227851,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,<==
46.633227851,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
46.633227851,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
46.633227851,S0-C6,Frontend_Bound,30.62,% Slots,,,0.00,5.12,
46.633227851,S0-C6,Bad_Speculation,10.22,% Slots,,,0.00,5.12,
46.633227851,S0-C6,Backend_Bound,37.02,% Slots,,,0.00,5.12,<==
46.633227851,S0-C6,Frontend_Bound.Frontend_Latency,26.89,% Slots,,rs_events.empty_end,0.00,5.12,
46.633227851,S0-C6,Bad_Speculation.Branch_Mispredicts,10.12,% Slots,,br_misp_retired.all_branches,0.00,5.12,
46.633227851,S0-C6,Backend_Bound.Memory_Bound,17.32,% Slots,,,0.00,5.11,
46.633227851,S0-C6,Backend_Bound.Core_Bound,19.71,% Slots,,,0.00,5.11,
46.633227851,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.89,% Clocks,,,0.00,5.37,
46.633227851,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
46.633227851,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
46.633227851,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
46.633227851,S0-C7,Frontend_Bound,27.34,% Slots,,,0.00,5.13,
46.633227851,S0-C7,Backend_Bound,33.15,% Slots,,,0.00,5.13,
46.633227851,S0-C7,Frontend_Bound.Frontend_Latency,19.82,% Slots,,rs_events.empty_end,0.00,5.11,
46.633227851,S0-C7,Backend_Bound.Memory_Bound,22.99,% Slots,,,0.00,5.11,
46.633227851,S0-C7,Backend_Bound.Core_Bound,10.16,% Slots,,,0.00,5.11,
46.633227851,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.30,% Clocks,,,0.00,5.37,
46.633227851,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
46.633227851,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,<==
46.633227851,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
46.633227851,S1-C0,Frontend_Bound,30.73,% Slots,,,0.00,5.12,
46.633227851,S1-C0,Bad_Speculation,12.02,% Slots,,,0.00,5.12,
46.633227851,S1-C0,Backend_Bound,30.22,% Slots,,,0.00,5.12,
46.633227851,S1-C0,Frontend_Bound.Frontend_Latency,26.35,% Slots,,rs_events.empty_end,0.00,5.12,
46.633227851,S1-C0,Bad_Speculation.Branch_Mispredicts,11.90,% Slots,,br_misp_retired.all_branches,0.00,5.12,
46.633227851,S1-C0,Backend_Bound.Memory_Bound,21.60,% Slots,,,0.00,5.12,
46.633227851,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.37,
46.633227851,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
46.633227851,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
46.633227851,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
46.633227851,S1-C1,Frontend_Bound,27.22,% Slots,,,0.00,5.38,
46.633227851,S1-C1,Backend_Bound,30.02,% Slots,,,0.00,5.38,<==
46.633227851,S1-C1,Frontend_Bound.Frontend_Latency,19.72,% Slots,,rs_events.empty_end,0.00,5.12,
46.633227851,S1-C1,Backend_Bound.Memory_Bound,16.59,% Slots,,,0.00,5.12,
46.633227851,S1-C1,Backend_Bound.Core_Bound,13.43,% Slots,,,0.00,5.12,
46.633227851,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.37,
46.633227851,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
46.633227851,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
46.633227851,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
46.633227851,S1-C2,Frontend_Bound,29.70,% Slots,,,0.00,5.37,
46.633227851,S1-C2,Bad_Speculation,12.28,% Slots,,,0.00,5.37,
46.633227851,S1-C2,Backend_Bound,28.63,% Slots,,,0.00,5.37,
46.633227851,S1-C2,Frontend_Bound.Frontend_Latency,22.22,% Slots,,rs_events.empty_end,0.00,5.12,
46.633227851,S1-C2,Bad_Speculation.Branch_Mispredicts,12.13,% Slots,,br_misp_retired.all_branches,0.00,5.37,
46.633227851,S1-C2,Backend_Bound.Memory_Bound,17.19,% Slots,,,0.00,5.12,
46.633227851,S1-C2,Backend_Bound.Core_Bound,11.44,% Slots,,,0.00,5.12,
46.633227851,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.59,% Clocks,,,0.00,5.37,
46.633227851,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
46.633227851,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
46.633227851,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
46.633227851,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
46.633227851,S1-C3,Frontend_Bound,32.82,% Slots,,,0.00,5.38,
46.633227851,S1-C3,Bad_Speculation,12.23,% Slots,,,0.00,5.38,
46.633227851,S1-C3,Backend_Bound,28.08,% Slots,,,0.00,5.38,
46.633227851,S1-C3,Frontend_Bound.Frontend_Latency,27.64,% Slots,,rs_events.empty_end,0.00,5.12,
46.633227851,S1-C3,Bad_Speculation.Branch_Mispredicts,12.12,% Slots,,br_misp_retired.all_branches,0.00,5.37,
46.633227851,S1-C3,Backend_Bound.Memory_Bound,21.04,% Slots,,,0.00,5.12,
46.633227851,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.12,% Clocks,,,0.00,5.37,
46.633227851,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
46.633227851,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
46.633227851,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
46.633227851,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
46.633227851,S1-C4,Frontend_Bound,25.43,% Slots,,,0.00,5.38,
46.633227851,S1-C4,Backend_Bound,30.58,% Slots,,,0.00,5.38,
46.633227851,S1-C4,Frontend_Bound.Frontend_Latency,21.06,% Slots,,rs_events.empty_end,0.00,5.12,
46.633227851,S1-C4,Backend_Bound.Memory_Bound,20.73,% Slots,,,0.00,5.12,<==
46.633227851,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.05,% Clocks,,,0.00,5.37,
46.633227851,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
46.633227851,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
46.633227851,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
46.633227851,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
46.633227851,S1-C5,Frontend_Bound,29.00,% Slots,,,0.00,5.38,
46.633227851,S1-C5,Bad_Speculation,14.79,% Slots,,,0.00,5.38,
46.633227851,S1-C5,Backend_Bound,27.73,% Slots,,,0.00,5.38,
46.633227851,S1-C5,Frontend_Bound.Frontend_Latency,33.79,% Slots,,rs_events.empty_end,0.00,5.12,
46.633227851,S1-C5,Bad_Speculation.Branch_Mispredicts,14.60,% Slots,,br_misp_retired.all_branches,0.00,5.36,
46.633227851,S1-C5,Backend_Bound.Memory_Bound,20.30,% Slots,,,0.00,5.12,
46.633227851,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.66,% Clocks,,,0.00,5.38,
46.633227851,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
46.633227851,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
46.633227851,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
46.633227851,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
46.633227851,S1-C6,Frontend_Bound,33.21,% Slots,,,0.00,5.38,
46.633227851,S1-C6,Bad_Speculation,12.09,% Slots,,,0.00,5.38,
46.633227851,S1-C6,Backend_Bound,20.69,% Slots,,,0.00,5.38,
46.633227851,S1-C6,Frontend_Bound.Frontend_Latency,22.39,% Slots,,rs_events.empty_end,0.00,5.12,<==
46.633227851,S1-C6,Bad_Speculation.Branch_Mispredicts,11.94,% Slots,,br_misp_retired.all_branches,0.00,5.37,
46.633227851,S1-C6,Backend_Bound.Memory_Bound,15.26,% Slots,,,0.00,5.12,
46.633227851,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.06,% Clocks,,,0.00,5.37,
46.633227851,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
46.633227851,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
46.633227851,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
46.633227851,S1-C7,Frontend_Bound,39.00,% Slots,,,0.00,5.38,
46.633227851,S1-C7,Backend_Bound,28.23,% Slots,,,0.00,5.38,
46.633227851,S1-C7,Frontend_Bound.Frontend_Latency,28.86,% Slots,,rs_events.empty_end,0.00,5.12,
46.633227851,S1-C7,Backend_Bound.Memory_Bound,15.55,% Slots,,,0.00,5.12,
46.633227851,S1-C7,Backend_Bound.Core_Bound,12.68,% Slots,,,0.00,5.12,
46.633227851,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.57,% Clocks,,,0.00,5.37,
46.633227851,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
46.633227851,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
46.633227851,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
46.633227851,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
46.633227851,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
46.633227851,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
46.633227851,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
46.633227851,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
46.633227851,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
46.633227851,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
46.633227851,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
46.633227851,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
46.633227851,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
46.633227851,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
46.633227851,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
46.633227851,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
46.633227851,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
46.633227851,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
46.633227851,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
46.633227851,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
48.024858385,S0-C0,Frontend_Bound,49.81,% Slots,,,0.00,5.2,
48.024858385,S0-C0,Bad_Speculation,17.72,% Slots,,,0.00,5.2,
48.024858385,S0-C0,Frontend_Bound.Frontend_Bandwidth,17.80,% Slots,,,0.00,5.2,
48.024858385,S0-C0,Bad_Speculation.Branch_Mispredicts,16.83,% Slots,,br_misp_retired.all_branches,0.00,5.19,
48.024858385,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.70,% Core_Clocks,,,0.00,5.19,<==
48.024858385,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.34,% Core_Clocks,,,0.00,5.48,
48.024858385,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
48.024858385,S0-C1,Frontend_Bound,39.48,% Slots,,,0.00,5.2,
48.024858385,S0-C1,Backend_Bound,42.92,% Slots,,,0.00,5.2,
48.024858385,S0-C1,Retiring,13.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
48.024858385,S0-C1,Frontend_Bound.Frontend_Latency,34.29,% Slots,,rs_events.empty_end,0.00,5.19,
48.024858385,S0-C1,Frontend_Bound.Frontend_Bandwidth,18.06,% Slots,,,0.00,5.2,
48.024858385,S0-C1,Backend_Bound.Memory_Bound,26.62,% Slots,,,0.00,5.19,
48.024858385,S0-C1,Backend_Bound.Core_Bound,16.30,% Slots,,,0.00,5.19,
48.024858385,S0-C1,Retiring.Microcode_Sequencer,8.69,% Slots,,idq.ms_uops,0.00,5.2,
48.024858385,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.76,% Clocks,,,0.00,5.19,
48.024858385,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
48.024858385,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.03,% Clocks,,idq.ms_switches,0.00,5.19,
48.024858385,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,48.18,% Core_Clocks,,,0.00,5.19,
48.024858385,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,<==
48.024858385,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
48.024858385,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
48.024858385,S0-C2,Frontend_Bound,67.36,% Slots,,,0.00,5.2,
48.024858385,S0-C2,Bad_Speculation,11.11,% Slots,,,0.00,5.2,
48.024858385,S0-C2,Retiring,16.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
48.024858385,S0-C2,Frontend_Bound.Frontend_Latency,20.16,% Slots,,rs_events.empty_end,0.00,5.19,
48.024858385,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.10,% Slots,,,0.00,5.2,
48.024858385,S0-C2,Bad_Speculation.Branch_Mispredicts,10.58,% Slots,,br_misp_retired.all_branches,0.00,5.2,
48.024858385,S0-C2,Retiring.Microcode_Sequencer,8.87,% Slots,,idq.ms_uops,0.00,5.2,
48.024858385,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.07,% Clocks,,,0.00,5.19,
48.024858385,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
48.024858385,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.28,% Clocks,,idq.ms_switches,0.00,5.19,
48.024858385,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.79,% Core_Clocks,,,0.00,5.19,
48.024858385,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
48.024858385,S0-C3,Frontend_Bound,36.78,% Slots,,,0.00,5.2,<==
48.024858385,S0-C3,Bad_Speculation,10.10,% Slots,,,0.00,5.2,
48.024858385,S0-C3,Frontend_Bound.Frontend_Latency,21.38,% Slots,,rs_events.empty_end,0.00,5.19,
48.024858385,S0-C3,Frontend_Bound.Frontend_Bandwidth,18.57,% Slots,,,0.00,5.2,
48.024858385,S0-C3,Bad_Speculation.Branch_Mispredicts,9.56,% Slots,,br_misp_retired.all_branches,0.00,5.19,
48.024858385,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.38,% Clocks,,,0.00,5.19,
48.024858385,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
48.024858385,S0-C4,Frontend_Bound,59.07,% Slots,,,0.00,5.2,
48.024858385,S0-C4,Bad_Speculation,11.31,% Slots,,,0.00,5.2,
48.024858385,S0-C4,Backend_Bound,14.31,% Slots,,,0.00,5.2,
48.024858385,S0-C4,Retiring,17.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
48.024858385,S0-C4,Frontend_Bound.Frontend_Latency,36.53,% Slots,,rs_events.empty_end,0.00,5.19,
48.024858385,S0-C4,Frontend_Bound.Frontend_Bandwidth,30.29,% Slots,,,0.00,5.2,
48.024858385,S0-C4,Bad_Speculation.Branch_Mispredicts,10.79,% Slots,,br_misp_retired.all_branches,0.00,5.2,
48.024858385,S0-C4,Backend_Bound.Memory_Bound,12.92,% Slots,,,0.00,5.19,
48.024858385,S0-C4,Retiring.Microcode_Sequencer,9.11,% Slots,,idq.ms_uops,0.00,5.2,
48.024858385,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.34,% Clocks,,,0.00,5.19,
48.024858385,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
48.024858385,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.38,% Clocks,,idq.ms_switches,0.00,5.19,
48.024858385,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.97,% Core_Clocks,,,0.00,5.19,
48.024858385,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
48.024858385,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
48.024858385,S0-C5,Frontend_Bound,46.91,% Slots,,,0.00,5.2,
48.024858385,S0-C5,Backend_Bound,24.64,% Slots,,,0.00,5.2,
48.024858385,S0-C5,Retiring,15.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
48.024858385,S0-C5,Frontend_Bound.Frontend_Latency,32.89,% Slots,,rs_events.empty_end,0.00,5.19,<==
48.024858385,S0-C5,Frontend_Bound.Frontend_Bandwidth,27.53,% Slots,,,0.00,5.2,
48.024858385,S0-C5,Backend_Bound.Memory_Bound,14.90,% Slots,,,0.00,5.19,
48.024858385,S0-C5,Retiring.Microcode_Sequencer,3.11,% Slots,,idq.ms_uops,0.00,5.2,
48.024858385,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.2,
48.024858385,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
48.024858385,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.84,% Clocks,,idq.ms_switches,0.00,5.2,
48.024858385,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.34,% Core_Clocks,,,0.00,5.19,
48.024858385,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
48.024858385,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
48.024858385,S0-C6,Frontend_Bound,64.86,% Slots,,,0.00,5.2,<==
48.024858385,S0-C6,Bad_Speculation,20.24,% Slots,,,0.00,5.2,
48.024858385,S0-C6,Retiring,15.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
48.024858385,S0-C6,Bad_Speculation.Branch_Mispredicts,19.38,% Slots,,br_misp_retired.all_branches,0.00,5.2,
48.024858385,S0-C6,Retiring.Microcode_Sequencer,10.92,% Slots,,idq.ms_uops,0.00,5.2,
48.024858385,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.27,% Clocks,,idq.ms_switches,0.00,5.19,
48.024858385,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
48.024858385,S0-C7,Frontend_Bound,37.56,% Slots,,,0.00,5.2,
48.024858385,S0-C7,Backend_Bound,40.67,% Slots,,,0.00,5.2,
48.024858385,S0-C7,Retiring,15.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
48.024858385,S0-C7,Frontend_Bound.Frontend_Latency,39.81,% Slots,,rs_events.empty_end,0.00,5.19,
48.024858385,S0-C7,Backend_Bound.Memory_Bound,31.41,% Slots,,,0.00,5.19,
48.024858385,S0-C7,Retiring.Microcode_Sequencer,11.06,% Slots,,idq.ms_uops,0.00,5.2,
48.024858385,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.11,% Clocks,,,0.00,5.19,
48.024858385,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
48.024858385,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.72,% Clocks,,idq.ms_switches,0.00,5.19,
48.024858385,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,<==
48.024858385,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
48.024858385,S1-C0,Frontend_Bound,31.13,% Slots,,,0.00,5.2,
48.024858385,S1-C0,Backend_Bound,51.66,% Slots,,,0.00,5.2,
48.024858385,S1-C0,Retiring,13.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
48.024858385,S1-C0,Frontend_Bound.Frontend_Latency,18.04,% Slots,,rs_events.empty_end,0.00,5.19,
48.024858385,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.29,% Slots,,,0.00,5.2,
48.024858385,S1-C0,Backend_Bound.Memory_Bound,41.13,% Slots,,,0.00,5.19,<==
48.024858385,S1-C0,Backend_Bound.Core_Bound,10.53,% Slots,,,0.00,5.19,
48.024858385,S1-C0,Retiring.Microcode_Sequencer,8.14,% Slots,,idq.ms_uops,0.00,5.2,
48.024858385,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.76,% Clocks,,,0.00,5.19,
48.024858385,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
48.024858385,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.32,% Clocks,,idq.ms_switches,0.00,5.19,
48.024858385,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.36,% Core_Clocks,,,0.00,5.19,
48.024858385,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
48.024858385,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,11.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
48.024858385,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,
48.024858385,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
48.024858385,S1-C1,Frontend_Bound,38.02,% Slots,,,0.00,5.2,
48.024858385,S1-C1,Bad_Speculation,13.22,% Slots,,,0.00,5.19,
48.024858385,S1-C1,Backend_Bound,25.88,% Slots,,,0.00,5.19,
48.024858385,S1-C1,Retiring,14.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
48.024858385,S1-C1,Frontend_Bound.Frontend_Latency,18.88,% Slots,,rs_events.empty_end,0.00,5.2,
48.024858385,S1-C1,Bad_Speculation.Branch_Mispredicts,12.83,% Slots,,br_misp_retired.all_branches,0.00,5.19,
48.024858385,S1-C1,Backend_Bound.Core_Bound,32.64,% Slots,,,0.00,5.19,
48.024858385,S1-C1,Retiring.Microcode_Sequencer,9.46,% Slots,,idq.ms_uops,0.00,5.2,
48.024858385,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.23,% Clocks,,,0.00,5.19,
48.024858385,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
48.024858385,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.69,% Clocks,,idq.ms_switches,0.00,5.19,
48.024858385,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
48.024858385,S1-C2,Backend_Bound,52.68,% Slots,,,0.00,5.2,<==
48.024858385,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
48.024858385,S1-C3,Frontend_Bound,36.60,% Slots,,,0.00,5.2,
48.024858385,S1-C3,Backend_Bound,41.57,% Slots,,,0.00,5.2,<==
48.024858385,S1-C3,Retiring,12.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
48.024858385,S1-C3,Frontend_Bound.Frontend_Latency,39.36,% Slots,,rs_events.empty_end,0.00,5.2,
48.024858385,S1-C3,Backend_Bound.Memory_Bound,21.76,% Slots,,,0.00,5.2,
48.024858385,S1-C3,Backend_Bound.Core_Bound,19.81,% Slots,,,0.00,5.2,
48.024858385,S1-C3,Retiring.Microcode_Sequencer,7.29,% Slots,,idq.ms_uops,0.00,5.2,
48.024858385,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,20.21,% Clocks,,,0.00,5.18,
48.024858385,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
48.024858385,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.66,% Clocks,,idq.ms_switches,0.00,5.18,
48.024858385,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
48.024858385,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
48.024858385,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
48.024858385,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.79,% Clocks,,,0.00,5.47,
48.024858385,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
48.024858385,S1-C4,Frontend_Bound,37.22,% Slots,,,0.00,5.2,
48.024858385,S1-C4,Backend_Bound,39.55,% Slots,,,0.00,5.2,
48.024858385,S1-C4,Retiring,29.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
48.024858385,S1-C4,Frontend_Bound.Frontend_Latency,65.90,% Slots,,rs_events.empty_end,0.00,5.2,
48.024858385,S1-C4,Backend_Bound.Memory_Bound,32.04,% Slots,,,0.00,5.2,<==
48.024858385,S1-C4,Retiring.Microcode_Sequencer,1.36,% Slots,,idq.ms_uops,0.00,5.2,
48.024858385,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.88,% Clocks,,,0.00,5.18,
48.024858385,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
48.024858385,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.91,% Clocks,,idq.ms_switches,0.00,5.18,
48.024858385,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
48.024858385,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
48.024858385,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.00,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
48.024858385,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
48.024858385,S1-C5,Frontend_Bound,35.53,% Slots,,,0.00,5.2,
48.024858385,S1-C5,Backend_Bound,40.96,% Slots,,,0.00,5.2,
48.024858385,S1-C5,Retiring,16.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
48.024858385,S1-C5,Frontend_Bound.Frontend_Latency,74.16,% Slots,,rs_events.empty_end,0.00,5.2,
48.024858385,S1-C5,Backend_Bound.Memory_Bound,46.72,% Slots,,,0.00,5.19,
48.024858385,S1-C5,Retiring.Microcode_Sequencer,12.61,% Slots,,idq.ms_uops,0.00,5.2,
48.024858385,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.50,% Clocks,,,0.00,5.18,
48.024858385,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
48.024858385,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.65,% Clocks,,idq.ms_switches,0.00,5.18,
48.024858385,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
48.024858385,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.03,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,<==
48.024858385,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
48.024858385,S1-C6,Frontend_Bound,34.45,% Slots,,,0.00,5.2,
48.024858385,S1-C6,Backend_Bound,41.37,% Slots,,,0.00,5.2,
48.024858385,S1-C6,Retiring,28.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
48.024858385,S1-C6,Frontend_Bound.Frontend_Latency,53.05,% Slots,,rs_events.empty_end,0.00,5.2,
48.024858385,S1-C6,Backend_Bound.Memory_Bound,29.42,% Slots,,,0.00,5.19,
48.024858385,S1-C6,Backend_Bound.Core_Bound,11.95,% Slots,,,0.00,5.19,
48.024858385,S1-C6,Retiring.Microcode_Sequencer,3.31,% Slots,,idq.ms_uops,0.00,5.2,
48.024858385,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.84,% Clocks,,,0.00,5.18,
48.024858385,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
48.024858385,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.34,% Clocks,,idq.ms_switches,0.00,5.18,
48.024858385,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,<==
48.024858385,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
48.024858385,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.84,% Clocks,,,0.00,5.46,
48.024858385,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
48.024858385,S1-C7,Frontend_Bound,37.19,% Slots,,,0.00,5.2,
48.024858385,S1-C7,Backend_Bound,38.00,% Slots,,,0.00,5.2,
48.024858385,S1-C7,Retiring,17.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
48.024858385,S1-C7,Frontend_Bound.Frontend_Latency,52.22,% Slots,,rs_events.empty_end,0.00,5.2,
48.024858385,S1-C7,Backend_Bound.Memory_Bound,41.61,% Slots,,,0.00,5.19,
48.024858385,S1-C7,Retiring.Microcode_Sequencer,6.12,% Slots,,idq.ms_uops,0.00,5.19,
48.024858385,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.26,% Clocks,,,0.00,5.18,
48.024858385,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
48.024858385,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.96,% Clocks,,idq.ms_switches,0.00,5.18,
48.024858385,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,<==
48.024858385,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
48.024858385,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
48.024858385,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
48.024858385,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
48.024858385,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
48.024858385,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
48.024858385,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
48.024858385,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
48.024858385,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
48.024858385,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
48.024858385,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
48.024858385,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
48.024858385,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
48.024858385,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
48.024858385,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
48.024858385,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
48.024858385,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
48.024858385,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
49.205770626,S0-C0,Frontend_Bound,40.92,% Slots,,,0.00,5.07,
49.205770626,S0-C0,Bad_Speculation,12.22,% Slots,,,0.00,5.07,
49.205770626,S0-C0,Backend_Bound,12.05,% Slots,,,0.00,5.07,
49.205770626,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.66,% Slots,,,0.00,5.07,
49.205770626,S0-C0,Bad_Speculation.Branch_Mispredicts,11.99,% Slots,,br_misp_retired.all_branches,0.00,5.06,
49.205770626,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.78,% Core_Clocks,,,0.00,5.4,<==
49.205770626,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.61,% Core_Clocks,,,0.00,5.07,
49.205770626,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
49.205770626,S0-C1,Frontend_Bound,22.50,% Slots,,,0.00,5.07,
49.205770626,S0-C1,Backend_Bound,54.86,% Slots,,,0.00,5.07,
49.205770626,S0-C1,Retiring,34.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
49.205770626,S0-C1,Frontend_Bound.Frontend_Latency,16.91,% Slots,,rs_events.empty_end,0.00,5.07,
49.205770626,S0-C1,Backend_Bound.Memory_Bound,31.03,% Slots,,,0.00,5.07,
49.205770626,S0-C1,Backend_Bound.Core_Bound,23.83,% Slots,,,0.00,5.07,
49.205770626,S0-C1,Retiring.Microcode_Sequencer,7.79,% Slots,,idq.ms_uops,0.00,5.4,
49.205770626,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
49.205770626,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.94,% Clocks,,idq.ms_switches,0.00,5.41,
49.205770626,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,<==
49.205770626,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
49.205770626,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.61,% Clocks,,,0.00,5.08,
49.205770626,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
49.205770626,S0-C2,Frontend_Bound,37.15,% Slots,,,0.00,5.07,
49.205770626,S0-C2,Backend_Bound,37.44,% Slots,,,0.00,5.07,
49.205770626,S0-C2,Retiring,17.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
49.205770626,S0-C2,Frontend_Bound.Frontend_Latency,18.63,% Slots,,rs_events.empty_end,0.00,5.07,
49.205770626,S0-C2,Backend_Bound.Memory_Bound,22.79,% Slots,,,0.00,5.07,
49.205770626,S0-C2,Backend_Bound.Core_Bound,14.66,% Slots,,,0.00,5.07,
49.205770626,S0-C2,Retiring.Microcode_Sequencer,13.65,% Slots,,idq.ms_uops,0.00,5.4,
49.205770626,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
49.205770626,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.27,% Clocks,,idq.ms_switches,0.00,5.41,
49.205770626,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,<==
49.205770626,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
49.205770626,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
49.205770626,S0-C3,Frontend_Bound,35.00,% Slots,,,0.00,5.07,
49.205770626,S0-C3,Bad_Speculation,10.24,% Slots,,,0.00,5.07,
49.205770626,S0-C3,Backend_Bound,10.90,% Slots,,,0.00,5.07,
49.205770626,S0-C3,Retiring,40.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
49.205770626,S0-C3,Frontend_Bound.Frontend_Latency,19.27,% Slots,,rs_events.empty_end,0.00,5.07,
49.205770626,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.42,% Slots,,,0.00,5.07,
49.205770626,S0-C3,Bad_Speculation.Branch_Mispredicts,9.99,% Slots,,br_misp_retired.all_branches,0.00,5.06,
49.205770626,S0-C3,Backend_Bound.Memory_Bound,10.87,% Slots,,,0.00,5.07,
49.205770626,S0-C3,Retiring.Microcode_Sequencer,2.07,% Slots,,idq.ms_uops,0.00,5.39,<==
49.205770626,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.96,% Clocks,,,0.00,5.41,
49.205770626,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
49.205770626,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.30,% Clocks,,idq.ms_switches,0.00,5.41,
49.205770626,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,
49.205770626,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,11.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
49.205770626,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
49.205770626,S0-C4,Frontend_Bound,28.96,% Slots,,,0.00,5.06,
49.205770626,S0-C4,Backend_Bound,52.21,% Slots,,,0.00,5.06,
49.205770626,S0-C4,Retiring,18.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
49.205770626,S0-C4,Frontend_Bound.Frontend_Latency,37.13,% Slots,,rs_events.empty_end,0.00,5.06,
49.205770626,S0-C4,Retiring.Microcode_Sequencer,14.16,% Slots,,idq.ms_uops,0.00,5.4,
49.205770626,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.74,% Clocks,,,0.00,5.41,
49.205770626,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
49.205770626,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.77,% Clocks,,idq.ms_switches,0.00,5.41,
49.205770626,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,<==
49.205770626,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
49.205770626,S0-C5,Frontend_Bound,41.00,% Slots,,,0.00,5.07,
49.205770626,S0-C5,Backend_Bound,38.52,% Slots,,,0.00,5.07,
49.205770626,S0-C5,Retiring,17.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
49.205770626,S0-C5,Frontend_Bound.Frontend_Latency,27.64,% Slots,,rs_events.empty_end,0.00,5.07,
49.205770626,S0-C5,Backend_Bound.Memory_Bound,22.92,% Slots,,,0.00,5.07,
49.205770626,S0-C5,Backend_Bound.Core_Bound,15.60,% Slots,,,0.00,5.07,
49.205770626,S0-C5,Retiring.Microcode_Sequencer,13.57,% Slots,,idq.ms_uops,0.00,5.4,
49.205770626,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.65,% Clocks,,,0.00,5.4,
49.205770626,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,<==
49.205770626,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.15,% Clocks,,idq.ms_switches,0.00,5.4,
49.205770626,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,
49.205770626,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
49.205770626,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,79.13,% Clocks,,,0.00,5.07,
49.205770626,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
49.205770626,S0-C6,Frontend_Bound,51.46,% Slots,,,0.00,5.07,
49.205770626,S0-C6,Backend_Bound,22.16,% Slots,,,0.00,5.07,
49.205770626,S0-C6,Retiring,18.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
49.205770626,S0-C6,Frontend_Bound.Frontend_Latency,18.65,% Slots,,rs_events.empty_end,0.00,5.07,<==
49.205770626,S0-C6,Backend_Bound.Core_Bound,17.53,% Slots,,,0.00,5.07,
49.205770626,S0-C6,Retiring.Microcode_Sequencer,14.63,% Slots,,idq.ms_uops,0.00,5.4,
49.205770626,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.53,% Clocks,,,0.00,5.41,
49.205770626,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
49.205770626,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.26,% Clocks,,idq.ms_switches,0.00,5.41,
49.205770626,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.88,% Clocks,,,0.00,5.07,
49.205770626,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
49.205770626,S0-C7,Frontend_Bound,43.99,% Slots,,,0.00,5.07,
49.205770626,S0-C7,Bad_Speculation,22.96,% Slots,,,0.00,5.07,
49.205770626,S0-C7,Frontend_Bound.Frontend_Bandwidth,33.32,% Slots,,,0.00,5.07,
49.205770626,S0-C7,Bad_Speculation.Branch_Mispredicts,22.62,% Slots,,br_misp_retired.all_branches,0.00,5.07,
49.205770626,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.43,% Core_Clocks,,,0.00,5.07,<==
49.205770626,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
49.205770626,S1-C0,Frontend_Bound,55.64,% Slots,,,0.00,5.06,
49.205770626,S1-C0,Bad_Speculation,10.84,% Slots,,,0.00,5.06,
49.205770626,S1-C0,Retiring,17.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
49.205770626,S1-C0,Frontend_Bound.Frontend_Latency,16.45,% Slots,,rs_events.empty_end,0.00,5.06,<==
49.205770626,S1-C0,Bad_Speculation.Branch_Mispredicts,9.87,% Slots,,br_misp_retired.all_branches,0.00,5.06,
49.205770626,S1-C0,Retiring.Microcode_Sequencer,13.95,% Slots,,idq.ms_uops,0.00,5.4,
49.205770626,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.21,% Clocks,,,0.00,5.41,
49.205770626,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
49.205770626,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.37,% Clocks,,idq.ms_switches,0.00,5.41,
49.205770626,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
49.205770626,S1-C1,Frontend_Bound,34.28,% Slots,,,0.00,5.06,
49.205770626,S1-C1,Backend_Bound,42.63,% Slots,,,0.00,5.06,
49.205770626,S1-C1,Retiring,19.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
49.205770626,S1-C1,Frontend_Bound.Frontend_Latency,34.55,% Slots,,rs_events.empty_end,0.00,5.06,
49.205770626,S1-C1,Backend_Bound.Memory_Bound,31.59,% Slots,,,0.00,5.06,<==
49.205770626,S1-C1,Backend_Bound.Core_Bound,11.04,% Slots,,,0.00,5.06,
49.205770626,S1-C1,Retiring.Microcode_Sequencer,15.72,% Slots,,idq.ms_uops,0.00,5.4,
49.205770626,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.80,% Clocks,,,0.00,5.41,
49.205770626,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
49.205770626,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.49,% Clocks,,idq.ms_switches,0.00,5.41,
49.205770626,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,
49.205770626,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
49.205770626,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
49.205770626,S1-C2,Frontend_Bound,32.95,% Slots,,,0.00,5.06,
49.205770626,S1-C2,Backend_Bound,41.48,% Slots,,,0.00,5.06,<==
49.205770626,S1-C2,Retiring,18.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
49.205770626,S1-C2,Frontend_Bound.Frontend_Latency,76.36,% Slots,,rs_events.empty_end,0.00,5.06,
49.205770626,S1-C2,Retiring.Microcode_Sequencer,15.16,% Slots,,idq.ms_uops,0.00,5.4,
49.205770626,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.41,
49.205770626,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
49.205770626,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.39,% Clocks,,idq.ms_switches,0.00,5.41,
49.205770626,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
49.205770626,S1-C3,Frontend_Bound,35.04,% Slots,,,0.00,5.06,
49.205770626,S1-C3,Backend_Bound,41.47,% Slots,,,0.00,5.06,
49.205770626,S1-C3,Retiring,18.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
49.205770626,S1-C3,Frontend_Bound.Frontend_Latency,29.30,% Slots,,rs_events.empty_end,0.00,5.06,
49.205770626,S1-C3,Backend_Bound.Memory_Bound,29.42,% Slots,,,0.00,5.06,
49.205770626,S1-C3,Backend_Bound.Core_Bound,12.05,% Slots,,,0.00,5.06,
49.205770626,S1-C3,Retiring.Microcode_Sequencer,14.55,% Slots,,idq.ms_uops,0.00,5.4,
49.205770626,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,0.00,5.4,
49.205770626,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
49.205770626,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.36,% Clocks,,idq.ms_switches,0.00,5.4,
49.205770626,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,<==
49.205770626,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
49.205770626,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
49.205770626,S1-C4,Frontend_Bound,39.12,% Slots,,,0.00,5.06,
49.205770626,S1-C4,Backend_Bound,38.03,% Slots,,,0.00,5.06,
49.205770626,S1-C4,Retiring,18.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
49.205770626,S1-C4,Frontend_Bound.Frontend_Latency,18.36,% Slots,,rs_events.empty_end,0.00,5.06,<==
49.205770626,S1-C4,Backend_Bound.Memory_Bound,23.16,% Slots,,,0.00,5.06,
49.205770626,S1-C4,Backend_Bound.Core_Bound,14.88,% Slots,,,0.00,5.06,
49.205770626,S1-C4,Retiring.Microcode_Sequencer,15.09,% Slots,,idq.ms_uops,0.00,5.4,
49.205770626,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.10,% Clocks,,,0.00,5.41,
49.205770626,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
49.205770626,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.40,% Clocks,,idq.ms_switches,0.00,5.41,
49.205770626,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,
49.205770626,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
49.205770626,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
49.205770626,S1-C5,Frontend_Bound,40.33,% Slots,,,0.00,5.06,
49.205770626,S1-C5,Backend_Bound,38.27,% Slots,,,0.00,5.06,
49.205770626,S1-C5,Retiring,16.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
49.205770626,S1-C5,Frontend_Bound.Frontend_Latency,27.52,% Slots,,rs_events.empty_end,0.00,5.06,<==
49.205770626,S1-C5,Backend_Bound.Core_Bound,45.36,% Slots,,,0.00,5.06,
49.205770626,S1-C5,Retiring.Microcode_Sequencer,12.45,% Slots,,idq.ms_uops,0.00,5.4,
49.205770626,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.54,% Clocks,,,0.00,5.41,
49.205770626,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
49.205770626,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.16,% Clocks,,idq.ms_switches,0.00,5.41,
49.205770626,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.10,% Clocks,,,0.00,5.07,
49.205770626,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
49.205770626,S1-C6,Frontend_Bound,41.74,% Slots,,,0.00,5.06,
49.205770626,S1-C6,Backend_Bound,32.11,% Slots,,,0.00,5.06,
49.205770626,S1-C6,Retiring,18.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
49.205770626,S1-C6,Frontend_Bound.Frontend_Bandwidth,37.52,% Slots,,,0.00,5.06,
49.205770626,S1-C6,Backend_Bound.Memory_Bound,12.12,% Slots,,,0.00,5.06,
49.205770626,S1-C6,Backend_Bound.Core_Bound,19.99,% Slots,,,0.00,5.06,
49.205770626,S1-C6,Retiring.Microcode_Sequencer,9.67,% Slots,,idq.ms_uops,0.00,5.41,
49.205770626,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.08,% Clocks,,idq.ms_switches,0.00,5.41,
49.205770626,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.88,% Core_Clocks,,,0.00,5.07,<==
49.205770626,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.42,% Core_Clocks,,,0.00,5.07,
49.205770626,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,
49.205770626,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
49.205770626,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
49.205770626,S1-C7,Frontend_Bound,38.33,% Slots,,,0.00,5.06,
49.205770626,S1-C7,Backend_Bound,39.08,% Slots,,,0.00,5.06,
49.205770626,S1-C7,Retiring,17.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
49.205770626,S1-C7,Frontend_Bound.Frontend_Latency,15.42,% Slots,,rs_events.empty_end,0.00,5.06,
49.205770626,S1-C7,Backend_Bound.Memory_Bound,26.59,% Slots,,,0.00,5.06,
49.205770626,S1-C7,Backend_Bound.Core_Bound,12.49,% Slots,,,0.00,5.06,
49.205770626,S1-C7,Retiring.Microcode_Sequencer,12.98,% Slots,,idq.ms_uops,0.00,5.4,
49.205770626,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.30,% Clocks,,,0.00,5.41,
49.205770626,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
49.205770626,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.70,% Clocks,,idq.ms_switches,0.00,5.41,
49.205770626,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,<==
49.205770626,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
49.205770626,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
49.205770626,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
49.205770626,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
49.205770626,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
49.205770626,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
49.205770626,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
49.205770626,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
49.205770626,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
49.205770626,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
49.205770626,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
49.205770626,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
49.205770626,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
49.205770626,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
49.205770626,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
49.205770626,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
49.205770626,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
49.205770626,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
