
;; Function FMC_NORSRAM_Init (FMC_NORSRAM_Init, funcdef_no=329, decl_uid=9178, cgraph_uid=333, symbol_order=332)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18
;; 2 succs { 3 5 }
;; 3 succs { 4 17 }
;; 4 succs { 6 }
;; 5 succs { 6 17 }
;; 6 succs { 7 18 }
;; 7 succs { 8 14 }
;; 8 succs { 9 15 }
;; 9 succs { 10 12 }
;; 10 succs { 11 13 }
;; 11 succs { 15 }
;; 12 succs { 18 }
;; 13 succs { 18 }
;; 14 succs { 18 }
;; 15 succs { 18 }
;; 16 succs { 12 }
;; 17 succs { 16 18 }
;; 18 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 219 uninteresting
Reg 218: local to bb 2 def dominates all uses has unique first use
Reg 116: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting (no unique first use)
Reg 176: def dominates all uses has unique first use
Reg 114 uninteresting
Reg 115 uninteresting
Reg 154: local to bb 2 def dominates all uses has unique first use
Ignoring reg 180, has equiv memory
Reg 179: local to bb 2 def dominates all uses has unique first use
Ignoring reg 182, has equiv memory
Reg 181: local to bb 2 def dominates all uses has unique first use
Ignoring reg 184, has equiv memory
Reg 183: local to bb 2 def dominates all uses has unique first use
Ignoring reg 186, has equiv memory
Reg 185: local to bb 2 def dominates all uses has unique first use
Ignoring reg 188, has equiv memory
Reg 187: local to bb 2 def dominates all uses has unique first use
Ignoring reg 190, has equiv memory
Reg 189: local to bb 2 def dominates all uses has unique first use
Ignoring reg 192, has equiv memory
Reg 191: local to bb 2 def dominates all uses has unique first use
Ignoring reg 194, has equiv memory
Reg 193: local to bb 2 def dominates all uses has unique first use
Ignoring reg 196, has equiv memory
Reg 195: local to bb 2 def dominates all uses has unique first use
Ignoring reg 198, has equiv memory
Reg 197: local to bb 2 def dominates all uses has unique first use
Reg 129 uninteresting
Reg 199: local to bb 2 def dominates all uses has unique first use
Reg 130 uninteresting
Reg 200: local to bb 2 def dominates all uses has unique first use
Ignoring reg 202, has equiv memory
Reg 201: local to bb 2 def dominates all uses has unique first use
Reg 133: local to bb 2 def dominates all uses has unique first use
Ignoring reg 204, has equiv memory
Reg 203: local to bb 2 def dominates all uses has unique first use
Reg 207 uninteresting
Reg 135 uninteresting
Reg 136 uninteresting
Reg 138 uninteresting
Reg 139 uninteresting
Reg 140 uninteresting
Reg 209 uninteresting
Reg 142: local to bb 7 def dominates all uses has unique first use
Reg 212: local to bb 7 def dominates all uses has unique first use
Reg 145 uninteresting
Reg 146 uninteresting
Reg 147 uninteresting
Reg 148 uninteresting
Reg 149 uninteresting
Reg 150 uninteresting
Reg 151 uninteresting
Reg 152 uninteresting
Reg 153 uninteresting
Reg 169: local to bb 16 def dominates all uses has unique first use
Reg 216: local to bb 16 def dominates all uses has unique first use
Reg 167 uninteresting
Reg 217 uninteresting
Found def insn 38 for 116 to be not moveable
Found def insn 94 for 133 to be not moveable
Found def insn 163 for 142 to be not moveable
Found def insn 294 for 154 to be not moveable
Found def insn 229 for 169 to be not moveable
Reg 176 not local to one basic block
Examining insn 96, def for 179
  found unusable input reg 180.
Examining insn 98, def for 181
  found unusable input reg 182.
Examining insn 100, def for 183
  found unusable input reg 184.
Examining insn 102, def for 185
  found unusable input reg 186.
Examining insn 104, def for 187
  found unusable input reg 188.
Examining insn 106, def for 189
  found unusable input reg 190.
Examining insn 108, def for 191
  found unusable input reg 192.
Examining insn 110, def for 193
  found unusable input reg 194.
Examining insn 112, def for 195
  found unusable input reg 196.
Examining insn 114, def for 197
  found unusable input reg 198.
Examining insn 115, def for 199
  all ok
Examining insn 116, def for 200
  all ok
Examining insn 118, def for 201
  found unusable input reg 202.
Examining insn 120, def for 203
  found unusable input reg 204.
Found def insn 166 for 212 to be not moveable
Found def insn 232 for 216 to be not moveable
Found def insn 301 for 218 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18
;; 2 succs { 3 5 }
;; 3 succs { 4 17 }
;; 4 succs { 6 }
;; 5 succs { 6 17 }
;; 6 succs { 7 18 }
;; 7 succs { 8 14 }
;; 8 succs { 9 15 }
;; 9 succs { 10 12 }
;; 10 succs { 11 13 }
;; 11 succs { 15 }
;; 12 succs { 18 }
;; 13 succs { 18 }
;; 14 succs { 18 }
;; 15 succs { 18 }
;; 16 succs { 12 }
;; 17 succs { 16 18 }
;; 18 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 180: (insn_list:REG_DEP_TRUE 95 (nil))
init_insns for 182: (insn_list:REG_DEP_TRUE 97 (nil))
init_insns for 184: (insn_list:REG_DEP_TRUE 99 (nil))
init_insns for 186: (insn_list:REG_DEP_TRUE 101 (nil))
init_insns for 188: (insn_list:REG_DEP_TRUE 103 (nil))
init_insns for 190: (insn_list:REG_DEP_TRUE 105 (nil))
init_insns for 192: (insn_list:REG_DEP_TRUE 107 (nil))
init_insns for 194: (insn_list:REG_DEP_TRUE 109 (nil))
init_insns for 196: (insn_list:REG_DEP_TRUE 111 (nil))
init_insns for 198: (insn_list:REG_DEP_TRUE 113 (nil))
init_insns for 202: (insn_list:REG_DEP_TRUE 117 (nil))
init_insns for 204: (insn_list:REG_DEP_TRUE 119 (nil))

Pass 1 for finding pseudo/allocno costs

    r219: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r218: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r217: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r216: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r214: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r212: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r210: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r209: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r207: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r206: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r204: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r203: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r202: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r201: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r200: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r199: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r198: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r197: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r196: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r195: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r194: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r193: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r192: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r191: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r190: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r189: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r188: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r187: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r186: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r185: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r184: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r183: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r182: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r180: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r179: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r177: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r176: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r169: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r167: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r217,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a1(r177,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:455100,455100 VFP_LO_REGS:455100,455100 ALL_REGS:455100,455100 MEM:303400,303400
  a2(r176,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:115500,115500 VFP_LO_REGS:115500,115500 ALL_REGS:115500,115500 MEM:77000,77000
  a3(r167,l0) costs: LO_REGS:0,0 HI_REGS:170,170 CALLER_SAVE_REGS:170,170 EVEN_REG:170,170 GENERAL_REGS:170,170 VFP_D0_D7_REGS:2550,2550 VFP_LO_REGS:2550,2550 ALL_REGS:2550,2550 MEM:1700,1700
  a4(r216,l0) costs: LO_REGS:0,0 HI_REGS:170,170 CALLER_SAVE_REGS:170,170 EVEN_REG:170,170 GENERAL_REGS:170,170 VFP_D0_D7_REGS:2550,2550 VFP_LO_REGS:2550,2550 ALL_REGS:2550,2550 MEM:1700,1700
  a5(r214,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:5100,5100 VFP_LO_REGS:5100,5100 ALL_REGS:5100,5100 MEM:3400,3400
  a6(r169,l0) costs: LO_REGS:0,0 HI_REGS:170,170 CALLER_SAVE_REGS:170,170 EVEN_REG:170,170 GENERAL_REGS:170,170 VFP_D0_D7_REGS:2550,2550 VFP_LO_REGS:2550,2550 ALL_REGS:2550,2550 MEM:1700,1700
  a7(r153,l0) costs: LO_REGS:0,0 HI_REGS:170,170 CALLER_SAVE_REGS:170,170 EVEN_REG:170,170 GENERAL_REGS:170,170 VFP_D0_D7_REGS:2550,2550 VFP_LO_REGS:2550,2550 ALL_REGS:2550,2550 MEM:1700,1700
  a8(r152,l0) costs: LO_REGS:0,0 HI_REGS:170,170 CALLER_SAVE_REGS:170,170 EVEN_REG:170,170 GENERAL_REGS:170,170 VFP_D0_D7_REGS:2550,2550 VFP_LO_REGS:2550,2550 ALL_REGS:2550,2550 MEM:1700,1700
  a9(r151,l0) costs: LO_REGS:0,0 HI_REGS:170,170 CALLER_SAVE_REGS:170,170 EVEN_REG:170,170 GENERAL_REGS:170,170 VFP_D0_D7_REGS:2550,2550 VFP_LO_REGS:2550,2550 ALL_REGS:2550,2550 MEM:1700,1700
  a10(r150,l0) costs: LO_REGS:0,0 HI_REGS:170,170 CALLER_SAVE_REGS:170,170 EVEN_REG:170,170 GENERAL_REGS:170,170 VFP_D0_D7_REGS:2550,2550 VFP_LO_REGS:2550,2550 ALL_REGS:2550,2550 MEM:1700,1700
  a11(r149,l0) costs: LO_REGS:0,0 HI_REGS:170,170 CALLER_SAVE_REGS:170,170 EVEN_REG:170,170 GENERAL_REGS:170,170 VFP_D0_D7_REGS:2550,2550 VFP_LO_REGS:2550,2550 ALL_REGS:2550,2550 MEM:1700,1700
  a12(r148,l0) costs: LO_REGS:0,0 HI_REGS:170,170 CALLER_SAVE_REGS:170,170 EVEN_REG:170,170 GENERAL_REGS:170,170 VFP_D0_D7_REGS:2550,2550 VFP_LO_REGS:2550,2550 ALL_REGS:2550,2550 MEM:1700,1700
  a13(r147,l0) costs: LO_REGS:0,0 HI_REGS:170,170 CALLER_SAVE_REGS:170,170 EVEN_REG:170,170 GENERAL_REGS:170,170 VFP_D0_D7_REGS:2550,2550 VFP_LO_REGS:2550,2550 ALL_REGS:2550,2550 MEM:1700,1700
  a14(r146,l0) costs: LO_REGS:0,0 HI_REGS:170,170 CALLER_SAVE_REGS:170,170 EVEN_REG:170,170 GENERAL_REGS:170,170 VFP_D0_D7_REGS:2550,2550 VFP_LO_REGS:2550,2550 ALL_REGS:2550,2550 MEM:1700,1700
  a15(r113,l0) costs: LO_REGS:0,0 HI_REGS:4510,4510 CALLER_SAVE_REGS:4510,4510 EVEN_REG:4510,4510 GENERAL_REGS:4510,4510 VFP_D0_D7_REGS:101475,101475 VFP_LO_REGS:101475,101475 ALL_REGS:101475,101475 MEM:67650,67650
  a16(r145,l0) costs: LO_REGS:0,0 HI_REGS:510,510 CALLER_SAVE_REGS:510,510 EVEN_REG:510,510 GENERAL_REGS:510,510 VFP_D0_D7_REGS:7650,7650 VFP_LO_REGS:7650,7650 ALL_REGS:7650,7650 MEM:5100,5100
  a17(r212,l0) costs: LO_REGS:0,0 HI_REGS:510,510 CALLER_SAVE_REGS:510,510 EVEN_REG:510,510 GENERAL_REGS:510,510 VFP_D0_D7_REGS:7650,7650 VFP_LO_REGS:7650,7650 ALL_REGS:7650,7650 MEM:5100,5100
  a18(r210,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15300,15300 VFP_LO_REGS:15300,15300 ALL_REGS:15300,15300 MEM:10200,10200
  a19(r142,l0) costs: LO_REGS:0,0 HI_REGS:510,510 CALLER_SAVE_REGS:510,510 EVEN_REG:510,510 GENERAL_REGS:510,510 VFP_D0_D7_REGS:7650,7650 VFP_LO_REGS:7650,7650 ALL_REGS:7650,7650 MEM:5100,5100
  a20(r209,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a21(r140,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a22(r139,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a23(r130,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:37500,37500 VFP_LO_REGS:37500,37500 ALL_REGS:37500,37500 MEM:25000,25000
  a24(r138,l0) costs: LO_REGS:0,0 HI_REGS:340,340 CALLER_SAVE_REGS:340,340 EVEN_REG:340,340 GENERAL_REGS:340,340 VFP_D0_D7_REGS:5100,5100 VFP_LO_REGS:5100,5100 ALL_REGS:5100,5100 MEM:3400,3400
  a25(r136,l0) costs: LO_REGS:0,0 HI_REGS:340,340 CALLER_SAVE_REGS:340,340 EVEN_REG:340,340 GENERAL_REGS:340,340 VFP_D0_D7_REGS:5100,5100 VFP_LO_REGS:5100,5100 ALL_REGS:5100,5100 MEM:3400,3400
  a26(r129,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a27(r135,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a28(r154,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a29(r207,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a30(r206,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:60000,60000 VFP_LO_REGS:60000,60000 ALL_REGS:60000,60000 MEM:40000,40000
  a31(r203,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a32(r133,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a33(r204,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0
  a34(r201,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a35(r202,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0
  a36(r200,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a37(r199,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a38(r197,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a39(r198,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0
  a40(r195,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a41(r196,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0
  a42(r193,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a43(r194,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0
  a44(r191,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a45(r192,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0
  a46(r189,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a47(r190,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0
  a48(r187,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a49(r188,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0
  a50(r185,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a51(r186,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0
  a52(r183,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a53(r184,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0
  a54(r181,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a55(r182,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0
  a56(r179,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a57(r180,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0
  a58(r116,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a59(r115,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a60(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a61(r218,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a62(r219,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 251(l0): point = 0
   Insn 250(l0): point = 2
   Insn 315(l0): point = 5
   Insn 218(l0): point = 7
   Insn 217(l0): point = 9
   Insn 216(l0): point = 11
   Insn 313(l0): point = 14
   Insn 209(l0): point = 16
   Insn 208(l0): point = 18
   Insn 207(l0): point = 20
   Insn 311(l0): point = 23
   Insn 200(l0): point = 25
   Insn 199(l0): point = 27
   Insn 198(l0): point = 29
   Insn 309(l0): point = 32
   Insn 191(l0): point = 34
   Insn 190(l0): point = 36
   Insn 189(l0): point = 38
   Insn 317(l0): point = 41
   Insn 234(l0): point = 43
   Insn 233(l0): point = 45
   Insn 320(l0): point = 47
   Insn 319(l0): point = 49
   Insn 232(l0): point = 51
   Insn 229(l0): point = 53
   Insn 244(l0): point = 56
   Insn 243(l0): point = 58
   Insn 242(l0): point = 60
   Insn 307(l0): point = 63
   Insn 182(l0): point = 66
   Insn 181(l0): point = 68
   Insn 179(l0): point = 71
   Insn 176(l0): point = 74
   Insn 171(l0): point = 77
   Insn 170(l0): point = 79
   Insn 168(l0): point = 81
   Insn 167(l0): point = 83
   Insn 322(l0): point = 85
   Insn 321(l0): point = 87
   Insn 166(l0): point = 89
   Insn 163(l0): point = 91
   Insn 155(l0): point = 94
   Insn 154(l0): point = 96
   Insn 153(l0): point = 98
   Insn 151(l0): point = 100
   Insn 150(l0): point = 102
   Insn 149(l0): point = 104
   Insn 145(l0): point = 107
   Insn 303(l0): point = 110
   Insn 137(l0): point = 112
   Insn 136(l0): point = 114
   Insn 134(l0): point = 116
   Insn 131(l0): point = 119
   Insn 128(l0): point = 122
   Insn 127(l0): point = 124
   Insn 125(l0): point = 126
   Insn 124(l0): point = 128
   Insn 123(l0): point = 130
   Insn 324(l0): point = 132
   Insn 323(l0): point = 134
   Insn 120(l0): point = 136
   Insn 119(l0): point = 138
   Insn 94(l0): point = 140
   Insn 118(l0): point = 142
   Insn 117(l0): point = 144
   Insn 116(l0): point = 146
   Insn 73(l0): point = 148
   Insn 115(l0): point = 150
   Insn 69(l0): point = 152
   Insn 114(l0): point = 154
   Insn 113(l0): point = 156
   Insn 112(l0): point = 158
   Insn 111(l0): point = 160
   Insn 110(l0): point = 162
   Insn 109(l0): point = 164
   Insn 108(l0): point = 166
   Insn 107(l0): point = 168
   Insn 106(l0): point = 170
   Insn 105(l0): point = 172
   Insn 104(l0): point = 174
   Insn 103(l0): point = 176
   Insn 102(l0): point = 178
   Insn 101(l0): point = 180
   Insn 100(l0): point = 182
   Insn 99(l0): point = 184
   Insn 98(l0): point = 186
   Insn 97(l0): point = 188
   Insn 96(l0): point = 190
   Insn 95(l0): point = 192
   Insn 294(l0): point = 194
   Insn 36(l0): point = 196
   Insn 35(l0): point = 198
   Insn 34(l0): point = 200
   Insn 293(l0): point = 202
   Insn 2(l0): point = 204
   Insn 31(l0): point = 206
   Insn 38(l0): point = 208
   Insn 301(l0): point = 210
   Insn 3(l0): point = 212
   Insn 302(l0): point = 214
 a0(r217): [59..60]
 a1(r177): [90..212] [52..62]
 a2(r176): [35..204] [26..31] [17..22] [8..13]
 a3(r167): [44..45]
 a4(r216): [46..51]
 a5(r214): [46..49]
 a6(r169): [50..53]
 a7(r153): [8..9]
 a8(r152): [10..11]
 a9(r151): [17..18]
 a10(r150): [19..20]
 a11(r149): [26..27]
 a12(r148): [28..29]
 a13(r147): [35..36]
 a14(r146): [37..38]
 a15(r113): [69..206]
 a16(r145): [82..83]
 a17(r212): [84..89]
 a18(r210): [84..87]
 a19(r142): [88..91]
 a20(r209): [97..98]
 a21(r140): [101..102]
 a22(r139): [103..104]
 a23(r130): [103..148]
 a24(r138): [113..114]
 a25(r136): [115..116]
 a26(r129): [125..152]
 a27(r135): [127..128]
 a28(r154): [129..194]
 a29(r207): [129..130]
 a30(r206): [131..134]
 a31(r203): [131..136]
 a32(r133): [133..140]
 a33(r204): [137..138]
 a34(r201): [137..142]
 a35(r202): [143..144]
 a36(r200): [143..146]
 a37(r199): [147..150]
 a38(r197): [151..154]
 a39(r198): [155..156]
 a40(r195): [155..158]
 a41(r196): [159..160]
 a42(r193): [159..162]
 a43(r194): [163..164]
 a44(r191): [163..166]
 a45(r192): [167..168]
 a46(r189): [167..170]
 a47(r190): [171..172]
 a48(r187): [171..174]
 a49(r188): [175..176]
 a50(r185): [175..178]
 a51(r186): [179..180]
 a52(r183): [179..182]
 a53(r184): [183..184]
 a54(r181): [183..186]
 a55(r182): [187..188]
 a56(r179): [187..190]
 a57(r180): [191..192]
 a58(r116): [191..208]
 a59(r115): [197..198]
 a60(r114): [199..200]
 a61(r218): [205..210]
 a62(r219): [213..214]
Compressing live ranges: from 217 to 86 - 39%
Ranges after the compression:
 a0(r217): [24..25]
 a1(r177): [32..83] [22..25]
 a2(r176): [0..81]
 a3(r167): [16..17]
 a4(r216): [18..21]
 a5(r214): [18..19]
 a6(r169): [20..23]
 a7(r153): [0..1]
 a8(r152): [2..3]
 a9(r151): [4..5]
 a10(r150): [6..7]
 a11(r149): [8..9]
 a12(r148): [10..11]
 a13(r147): [12..13]
 a14(r146): [14..15]
 a15(r113): [26..83]
 a16(r145): [26..27]
 a17(r212): [28..31]
 a18(r210): [28..29]
 a19(r142): [30..33]
 a20(r209): [34..35]
 a21(r140): [36..37]
 a22(r139): [38..39]
 a23(r130): [38..55]
 a24(r138): [40..41]
 a25(r136): [42..43]
 a26(r129): [44..57]
 a27(r135): [44..45]
 a28(r154): [46..77]
 a29(r207): [46..47]
 a30(r206): [48..49]
 a31(r203): [48..49]
 a32(r133): [48..51]
 a33(r204): [50..51]
 a34(r201): [50..51]
 a35(r202): [52..53]
 a36(r200): [52..53]
 a37(r199): [54..55]
 a38(r197): [56..57]
 a39(r198): [58..59]
 a40(r195): [58..59]
 a41(r196): [60..61]
 a42(r193): [60..61]
 a43(r194): [62..63]
 a44(r191): [62..63]
 a45(r192): [64..65]
 a46(r189): [64..65]
 a47(r190): [66..67]
 a48(r187): [66..67]
 a49(r188): [68..69]
 a50(r185): [68..69]
 a51(r186): [70..71]
 a52(r183): [70..71]
 a53(r184): [72..73]
 a54(r181): [72..73]
 a55(r182): [74..75]
 a56(r179): [74..75]
 a57(r180): [76..77]
 a58(r116): [76..83]
 a59(r115): [78..79]
 a60(r114): [80..81]
 a61(r218): [82..83]
 a62(r219): [84..85]
+++Allocating 496 bytes for conflict table (uncompressed size 504)
;; a0(r217,l0) conflicts: a2(r176,l0) a1(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r177,l0) conflicts: a2(r176,l0) a6(r169,l0) a0(r217,l0) a15(r113,l0) a19(r142,l0) a20(r209,l0) a21(r140,l0) a22(r139,l0) a23(r130,l0) a24(r138,l0) a25(r136,l0) a27(r135,l0) a26(r129,l0) a29(r207,l0) a28(r154,l0) a30(r206,l0) a31(r203,l0) a32(r133,l0) a33(r204,l0) a34(r201,l0) a35(r202,l0) a36(r200,l0) a37(r199,l0) a38(r197,l0) a39(r198,l0) a40(r195,l0) a41(r196,l0) a42(r193,l0) a43(r194,l0) a44(r191,l0) a45(r192,l0) a46(r189,l0) a47(r190,l0) a48(r187,l0) a49(r188,l0) a50(r185,l0) a51(r186,l0) a52(r183,l0) a53(r184,l0) a54(r181,l0) a55(r182,l0) a56(r179,l0) a57(r180,l0) a58(r116,l0) a59(r115,l0) a60(r114,l0) a61(r218,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r176,l0) conflicts: a7(r153,l0) a8(r152,l0) a9(r151,l0) a10(r150,l0) a11(r149,l0) a12(r148,l0) a13(r147,l0) a14(r146,l0) a3(r167,l0) a5(r214,l0) a4(r216,l0) a6(r169,l0) a1(r177,l0) a0(r217,l0) a16(r145,l0) a15(r113,l0) a18(r210,l0) a17(r212,l0) a19(r142,l0) a20(r209,l0) a21(r140,l0) a22(r139,l0) a23(r130,l0) a24(r138,l0) a25(r136,l0) a27(r135,l0) a26(r129,l0) a29(r207,l0) a28(r154,l0) a30(r206,l0) a31(r203,l0) a32(r133,l0) a33(r204,l0) a34(r201,l0) a35(r202,l0) a36(r200,l0) a37(r199,l0) a38(r197,l0) a39(r198,l0) a40(r195,l0) a41(r196,l0) a42(r193,l0) a43(r194,l0) a44(r191,l0) a45(r192,l0) a46(r189,l0) a47(r190,l0) a48(r187,l0) a49(r188,l0) a50(r185,l0) a51(r186,l0) a52(r183,l0) a53(r184,l0) a54(r181,l0) a55(r182,l0) a56(r179,l0) a57(r180,l0) a58(r116,l0) a59(r115,l0) a60(r114,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r167,l0) conflicts: a2(r176,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r216,l0) conflicts: a2(r176,l0) a5(r214,l0) a6(r169,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r214,l0) conflicts: a2(r176,l0) a4(r216,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r169,l0) conflicts: a2(r176,l0) a4(r216,l0) a1(r177,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r153,l0) conflicts: a2(r176,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r152,l0) conflicts: a2(r176,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r151,l0) conflicts: a2(r176,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r150,l0) conflicts: a2(r176,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r149,l0) conflicts: a2(r176,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r148,l0) conflicts: a2(r176,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r147,l0) conflicts: a2(r176,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r146,l0) conflicts: a2(r176,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r113,l0) conflicts: a2(r176,l0) a1(r177,l0) a16(r145,l0) a18(r210,l0) a17(r212,l0) a19(r142,l0) a20(r209,l0) a21(r140,l0) a22(r139,l0) a23(r130,l0) a24(r138,l0) a25(r136,l0) a27(r135,l0) a26(r129,l0) a29(r207,l0) a28(r154,l0) a30(r206,l0) a31(r203,l0) a32(r133,l0) a33(r204,l0) a34(r201,l0) a35(r202,l0) a36(r200,l0) a37(r199,l0) a38(r197,l0) a39(r198,l0) a40(r195,l0) a41(r196,l0) a42(r193,l0) a43(r194,l0) a44(r191,l0) a45(r192,l0) a46(r189,l0) a47(r190,l0) a48(r187,l0) a49(r188,l0) a50(r185,l0) a51(r186,l0) a52(r183,l0) a53(r184,l0) a54(r181,l0) a55(r182,l0) a56(r179,l0) a57(r180,l0) a58(r116,l0) a59(r115,l0) a60(r114,l0) a61(r218,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r145,l0) conflicts: a2(r176,l0) a15(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r212,l0) conflicts: a2(r176,l0) a15(r113,l0) a18(r210,l0) a19(r142,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r210,l0) conflicts: a2(r176,l0) a15(r113,l0) a17(r212,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r142,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a17(r212,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r209,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r140,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r139,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a23(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r130,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a22(r139,l0) a24(r138,l0) a25(r136,l0) a27(r135,l0) a26(r129,l0) a29(r207,l0) a28(r154,l0) a30(r206,l0) a31(r203,l0) a32(r133,l0) a33(r204,l0) a34(r201,l0) a35(r202,l0) a36(r200,l0) a37(r199,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r138,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a23(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r136,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a23(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r129,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a23(r130,l0) a27(r135,l0) a29(r207,l0) a28(r154,l0) a30(r206,l0) a31(r203,l0) a32(r133,l0) a33(r204,l0) a34(r201,l0) a35(r202,l0) a36(r200,l0) a37(r199,l0) a38(r197,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r135,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a23(r130,l0) a26(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r154,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a23(r130,l0) a26(r129,l0) a29(r207,l0) a30(r206,l0) a31(r203,l0) a32(r133,l0) a33(r204,l0) a34(r201,l0) a35(r202,l0) a36(r200,l0) a37(r199,l0) a38(r197,l0) a39(r198,l0) a40(r195,l0) a41(r196,l0) a42(r193,l0) a43(r194,l0) a44(r191,l0) a45(r192,l0) a46(r189,l0) a47(r190,l0) a48(r187,l0) a49(r188,l0) a50(r185,l0) a51(r186,l0) a52(r183,l0) a53(r184,l0) a54(r181,l0) a55(r182,l0) a56(r179,l0) a57(r180,l0) a58(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r207,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a23(r130,l0) a26(r129,l0) a28(r154,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a30(r206,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a23(r130,l0) a26(r129,l0) a28(r154,l0) a31(r203,l0) a32(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a31(r203,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a23(r130,l0) a26(r129,l0) a28(r154,l0) a30(r206,l0) a32(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a32(r133,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a23(r130,l0) a26(r129,l0) a28(r154,l0) a30(r206,l0) a31(r203,l0) a33(r204,l0) a34(r201,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a33(r204,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a23(r130,l0) a26(r129,l0) a28(r154,l0) a32(r133,l0) a34(r201,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a34(r201,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a23(r130,l0) a26(r129,l0) a28(r154,l0) a32(r133,l0) a33(r204,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a35(r202,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a23(r130,l0) a26(r129,l0) a28(r154,l0) a36(r200,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a36(r200,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a23(r130,l0) a26(r129,l0) a28(r154,l0) a35(r202,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a37(r199,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a23(r130,l0) a26(r129,l0) a28(r154,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a38(r197,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a26(r129,l0) a28(r154,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a39(r198,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a28(r154,l0) a40(r195,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a40(r195,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a28(r154,l0) a39(r198,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a41(r196,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a28(r154,l0) a42(r193,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a42(r193,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a28(r154,l0) a41(r196,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a43(r194,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a28(r154,l0) a44(r191,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a44(r191,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a28(r154,l0) a43(r194,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a45(r192,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a28(r154,l0) a46(r189,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a46(r189,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a28(r154,l0) a45(r192,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a47(r190,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a28(r154,l0) a48(r187,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a48(r187,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a28(r154,l0) a47(r190,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a49(r188,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a28(r154,l0) a50(r185,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a50(r185,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a28(r154,l0) a49(r188,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a51(r186,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a28(r154,l0) a52(r183,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a52(r183,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a28(r154,l0) a51(r186,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a53(r184,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a28(r154,l0) a54(r181,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a54(r181,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a28(r154,l0) a53(r184,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a55(r182,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a28(r154,l0) a56(r179,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a56(r179,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a28(r154,l0) a55(r182,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a57(r180,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a28(r154,l0) a58(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a58(r116,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a28(r154,l0) a57(r180,l0) a59(r115,l0) a60(r114,l0) a61(r218,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a59(r115,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a58(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a60(r114,l0) conflicts: a2(r176,l0) a1(r177,l0) a15(r113,l0) a58(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a61(r218,l0) conflicts: a1(r177,l0) a15(r113,l0) a58(r116,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a62(r219,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a5(r214)<->a6(r169)@10:shuffle
  cp1:a3(r167)<->a5(r214)@10:shuffle
  cp2:a3(r167)<->a4(r216)@10:shuffle
  cp3:a7(r153)<->a8(r152)@10:shuffle
  cp4:a9(r151)<->a10(r150)@10:shuffle
  cp5:a11(r149)<->a12(r148)@10:shuffle
  cp6:a13(r147)<->a14(r146)@10:shuffle
  cp7:a18(r210)<->a19(r142)@31:shuffle
  cp8:a16(r145)<->a18(r210)@31:shuffle
  cp9:a16(r145)<->a17(r212)@31:shuffle
  cp10:a21(r140)<->a23(r130)@62:shuffle
  cp11:a21(r140)<->a22(r139)@62:shuffle
  cp12:a24(r138)<->a25(r136)@21:shuffle
  cp13:a1(r177)<->a62(r219)@1000:move
  cp14:a2(r176)<->a61(r218)@1000:move
  cp15:a59(r115)<->a60(r114)@125:shuffle
  cp16:a56(r179)<->a58(r116)@125:shuffle
  cp17:a56(r179)<->a57(r180)@125:shuffle
  cp18:a54(r181)<->a56(r179)@125:shuffle
  cp19:a54(r181)<->a55(r182)@125:shuffle
  cp20:a52(r183)<->a54(r181)@125:shuffle
  cp21:a52(r183)<->a53(r184)@125:shuffle
  cp22:a50(r185)<->a52(r183)@125:shuffle
  cp23:a50(r185)<->a51(r186)@125:shuffle
  cp24:a48(r187)<->a50(r185)@125:shuffle
  cp25:a48(r187)<->a49(r188)@125:shuffle
  cp26:a46(r189)<->a48(r187)@125:shuffle
  cp27:a46(r189)<->a47(r190)@125:shuffle
  cp28:a44(r191)<->a46(r189)@125:shuffle
  cp29:a44(r191)<->a45(r192)@125:shuffle
  cp30:a42(r193)<->a44(r191)@125:shuffle
  cp31:a42(r193)<->a43(r194)@125:shuffle
  cp32:a40(r195)<->a42(r193)@125:shuffle
  cp33:a40(r195)<->a41(r196)@125:shuffle
  cp34:a38(r197)<->a40(r195)@125:shuffle
  cp35:a38(r197)<->a39(r198)@125:shuffle
  cp36:a37(r199)<->a38(r197)@125:shuffle
  cp37:a36(r200)<->a37(r199)@125:shuffle
  cp38:a34(r201)<->a36(r200)@125:shuffle
  cp39:a34(r201)<->a35(r202)@125:shuffle
  cp40:a31(r203)<->a34(r201)@125:shuffle
  cp41:a31(r203)<->a33(r204)@125:shuffle
  cp42:a29(r207)<->a31(r203)@125:shuffle
  cp43:a29(r207)<->a30(r206)@125:shuffle
  cp44:a27(r135)<->a29(r207)@125:shuffle
  cp45:a27(r135)<->a28(r154)@125:shuffle
  pref0:a62(r219)<-hr1@2000
  pref1:a61(r218)<-hr0@2000
  regions=1, blocks=19, points=86
    allocnos=63 (big 0), copies=46, conflicts=0, ranges=64

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r217 1r177 2r176 3r167 4r216 5r214 6r169 7r153 8r152 9r151 10r150 11r149 12r148 13r147 14r146 15r113 16r145 17r212 18r210 19r142 20r209 21r140 22r139 23r130 24r138 25r136 26r129 27r135 28r154 29r207 30r206 31r203 32r133 33r204 34r201 35r202 36r200 37r199 38r197 39r198 40r195 41r196 42r193 43r194 44r191 45r192 46r189 47r190 48r187 49r188 50r185 51r186 52r183 53r184 54r181 55r182 56r179 57r180 58r116 59r115 60r114 61r218 62r219
    modified regnos: 113 114 115 116 129 130 133 135 136 138 139 140 142 145 146 147 148 149 150 151 152 153 154 167 169 176 177 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 206 207 209 210 212 214 216 217 218 219
    border:
    Pressure: GENERAL_REGS=9
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@1644100
          2:( 1-12 14)@722800
      Allocno a0r217 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r177 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r176 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r167 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r216 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r214 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r169 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r153 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r152 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r151 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r150 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r149 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r148 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r146 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r145 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r212 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r210 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r209 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a21r140 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a23r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a25r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a26r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a27r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a28r154 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a29r207 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a30r206 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a31r203 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a32r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a33r204 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a34r201 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a35r202 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a36r200 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a37r199 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a38r197 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a39r198 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a40r195 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a41r196 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a42r193 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a43r194 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a44r191 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a45r192 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a46r189 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a47r190 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a48r187 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a49r188 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a50r185 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a51r186 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a52r183 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a53r184 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a54r181 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a55r182 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a56r179 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a57r180 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a58r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a59r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a60r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a61r218 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a62r219 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Forming thread by copy 15:a59r115-a60r114 (freq=125):
        Result (freq=4000): a59r115(2000) a60r114(2000)
      Forming thread by copy 16:a56r179-a58r116 (freq=125):
        Result (freq=5000): a56r179(2000) a58r116(3000)
      Forming thread by copy 18:a54r181-a56r179 (freq=125):
        Result (freq=7000): a54r181(2000) a56r179(2000) a58r116(3000)
      Forming thread by copy 20:a52r183-a54r181 (freq=125):
        Result (freq=9000): a52r183(2000) a54r181(2000) a56r179(2000) a58r116(3000)
      Forming thread by copy 22:a50r185-a52r183 (freq=125):
        Result (freq=11000): a50r185(2000) a52r183(2000) a54r181(2000) a56r179(2000) a58r116(3000)
      Forming thread by copy 24:a48r187-a50r185 (freq=125):
        Result (freq=13000): a48r187(2000) a50r185(2000) a52r183(2000) a54r181(2000) a56r179(2000) a58r116(3000)
      Forming thread by copy 26:a46r189-a48r187 (freq=125):
        Result (freq=15000): a46r189(2000) a48r187(2000) a50r185(2000) a52r183(2000) a54r181(2000) a56r179(2000) a58r116(3000)
      Forming thread by copy 28:a44r191-a46r189 (freq=125):
        Result (freq=17000): a44r191(2000) a46r189(2000) a48r187(2000) a50r185(2000) a52r183(2000) a54r181(2000) a56r179(2000) a58r116(3000)
      Forming thread by copy 30:a42r193-a44r191 (freq=125):
        Result (freq=19000): a42r193(2000) a44r191(2000) a46r189(2000) a48r187(2000) a50r185(2000) a52r183(2000) a54r181(2000) a56r179(2000) a58r116(3000)
      Forming thread by copy 32:a40r195-a42r193 (freq=125):
        Result (freq=21000): a40r195(2000) a42r193(2000) a44r191(2000) a46r189(2000) a48r187(2000) a50r185(2000) a52r183(2000) a54r181(2000) a56r179(2000) a58r116(3000)
      Forming thread by copy 34:a38r197-a40r195 (freq=125):
        Result (freq=23000): a38r197(2000) a40r195(2000) a42r193(2000) a44r191(2000) a46r189(2000) a48r187(2000) a50r185(2000) a52r183(2000) a54r181(2000) a56r179(2000) a58r116(3000)
      Forming thread by copy 36:a37r199-a38r197 (freq=125):
        Result (freq=25000): a37r199(2000) a38r197(2000) a40r195(2000) a42r193(2000) a44r191(2000) a46r189(2000) a48r187(2000) a50r185(2000) a52r183(2000) a54r181(2000) a56r179(2000) a58r116(3000)
      Forming thread by copy 37:a36r200-a37r199 (freq=125):
        Result (freq=27000): a36r200(2000) a37r199(2000) a38r197(2000) a40r195(2000) a42r193(2000) a44r191(2000) a46r189(2000) a48r187(2000) a50r185(2000) a52r183(2000) a54r181(2000) a56r179(2000) a58r116(3000)
      Forming thread by copy 38:a34r201-a36r200 (freq=125):
        Result (freq=29000): a34r201(2000) a36r200(2000) a37r199(2000) a38r197(2000) a40r195(2000) a42r193(2000) a44r191(2000) a46r189(2000) a48r187(2000) a50r185(2000) a52r183(2000) a54r181(2000) a56r179(2000) a58r116(3000)
      Forming thread by copy 40:a31r203-a34r201 (freq=125):
        Result (freq=31000): a31r203(2000) a34r201(2000) a36r200(2000) a37r199(2000) a38r197(2000) a40r195(2000) a42r193(2000) a44r191(2000) a46r189(2000) a48r187(2000) a50r185(2000) a52r183(2000) a54r181(2000) a56r179(2000) a58r116(3000)
      Forming thread by copy 42:a29r207-a31r203 (freq=125):
        Result (freq=33000): a29r207(2000) a31r203(2000) a34r201(2000) a36r200(2000) a37r199(2000) a38r197(2000) a40r195(2000) a42r193(2000) a44r191(2000) a46r189(2000) a48r187(2000) a50r185(2000) a52r183(2000) a54r181(2000) a56r179(2000) a58r116(3000)
      Forming thread by copy 44:a27r135-a29r207 (freq=125):
        Result (freq=35000): a27r135(2000) a29r207(2000) a31r203(2000) a34r201(2000) a36r200(2000) a37r199(2000) a38r197(2000) a40r195(2000) a42r193(2000) a44r191(2000) a46r189(2000) a48r187(2000) a50r185(2000) a52r183(2000) a54r181(2000) a56r179(2000) a58r116(3000)
      Forming thread by copy 10:a21r140-a23r130 (freq=62):
        Result (freq=3500): a21r140(1000) a23r130(2500)
      Forming thread by copy 7:a18r210-a19r142 (freq=31):
        Result (freq=1530): a18r210(1020) a19r142(510)
      Forming thread by copy 8:a16r145-a18r210 (freq=31):
        Result (freq=2040): a16r145(510) a18r210(1020) a19r142(510)
      Forming thread by copy 12:a24r138-a25r136 (freq=21):
        Result (freq=680): a24r138(340) a25r136(340)
      Forming thread by copy 0:a5r214-a6r169 (freq=10):
        Result (freq=510): a5r214(340) a6r169(170)
      Forming thread by copy 1:a3r167-a5r214 (freq=10):
        Result (freq=680): a3r167(170) a5r214(340) a6r169(170)
      Forming thread by copy 3:a7r153-a8r152 (freq=10):
        Result (freq=340): a7r153(170) a8r152(170)
      Forming thread by copy 4:a9r151-a10r150 (freq=10):
        Result (freq=340): a9r151(170) a10r150(170)
      Forming thread by copy 5:a11r149-a12r148 (freq=10):
        Result (freq=340): a11r149(170) a12r148(170)
      Forming thread by copy 6:a13r147-a14r146 (freq=10):
        Result (freq=340): a13r147(170) a14r146(170)
      Pushing a4(r216,l0)(cost 0)
      Pushing a14(r146,l0)(cost 0)
      Pushing a13(r147,l0)(cost 0)
      Pushing a12(r148,l0)(cost 0)
      Pushing a11(r149,l0)(cost 0)
      Pushing a10(r150,l0)(cost 0)
      Pushing a9(r151,l0)(cost 0)
      Pushing a8(r152,l0)(cost 0)
      Pushing a7(r153,l0)(cost 0)
      Pushing a17(r212,l0)(cost 0)
      Pushing a25(r136,l0)(cost 0)
      Pushing a24(r138,l0)(cost 0)
      Pushing a6(r169,l0)(cost 0)
      Pushing a3(r167,l0)(cost 0)
      Pushing a5(r214,l0)(cost 0)
      Pushing a22(r139,l0)(cost 0)
      Pushing a20(r209,l0)(cost 0)
      Pushing a0(r217,l0)(cost 0)
      Pushing a62(r219,l0)(cost 0)
      Pushing a61(r218,l0)(cost 0)
      Pushing a57(r180,l0)(cost 0)
      Pushing a55(r182,l0)(cost 0)
      Pushing a53(r184,l0)(cost 0)
      Pushing a51(r186,l0)(cost 0)
      Pushing a49(r188,l0)(cost 0)
      Pushing a47(r190,l0)(cost 0)
      Pushing a45(r192,l0)(cost 0)
      Pushing a43(r194,l0)(cost 0)
      Pushing a41(r196,l0)(cost 0)
      Pushing a39(r198,l0)(cost 0)
      Pushing a35(r202,l0)(cost 0)
      Pushing a32(r133,l0)(cost 0)
        Making a23(r130,l0) colorable
        Making a33(r204,l0) colorable
      Pushing a33(r204,l0)(cost 0)
        Making a26(r129,l0) colorable
      Pushing a19(r142,l0)(cost 0)
      Pushing a16(r145,l0)(cost 0)
      Pushing a18(r210,l0)(cost 0)
      Pushing a26(r129,l0)(cost 30000)
      Pushing a21(r140,l0)(cost 0)
      Pushing a23(r130,l0)(cost 25000)
      Pushing a60(r114,l0)(cost 0)
      Pushing a59(r115,l0)(cost 0)
      Pushing a30(r206,l0)(cost 0)
      Pushing a56(r179,l0)(cost 0)
      Pushing a54(r181,l0)(cost 0)
      Pushing a52(r183,l0)(cost 0)
      Pushing a50(r185,l0)(cost 0)
      Pushing a48(r187,l0)(cost 0)
      Pushing a46(r189,l0)(cost 0)
        Making a28(r154,l0) colorable
      Pushing a28(r154,l0)(cost 20000)
      Forming thread by copy 14:a2r176-a61r218 (freq=1000):
        Result (freq=9700): a2r176(7700) a61r218(2000)
        Making a2(r176,l0) colorable
        Making a15(r113,l0) colorable
      Pushing a15(r113,l0)(cost 67650)
      Forming thread by copy 13:a1r177-a62r219 (freq=1000):
        Result (freq=20340): a1r177(18340) a62r219(2000)
        Making a1(r177,l0) colorable
      Pushing a2(r176,l0)(cost 77000)
      Pushing a1(r177,l0)(cost 303400)
      Pushing a44(r191,l0)(cost 0)
      Pushing a42(r193,l0)(cost 0)
      Pushing a40(r195,l0)(cost 0)
      Pushing a38(r197,l0)(cost 0)
      Pushing a37(r199,l0)(cost 0)
      Pushing a36(r200,l0)(cost 0)
      Pushing a34(r201,l0)(cost 0)
      Pushing a31(r203,l0)(cost 0)
      Pushing a29(r207,l0)(cost 0)
      Pushing a27(r135,l0)(cost 0)
      Pushing a58(r116,l0)(cost 0)
      Popping a58(r116,l0)  -- assign reg 3
      Popping a27(r135,l0)  -- assign reg 3
      Popping a29(r207,l0)  -- assign reg 3
      Popping a31(r203,l0)  -- assign reg 3
      Popping a34(r201,l0)  -- assign reg 3
      Popping a36(r200,l0)  -- assign reg 3
      Popping a37(r199,l0)  -- assign reg 3
      Popping a38(r197,l0)  -- assign reg 3
      Popping a40(r195,l0)  -- assign reg 3
      Popping a42(r193,l0)  -- assign reg 3
      Popping a44(r191,l0)  -- assign reg 3
      Popping a1(r177,l0)  -- assign reg 1
      Popping a2(r176,l0)  -- assign reg 0
      Popping a15(r113,l0)  -- assign reg 2
      Popping a28(r154,l0)  -- assign reg 12
      Popping a46(r189,l0)  -- assign reg 3
      Popping a48(r187,l0)  -- assign reg 3
      Popping a50(r185,l0)  -- assign reg 3
      Popping a52(r183,l0)  -- assign reg 3
      Popping a54(r181,l0)  -- assign reg 3
      Popping a56(r179,l0)  -- assign reg 3
      Popping a30(r206,l0)  -- assign reg 4
      Popping a59(r115,l0)  -- assign reg 4
      Popping a60(r114,l0)  -- assign reg 4
      Popping a23(r130,l0)  -- assign reg 5
      Popping a21(r140,l0)  -- assign reg 5
      Popping a26(r129,l0)  -- assign reg 6
      Popping a18(r210,l0)  -- assign reg 3
      Popping a16(r145,l0)  -- assign reg 3
      Popping a19(r142,l0)  -- assign reg 3
      Popping a33(r204,l0)  -- assign reg 4
      Popping a32(r133,l0)  -- assign reg 7
      Popping a35(r202,l0)  -- assign reg 4
      Popping a39(r198,l0)  -- assign reg 4
      Popping a41(r196,l0)  -- assign reg 4
      Popping a43(r194,l0)  -- assign reg 4
      Popping a45(r192,l0)  -- assign reg 4
      Popping a47(r190,l0)  -- assign reg 4
      Popping a49(r188,l0)  -- assign reg 4
      Popping a51(r186,l0)  -- assign reg 4
      Popping a53(r184,l0)  -- assign reg 4
      Popping a55(r182,l0)  -- assign reg 4
      Popping a57(r180,l0)  -- assign reg 4
      Popping a61(r218,l0)  -- assign reg 0
      Popping a62(r219,l0)  -- assign reg 1
      Popping a0(r217,l0)  -- assign reg 3
      Popping a20(r209,l0)  -- assign reg 3
      Popping a22(r139,l0)  -- assign reg 3
      Popping a5(r214,l0)  -- assign reg 3
      Popping a3(r167,l0)  -- assign reg 3
      Popping a6(r169,l0)  -- assign reg 3
      Popping a24(r138,l0)  -- assign reg 3
      Popping a25(r136,l0)  -- assign reg 3
      Popping a17(r212,l0)  -- assign reg 1
      Popping a7(r153,l0)  -- assign reg 3
      Popping a8(r152,l0)  -- assign reg 3
      Popping a9(r151,l0)  -- assign reg 3
      Popping a10(r150,l0)  -- assign reg 3
      Popping a11(r149,l0)  -- assign reg 3
      Popping a12(r148,l0)  -- assign reg 3
      Popping a13(r147,l0)  -- assign reg 3
      Popping a14(r146,l0)  -- assign reg 3
      Popping a4(r216,l0)  -- assign reg 2
Disposition:
   15:r113 l0     2   60:r114 l0     4   59:r115 l0     4   58:r116 l0     3
   26:r129 l0     6   23:r130 l0     5   32:r133 l0     7   27:r135 l0     3
   25:r136 l0     3   24:r138 l0     3   22:r139 l0     3   21:r140 l0     5
   19:r142 l0     3   16:r145 l0     3   14:r146 l0     3   13:r147 l0     3
   12:r148 l0     3   11:r149 l0     3   10:r150 l0     3    9:r151 l0     3
    8:r152 l0     3    7:r153 l0     3   28:r154 l0    12    3:r167 l0     3
    6:r169 l0     3    2:r176 l0     0    1:r177 l0     1   56:r179 l0     3
   57:r180 l0     4   54:r181 l0     3   55:r182 l0     4   52:r183 l0     3
   53:r184 l0     4   50:r185 l0     3   51:r186 l0     4   48:r187 l0     3
   49:r188 l0     4   46:r189 l0     3   47:r190 l0     4   44:r191 l0     3
   45:r192 l0     4   42:r193 l0     3   43:r194 l0     4   40:r195 l0     3
   41:r196 l0     4   38:r197 l0     3   39:r198 l0     4   37:r199 l0     3
   36:r200 l0     3   34:r201 l0     3   35:r202 l0     4   31:r203 l0     3
   33:r204 l0     4   30:r206 l0     4   29:r207 l0     3   20:r209 l0     3
   18:r210 l0     3   17:r212 l0     1    5:r214 l0     3    4:r216 l0     2
    0:r217 l0     3   61:r218 l0     0   62:r219 l0     1
New iteration of spill/restore move
+++Costs: overall -56000, reg -56000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


FMC_NORSRAM_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,18u} r13={1d,18u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={9d,7u} r102={1d,18u} r103={1d,17u} r113={1d,9u} r114={1d,1u} r115={1d,1u} r116={1d,3u} r129={1d,3u} r130={1d,3u} r133={1d,1u} r135={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r142={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,3u} r167={1d,1u} r169={1d,1u} r176={1d,20u} r177={1d,32u,12e} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r206={2d,2u} r207={1d,1u} r209={1d,1u} r210={2d,2u} r212={1d,1u} r214={2d,2u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} 
;;    total ref usage 327{101d,214u,12e} in 192{192 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 7 121 2 NOTE_INSN_FUNCTION_BEG)
(note 121 4 9 2 NOTE_INSN_DELETED)
(debug_insn 9 121 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":180:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":181:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":182:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":185:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":186:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":187:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":188:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":189:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":190:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":191:3 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":192:3 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":193:3 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":194:3 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":195:3 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":196:3 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":197:3 -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":198:3 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":199:3 -1
     (nil))
(debug_insn 27 26 28 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":200:3 -1
     (nil))
(debug_insn 28 27 29 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":201:3 -1
     (nil))
(debug_insn 29 28 30 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":202:3 -1
     (nil))
(debug_insn 30 29 302 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":205:3 -1
     (nil))
(insn 302 30 3 2 (set (reg:SI 219)
        (reg:SI 1 r1 [ Init ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":179:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Init ])
        (nil)))
(insn 3 302 301 2 (set (reg/v/f:SI 177 [ Init ])
        (reg:SI 219)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":179:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 219)
        (nil)))
(insn 301 3 38 2 (set (reg:SI 218)
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":179:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 38 301 31 2 (set (reg:SI 116 [ _4 ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 8 [0x8])) [1 Init_55(D)->MemoryType+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":208:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 38 2 2 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/v/f:SI 177 [ Init ]) [1 Init_55(D)->NSBank+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":205:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2 31 293 2 (set (reg/v/f:SI 176 [ Device ])
        (reg:SI 218)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":179:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 218)
        (nil)))
(insn 293 2 34 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _4 ])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":214:17 268 {*arm_cmpsi_insn}
     (nil))
(insn 34 293 35 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (mult:SI (reg:SI 113 [ _1 ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 176 [ Device ])) [2 MEM <volatile uint32_t> [(struct FMC_Bank1_TypeDef *)_7]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":205:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":205:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 36 35 37 2 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 113 [ _1 ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 176 [ Device ])) [2 MEM <volatile uint32_t> [(struct FMC_Bank1_TypeDef *)_7]+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":205:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 37 36 294 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":208:3 -1
     (nil))
(insn 294 37 44 2 (set (reg/v:SI 154 [ flashaccess ])
        (if_then_else:SI (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (const_int 64 [0x40])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":214:17 986 {*thumb2_movsicc_insn}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(debug_insn 44 294 45 2 (var_location:SI flashaccess (reg/v:SI 154 [ flashaccess ])) -1
     (nil))
(debug_insn 45 44 46 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":217:3 -1
     (nil))
(debug_insn 46 45 47 2 (var_location:SI D#15 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 4 [0x4])) [1 Init_55(D)->DataAddressMux+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":218:19 -1
     (nil))
(debug_insn 47 46 48 2 (var_location:SI D#14 (ior:SI (debug_expr:SI D#15)
        (reg/v:SI 154 [ flashaccess ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":217:45 -1
     (nil))
(debug_insn 48 47 49 2 (var_location:SI D#13 (ior:SI (debug_expr:SI D#14)
        (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":218:45 -1
     (nil))
(debug_insn 49 48 50 2 (var_location:SI D#16 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 12 [0xc])) [1 Init_55(D)->MemoryDataWidth+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":220:19 -1
     (nil))
(debug_insn 50 49 51 2 (var_location:SI D#12 (ior:SI (debug_expr:SI D#13)
        (debug_expr:SI D#16))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":219:45 -1
     (nil))
(debug_insn 51 50 52 2 (var_location:SI D#17 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 16 [0x10])) [1 Init_55(D)->BurstAccessMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":221:19 -1
     (nil))
(debug_insn 52 51 53 2 (var_location:SI D#11 (ior:SI (debug_expr:SI D#12)
        (debug_expr:SI D#17))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":220:45 -1
     (nil))
(debug_insn 53 52 54 2 (var_location:SI D#18 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 20 [0x14])) [1 Init_55(D)->WaitSignalPolarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":222:19 -1
     (nil))
(debug_insn 54 53 55 2 (var_location:SI D#10 (ior:SI (debug_expr:SI D#11)
        (debug_expr:SI D#18))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":221:45 -1
     (nil))
(debug_insn 55 54 56 2 (var_location:SI D#19 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 24 [0x18])) [1 Init_55(D)->WaitSignalActive+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":223:19 -1
     (nil))
(debug_insn 56 55 57 2 (var_location:SI D#9 (ior:SI (debug_expr:SI D#10)
        (debug_expr:SI D#19))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":222:45 -1
     (nil))
(debug_insn 57 56 58 2 (var_location:SI D#20 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 28 [0x1c])) [1 Init_55(D)->WriteOperation+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":224:19 -1
     (nil))
(debug_insn 58 57 59 2 (var_location:SI D#8 (ior:SI (debug_expr:SI D#9)
        (debug_expr:SI D#20))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":223:45 -1
     (nil))
(debug_insn 59 58 60 2 (var_location:SI D#21 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 32 [0x20])) [1 Init_55(D)->WaitSignal+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":225:19 -1
     (nil))
(debug_insn 60 59 61 2 (var_location:SI D#7 (ior:SI (debug_expr:SI D#8)
        (debug_expr:SI D#21))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":224:45 -1
     (nil))
(debug_insn 61 60 62 2 (var_location:SI D#22 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 36 [0x24])) [1 Init_55(D)->ExtendedMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":226:19 -1
     (nil))
(debug_insn 62 61 63 2 (var_location:SI D#6 (ior:SI (debug_expr:SI D#7)
        (debug_expr:SI D#22))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":225:45 -1
     (nil))
(debug_insn 63 62 64 2 (var_location:SI D#23 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 40 [0x28])) [1 Init_55(D)->AsynchronousWait+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":227:19 -1
     (nil))
(debug_insn 64 63 65 2 (var_location:SI D#5 (ior:SI (debug_expr:SI D#6)
        (debug_expr:SI D#23))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":226:45 -1
     (nil))
(debug_insn 65 64 66 2 (var_location:SI D#24 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 44 [0x2c])) [1 Init_55(D)->WriteBurst+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":228:19 -1
     (nil))
(debug_insn 66 65 67 2 (var_location:SI D#4 (ior:SI (debug_expr:SI D#5)
        (debug_expr:SI D#24))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":217:12 -1
     (nil))
(debug_insn 67 66 68 2 (var_location:SI btcr_reg (debug_expr:SI D#4)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":217:12 -1
     (nil))
(debug_insn 68 67 95 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":230:3 -1
     (nil))
(insn 95 68 96 2 (set (reg:SI 180 [ Init_55(D)->DataAddressMux ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 4 [0x4])) [1 Init_55(D)->DataAddressMux+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 4 [0x4])) [1 Init_55(D)->DataAddressMux+0 S4 A32])
        (nil)))
(insn 96 95 97 2 (set (reg:SI 179)
        (ior:SI (reg:SI 116 [ _4 ])
            (reg:SI 180 [ Init_55(D)->DataAddressMux ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 180 [ Init_55(D)->DataAddressMux ])
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(insn 97 96 98 2 (set (reg:SI 182 [ Init_55(D)->MemoryDataWidth ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 12 [0xc])) [1 Init_55(D)->MemoryDataWidth+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 12 [0xc])) [1 Init_55(D)->MemoryDataWidth+0 S4 A32])
        (nil)))
(insn 98 97 99 2 (set (reg:SI 181)
        (ior:SI (reg:SI 179)
            (reg:SI 182 [ Init_55(D)->MemoryDataWidth ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 182 [ Init_55(D)->MemoryDataWidth ])
        (expr_list:REG_DEAD (reg:SI 179)
            (nil))))
(insn 99 98 100 2 (set (reg:SI 184 [ Init_55(D)->BurstAccessMode ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 16 [0x10])) [1 Init_55(D)->BurstAccessMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 16 [0x10])) [1 Init_55(D)->BurstAccessMode+0 S4 A32])
        (nil)))
(insn 100 99 101 2 (set (reg:SI 183)
        (ior:SI (reg:SI 181)
            (reg:SI 184 [ Init_55(D)->BurstAccessMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 184 [ Init_55(D)->BurstAccessMode ])
        (expr_list:REG_DEAD (reg:SI 181)
            (nil))))
(insn 101 100 102 2 (set (reg:SI 186 [ Init_55(D)->WaitSignalPolarity ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 20 [0x14])) [1 Init_55(D)->WaitSignalPolarity+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 20 [0x14])) [1 Init_55(D)->WaitSignalPolarity+0 S4 A32])
        (nil)))
(insn 102 101 103 2 (set (reg:SI 185)
        (ior:SI (reg:SI 183)
            (reg:SI 186 [ Init_55(D)->WaitSignalPolarity ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 186 [ Init_55(D)->WaitSignalPolarity ])
        (expr_list:REG_DEAD (reg:SI 183)
            (nil))))
(insn 103 102 104 2 (set (reg:SI 188 [ Init_55(D)->WaitSignalActive ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 24 [0x18])) [1 Init_55(D)->WaitSignalActive+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 24 [0x18])) [1 Init_55(D)->WaitSignalActive+0 S4 A32])
        (nil)))
(insn 104 103 105 2 (set (reg:SI 187)
        (ior:SI (reg:SI 185)
            (reg:SI 188 [ Init_55(D)->WaitSignalActive ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 188 [ Init_55(D)->WaitSignalActive ])
        (expr_list:REG_DEAD (reg:SI 185)
            (nil))))
(insn 105 104 106 2 (set (reg:SI 190 [ Init_55(D)->WriteOperation ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 28 [0x1c])) [1 Init_55(D)->WriteOperation+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 28 [0x1c])) [1 Init_55(D)->WriteOperation+0 S4 A32])
        (nil)))
(insn 106 105 107 2 (set (reg:SI 189)
        (ior:SI (reg:SI 187)
            (reg:SI 190 [ Init_55(D)->WriteOperation ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 190 [ Init_55(D)->WriteOperation ])
        (expr_list:REG_DEAD (reg:SI 187)
            (nil))))
(insn 107 106 108 2 (set (reg:SI 192 [ Init_55(D)->WaitSignal ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 32 [0x20])) [1 Init_55(D)->WaitSignal+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 32 [0x20])) [1 Init_55(D)->WaitSignal+0 S4 A32])
        (nil)))
(insn 108 107 109 2 (set (reg:SI 191)
        (ior:SI (reg:SI 189)
            (reg:SI 192 [ Init_55(D)->WaitSignal ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 192 [ Init_55(D)->WaitSignal ])
        (expr_list:REG_DEAD (reg:SI 189)
            (nil))))
(insn 109 108 110 2 (set (reg:SI 194 [ Init_55(D)->ExtendedMode ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 36 [0x24])) [1 Init_55(D)->ExtendedMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 36 [0x24])) [1 Init_55(D)->ExtendedMode+0 S4 A32])
        (nil)))
(insn 110 109 111 2 (set (reg:SI 193)
        (ior:SI (reg:SI 191)
            (reg:SI 194 [ Init_55(D)->ExtendedMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 194 [ Init_55(D)->ExtendedMode ])
        (expr_list:REG_DEAD (reg:SI 191)
            (nil))))
(insn 111 110 112 2 (set (reg:SI 196 [ Init_55(D)->AsynchronousWait ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 40 [0x28])) [1 Init_55(D)->AsynchronousWait+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 40 [0x28])) [1 Init_55(D)->AsynchronousWait+0 S4 A32])
        (nil)))
(insn 112 111 113 2 (set (reg:SI 195)
        (ior:SI (reg:SI 193)
            (reg:SI 196 [ Init_55(D)->AsynchronousWait ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 196 [ Init_55(D)->AsynchronousWait ])
        (expr_list:REG_DEAD (reg:SI 193)
            (nil))))
(insn 113 112 114 2 (set (reg:SI 198 [ Init_55(D)->WriteBurst ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 44 [0x2c])) [1 Init_55(D)->WriteBurst+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 44 [0x2c])) [1 Init_55(D)->WriteBurst+0 S4 A32])
        (nil)))
(insn 114 113 69 2 (set (reg:SI 197)
        (ior:SI (reg:SI 195)
            (reg:SI 198 [ Init_55(D)->WriteBurst ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 198 [ Init_55(D)->WriteBurst ])
        (expr_list:REG_DEAD (reg:SI 195)
            (nil))))
(insn 69 114 70 2 (set (reg:SI 129 [ _25 ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 48 [0x30])) [1 Init_55(D)->ContinuousClock+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":230:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 70 69 71 2 (var_location:SI D#3 (ior:SI (debug_expr:SI D#4)
        (reg:SI 129 [ _25 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":230:12 -1
     (nil))
(debug_insn 71 70 72 2 (var_location:SI btcr_reg (debug_expr:SI D#3)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":230:12 -1
     (nil))
(debug_insn 72 71 115 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":231:3 -1
     (nil))
(insn 115 72 73 2 (set (reg:SI 199)
        (ior:SI (reg:SI 197)
            (reg:SI 129 [ _25 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 197)
        (nil)))
(insn 73 115 74 2 (set (reg:SI 130 [ _26 ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 52 [0x34])) [1 Init_55(D)->WriteFifo+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":231:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 74 73 75 2 (var_location:SI D#2 (ior:SI (debug_expr:SI D#3)
        (reg:SI 130 [ _26 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":231:12 -1
     (nil))
(debug_insn 75 74 76 2 (var_location:SI btcr_reg (debug_expr:SI D#2)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":231:12 -1
     (nil))
(debug_insn 76 75 77 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":232:3 -1
     (nil))
(debug_insn 77 76 78 2 (var_location:SI D#25 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 60 [0x3c])) [1 Init_55(D)->NBLSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":232:19 -1
     (nil))
(debug_insn 78 77 79 2 (var_location:SI D#1 (ior:SI (debug_expr:SI D#2)
        (debug_expr:SI D#25))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":232:12 -1
     (nil))
(debug_insn 79 78 80 2 (var_location:SI btcr_reg (debug_expr:SI D#1)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":232:12 -1
     (nil))
(debug_insn 80 79 81 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":233:3 -1
     (nil))
(debug_insn 81 80 82 2 (var_location:SI D#26 (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
            (const_int 56 [0x38])) [1 Init_55(D)->PageSize+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":233:19 -1
     (nil))
(debug_insn 82 81 83 2 (var_location:SI btcr_reg (ior:SI (debug_expr:SI D#1)
        (debug_expr:SI D#26))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":233:12 -1
     (nil))
(debug_insn 83 82 84 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":235:3 -1
     (nil))
(debug_insn 84 83 85 2 (var_location:SI mask (const_int 588671 [0x8fb7f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":235:8 -1
     (nil))
(debug_insn 85 84 86 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":249:3 -1
     (nil))
(debug_insn 86 85 87 2 (var_location:SI mask (const_int 1637247 [0x18fb7f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":249:8 -1
     (nil))
(debug_insn 87 86 88 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":250:3 -1
     (nil))
(debug_insn 88 87 89 2 (var_location:SI mask (const_int 3734399 [0x38fb7f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":250:8 -1
     (nil))
(debug_insn 89 88 90 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":251:3 -1
     (nil))
(debug_insn 90 89 91 2 (var_location:SI mask (const_int 16317311 [0xf8fb7f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":251:8 -1
     (nil))
(debug_insn 91 90 92 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":252:3 -1
     (nil))
(debug_insn 92 91 93 2 (var_location:SI mask (const_int 16776063 [0xfffb7f])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":252:8 -1
     (nil))
(debug_insn 93 92 116 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 -1
     (nil))
(insn 116 93 117 2 (set (reg:SI 200)
        (ior:SI (reg:SI 199)
            (reg:SI 130 [ _26 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 199)
        (nil)))
(insn 117 116 118 2 (set (reg:SI 202 [ Init_55(D)->NBLSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 60 [0x3c])) [1 Init_55(D)->NBLSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 60 [0x3c])) [1 Init_55(D)->NBLSetupTime+0 S4 A32])
        (nil)))
(insn 118 117 94 2 (set (reg:SI 201)
        (ior:SI (reg:SI 200)
            (reg:SI 202 [ Init_55(D)->NBLSetupTime ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 202 [ Init_55(D)->NBLSetupTime ])
        (expr_list:REG_DEAD (reg:SI 200)
            (nil))))
(insn 94 118 119 2 (set (reg:SI 133 [ _29 ])
        (mem/v:SI (plus:SI (mult:SI (reg:SI 113 [ _1 ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 176 [ Device ])) [2 MEM <volatile uint32_t> [(struct FMC_Bank1_TypeDef *)_7]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 119 94 120 2 (set (reg:SI 204 [ Init_55(D)->PageSize ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 56 [0x38])) [1 Init_55(D)->PageSize+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 56 [0x38])) [1 Init_55(D)->PageSize+0 S4 A32])
        (nil)))
(insn 120 119 323 2 (set (reg:SI 203)
        (ior:SI (reg:SI 201)
            (reg:SI 204 [ Init_55(D)->PageSize ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 204 [ Init_55(D)->PageSize ])
        (expr_list:REG_DEAD (reg:SI 201)
            (nil))))
(insn 323 120 324 2 (set (reg:SI 206)
        (const_int -16776064 [0xffffffffff000480])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int -16776064 [0xffffffffff000480])
        (nil)))
(insn 324 323 123 2 (set (reg:SI 206)
        (and:SI (reg:SI 133 [ _29 ])
            (reg:SI 206))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _29 ])
        (nil)))
(insn 123 324 124 2 (set (reg:SI 207)
        (ior:SI (reg:SI 203)
            (reg:SI 206))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 206)
        (expr_list:REG_DEAD (reg:SI 203)
            (nil))))
(insn 124 123 125 2 (set (reg:SI 135 [ _31 ])
        (ior:SI (reg:SI 207)
            (reg/v:SI 154 [ flashaccess ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 207)
        (expr_list:REG_DEAD (reg/v:SI 154 [ flashaccess ])
            (nil))))
(insn 125 124 126 2 (set (mem/v:SI (plus:SI (mult:SI (reg:SI 113 [ _1 ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 176 [ Device ])) [2 MEM <volatile uint32_t> [(struct FMC_Bank1_TypeDef *)_7]+0 S4 A32])
        (reg:SI 135 [ _31 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":254:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135 [ _31 ])
        (nil)))
(debug_insn 126 125 127 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":257:3 -1
     (nil))
(insn 127 126 128 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 129 [ _25 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":257:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _25 ])
        (nil)))
(jump_insn 128 127 129 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 141)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":257:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 141)
(note 129 128 130 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 130 129 131 3 NOTE_INSN_DELETED)
(jump_insn 131 130 132 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 113 [ _1 ])
                        (const_int 0 [0]))
                    (label_ref:SI 238)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":257:66 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 238)
(note 132 131 135 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 135 132 133 4 NOTE_INSN_DELETED)
(debug_insn 133 135 134 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":259:5 -1
     (nil))
(insn 134 133 136 4 (set (reg:SI 136 [ _32 ])
        (mem/v:SI (reg/v/f:SI 176 [ Device ]) [1 Device_56(D)->BTCR[0]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":259:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 136 134 137 4 (set (reg:SI 138 [ _34 ])
        (ior:SI (reg:SI 136 [ _32 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":259:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ _32 ])
        (nil)))
(insn 137 136 138 4 (set (mem/v:SI (reg/v/f:SI 176 [ Device ]) [1 Device_56(D)->BTCR[0]+0 S4 A32])
        (reg:SI 138 [ _34 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":259:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138 [ _34 ])
        (nil)))
(debug_insn 138 137 303 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":262:3 -1
     (nil))
(jump_insn 303 138 304 4 (set (pc)
        (label_ref 146)) 284 {*arm_jump}
     (nil)
 -> 146)
(barrier 304 303 141)
(code_label 141 304 142 5 3 (nil) [1 uses])
(note 142 141 144 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 144 142 143 5 NOTE_INSN_DELETED)
(debug_insn 143 144 145 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":262:3 -1
     (nil))
(jump_insn 145 143 146 5 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 113 [ _1 ])
                        (const_int 0 [0]))
                    (label_ref:SI 238)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":262:6 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 238)
(code_label 146 145 147 6 5 (nil) [1 uses])
(note 147 146 148 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 148 147 149 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":265:5 -1
     (nil))
(insn 149 148 150 6 (set (reg:SI 139 [ _35 ])
        (mem/v:SI (reg/v/f:SI 176 [ Device ]) [1 Device_56(D)->BTCR[0]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":265:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 150 149 151 6 (set (reg:SI 140 [ _36 ])
        (ior:SI (reg:SI 130 [ _26 ])
            (reg:SI 139 [ _35 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":265:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 139 [ _35 ])
        (expr_list:REG_DEAD (reg:SI 130 [ _26 ])
            (nil))))
(insn 151 150 152 6 (set (mem/v:SI (reg/v/f:SI 176 [ Device ]) [1 Device_56(D)->BTCR[0]+0 S4 A32])
        (reg:SI 140 [ _36 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":265:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 140 [ _36 ])
        (nil)))
(debug_insn 152 151 153 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":269:3 -1
     (nil))
(insn 153 152 154 6 (set (reg:SI 209 [ Init_55(D)->MaxChipSelectPulse ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 177 [ Init ])
                    (const_int 64 [0x40])) [0 Init_55(D)->MaxChipSelectPulse+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":269:6 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 154 153 155 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 209 [ Init_55(D)->MaxChipSelectPulse ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":269:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 209 [ Init_55(D)->MaxChipSelectPulse ])
        (nil)))
(jump_insn 155 154 160 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 305)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":269:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 526133492 (nil)))
 -> 305)
(note 160 155 164 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 164 160 161 7 NOTE_INSN_DELETED)
(debug_insn 161 164 162 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":272:5 -1
     (nil))
(debug_insn 162 161 163 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 -1
     (nil))
(insn 163 162 166 7 (set (reg:SI 142 [ _38 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 166 163 321 7 (set (reg:SI 212 [ Init_55(D)->MaxChipSelectPulseTime ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 68 [0x44])) [1 Init_55(D)->MaxChipSelectPulseTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 177 [ Init ])
        (nil)))
(insn 321 166 322 7 (set (reg:SI 210)
        (lshiftrt:SI (reg:SI 142 [ _38 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 142 [ _38 ])
        (nil)))
(insn 322 321 167 7 (set (reg:SI 210)
        (ashift:SI (reg:SI 210)
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 147 {*arm_shiftsi3}
     (nil))
(insn 167 322 168 7 (set (reg:SI 145 [ _41 ])
        (ior:SI (reg:SI 210)
            (reg:SI 212 [ Init_55(D)->MaxChipSelectPulseTime ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 212 [ Init_55(D)->MaxChipSelectPulseTime ])
        (expr_list:REG_DEAD (reg:SI 210)
            (nil))))
(insn 168 167 169 7 (set (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])
        (reg:SI 145 [ _41 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 145 [ _41 ])
        (nil)))
(debug_insn 169 168 170 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":278:5 -1
     (nil))
(insn 170 169 171 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":278:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 171 170 172 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 204)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":278:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 357913948 (nil))
 -> 204)
(note 172 171 176 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(jump_insn 176 172 177 8 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 213)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":278:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 268435468 (nil)))
 -> 213)
(note 177 176 178 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 178 177 179 9 NOTE_INSN_DELETED)
(jump_insn 179 178 180 9 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 113 [ _1 ])
                        (const_int 0 [0]))
                    (label_ref:SI 186)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":278:5 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 4 (nil)))
 -> 186)
(note 180 179 181 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 181 180 182 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":278:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 182 181 306 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 195)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":278:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 715827884 (nil)))
 -> 195)
(note 306 182 307 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(jump_insn 307 306 308 11 (set (pc)
        (label_ref 213)) 284 {*arm_jump}
     (nil)
 -> 213)
(barrier 308 307 186)
(code_label 186 308 187 12 10 (nil) [2 uses])
(note 187 186 188 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 188 187 189 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":281:9 -1
     (nil))
(insn 189 188 190 12 (set (reg:SI 146 [ _42 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":281:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 190 189 191 12 (set (reg:SI 147 [ _43 ])
        (ior:SI (reg:SI 146 [ _42 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":281:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ _42 ])
        (nil)))
(insn 191 190 192 12 (set (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])
        (reg:SI 147 [ _43 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":281:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 176 [ Device ])
        (expr_list:REG_DEAD (reg:SI 147 [ _43 ])
            (nil))))
(debug_insn 192 191 309 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":282:9 -1
     (nil))
(jump_insn 309 192 310 12 (set (pc)
        (label_ref 305)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":282:9 284 {*arm_jump}
     (nil)
 -> 305)
(barrier 310 309 195)
(code_label 195 310 196 13 11 (nil) [1 uses])
(note 196 195 197 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 197 196 198 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":285:9 -1
     (nil))
(insn 198 197 199 13 (set (reg:SI 148 [ _44 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":285:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 199 198 200 13 (set (reg:SI 149 [ _45 ])
        (ior:SI (reg:SI 148 [ _44 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":285:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 148 [ _44 ])
        (nil)))
(insn 200 199 201 13 (set (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])
        (reg:SI 149 [ _45 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":285:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 176 [ Device ])
        (expr_list:REG_DEAD (reg:SI 149 [ _45 ])
            (nil))))
(debug_insn 201 200 311 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":286:9 -1
     (nil))
(jump_insn 311 201 312 13 (set (pc)
        (label_ref 305)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":286:9 284 {*arm_jump}
     (nil)
 -> 305)
(barrier 312 311 204)
(code_label 204 312 205 14 8 (nil) [1 uses])
(note 205 204 206 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 206 205 207 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":289:9 -1
     (nil))
(insn 207 206 208 14 (set (reg:SI 150 [ _46 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":289:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 208 207 209 14 (set (reg:SI 151 [ _47 ])
        (ior:SI (reg:SI 150 [ _46 ])
            (const_int 262144 [0x40000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":289:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 150 [ _46 ])
        (nil)))
(insn 209 208 210 14 (set (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])
        (reg:SI 151 [ _47 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":289:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 176 [ Device ])
        (expr_list:REG_DEAD (reg:SI 151 [ _47 ])
            (nil))))
(debug_insn 210 209 313 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":290:9 -1
     (nil))
(jump_insn 313 210 314 14 (set (pc)
        (label_ref 305)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":290:9 284 {*arm_jump}
     (nil)
 -> 305)
(barrier 314 313 213)
(code_label 213 314 214 15 9 (nil) [2 uses])
(note 214 213 215 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 215 214 216 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":293:9 -1
     (nil))
(insn 216 215 217 15 (set (reg:SI 152 [ _48 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":293:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 217 216 218 15 (set (reg:SI 153 [ _49 ])
        (ior:SI (reg:SI 152 [ _48 ])
            (const_int 524288 [0x80000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":293:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 152 [ _48 ])
        (nil)))
(insn 218 217 219 15 (set (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])
        (reg:SI 153 [ _49 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":293:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 176 [ Device ])
        (expr_list:REG_DEAD (reg:SI 153 [ _49 ])
            (nil))))
(debug_insn 219 218 315 15 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":294:9 -1
     (nil))
(jump_insn 315 219 316 15 (set (pc)
        (label_ref 305)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":294:9 284 {*arm_jump}
     (nil)
 -> 305)
(barrier 316 315 241)
(code_label 241 316 226 16 12 (nil) [1 uses])
(note 226 241 230 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(note 230 226 227 16 NOTE_INSN_DELETED)
(debug_insn 227 230 228 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":272:5 -1
     (nil))
(debug_insn 228 227 229 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 -1
     (nil))
(insn 229 228 232 16 (set (reg:SI 169 [ _87 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 232 229 319 16 (set (reg:SI 216 [ Init_55(D)->MaxChipSelectPulseTime ])
        (mem:SI (plus:SI (reg/v/f:SI 177 [ Init ])
                (const_int 68 [0x44])) [1 Init_55(D)->MaxChipSelectPulseTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 177 [ Init ])
        (nil)))
(insn 319 232 320 16 (set (reg:SI 214)
        (lshiftrt:SI (reg:SI 169 [ _87 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 169 [ _87 ])
        (nil)))
(insn 320 319 233 16 (set (reg:SI 214)
        (ashift:SI (reg:SI 214)
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 147 {*arm_shiftsi3}
     (nil))
(insn 233 320 234 16 (set (reg:SI 167 [ _84 ])
        (ior:SI (reg:SI 214)
            (reg:SI 216 [ Init_55(D)->MaxChipSelectPulseTime ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 216 [ Init_55(D)->MaxChipSelectPulseTime ])
        (expr_list:REG_DEAD (reg:SI 214)
            (nil))))
(insn 234 233 235 16 (set (mem/v:SI (plus:SI (reg/v/f:SI 176 [ Device ])
                (const_int 32 [0x20])) [1 Device_56(D)->PCSCNTR+0 S4 A32])
        (reg:SI 167 [ _84 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":275:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 167 [ _84 ])
        (nil)))
(debug_insn 235 234 317 16 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":278:5 -1
     (nil))
(jump_insn 317 235 318 16 (set (pc)
        (label_ref 186)) 284 {*arm_jump}
     (nil)
 -> 186)
(barrier 318 317 238)
(code_label 238 318 239 17 4 (nil) [2 uses])
(note 239 238 240 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 240 239 242 17 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":269:3 -1
     (nil))
(insn 242 240 243 17 (set (reg:SI 217 [ Init_55(D)->MaxChipSelectPulse ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 177 [ Init ])
                    (const_int 64 [0x40])) [0 Init_55(D)->MaxChipSelectPulse+0 S1 A32]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":269:6 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 243 242 244 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 217 [ Init_55(D)->MaxChipSelectPulse ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":269:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 217 [ Init_55(D)->MaxChipSelectPulse ])
        (nil)))
(jump_insn 244 243 305 17 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 241)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":269:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 182536116 (nil)))
 -> 241)
(code_label 305 244 252 18 24 (nil) [5 uses])
(note 252 305 250 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 250 252 251 18 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":299:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 251 250 326 18 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":299:1 -1
     (nil))
(note 326 251 0 NOTE_INSN_DELETED)

;; Function FMC_NORSRAM_DeInit (FMC_NORSRAM_DeInit, funcdef_no=330, decl_uid=9191, cgraph_uid=334, symbol_order=333)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10
;; 2 succs { 3 4 }
;; 3 succs { 10 }
;; 4 succs { 5 8 }
;; 5 succs { 6 9 }
;; 6 succs { 9 7 }
;; 7 succs { 10 }
;; 8 succs { 10 }
;; 9 succs { 10 }
;; 10 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 137: local to bb 2 def dominates all uses has unique first use
Reg 139: local to bb 2 def dominates all uses has unique first use
Reg 126: def dominates all uses has unique first use
Reg 128: def dominates all uses has unique first use
Reg 138: local to bb 2 def dominates all uses has unique first use
Reg 113: local to bb 2 def dominates all uses has unique first use
Reg 127 uninteresting (no unique first use)
Reg 114 uninteresting
Reg 123: def dominates all uses has unique first use
Reg 131: local to bb 3 def dominates all uses has unique first use
Reg 130 uninteresting
Reg 115 uninteresting
Reg 116 uninteresting
Reg 133 uninteresting
Reg 134 uninteresting
Reg 117 uninteresting
Reg 118 uninteresting
Reg 119 uninteresting
Reg 120 uninteresting
Reg 121 uninteresting
Reg 122 uninteresting
Found def insn 14 for 113 to be not moveable
Reg 123 not local to one basic block
Reg 126 not local to one basic block
Reg 128 not local to one basic block
Ignoring reg 131 with equiv init insn
Found def insn 94 for 137 to be not moveable
Found def insn 95 for 138 to be not moveable
Found def insn 96 for 139 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10
;; 2 succs { 3 4 }
;; 3 succs { 10 }
;; 4 succs { 5 8 }
;; 5 succs { 6 9 }
;; 6 succs { 9 7 }
;; 7 succs { 10 }
;; 8 succs { 10 }
;; 9 succs { 10 }
;; 10 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 130: (insn_list:REG_DEP_TRUE 22 (nil))
init_insns for 131: (insn_list:REG_DEP_TRUE 25 (nil))
init_insns for 133: (insn_list:REG_DEP_TRUE 41 (nil))
init_insns for 134: (insn_list:REG_DEP_TRUE 44 (nil))

Pass 1 for finding pseudo/allocno costs

    r139: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r138: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r137: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r126,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:123750,123750 VFP_LO_REGS:123750,123750 ALL_REGS:123750,123750 MEM:82500,82500
  a1(r122,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a2(r121,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a3(r120,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a4(r119,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a5(r118,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a6(r117,l0) costs: LO_REGS:0,0 HI_REGS:500,500 CALLER_SAVE_REGS:500,500 EVEN_REG:500,500 GENERAL_REGS:500,500 VFP_D0_D7_REGS:7500,7500 VFP_LO_REGS:7500,7500 ALL_REGS:7500,7500 MEM:5000,5000
  a7(r128,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:120000,120000 VFP_LO_REGS:120000,120000 ALL_REGS:120000,120000 MEM:80000,80000
  a8(r127,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:33750,33750 VFP_LO_REGS:33750,33750 ALL_REGS:33750,33750 MEM:22500,22500
  a9(r134,l0) costs: LO_REGS:0,0 HI_REGS:3000,3000 CALLER_SAVE_REGS:3000,3000 EVEN_REG:3000,3000 GENERAL_REGS:3000,3000 VFP_D0_D7_REGS:33750,33750 VFP_LO_REGS:33750,33750 ALL_REGS:33750,33750 MEM:22500,22500
  a10(r123,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:26250,26250 VFP_LO_REGS:26250,26250 ALL_REGS:26250,26250 MEM:17500,17500
  a11(r133,l0) costs: LO_REGS:0,0 HI_REGS:1500,1500 CALLER_SAVE_REGS:1500,1500 EVEN_REG:1500,1500 GENERAL_REGS:1500,1500 VFP_D0_D7_REGS:22500,22500 VFP_LO_REGS:22500,22500 ALL_REGS:22500,22500 MEM:15000,15000
  a12(r116,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a13(r115,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a14(r131,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:22500,22500 VFP_LO_REGS:22500,22500 ALL_REGS:22500,22500 MEM:15000,15000
  a15(r130,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a16(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a17(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a18(r138,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a19(r139,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a20(r137,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 92(l0): point = 0
   Insn 91(l0): point = 2
   Insn 82(l0): point = 5
   Insn 81(l0): point = 7
   Insn 80(l0): point = 9
   Insn 101(l0): point = 12
   Insn 73(l0): point = 14
   Insn 72(l0): point = 16
   Insn 71(l0): point = 18
   Insn 99(l0): point = 21
   Insn 64(l0): point = 23
   Insn 63(l0): point = 25
   Insn 62(l0): point = 27
   Insn 59(l0): point = 30
   Insn 58(l0): point = 32
   Insn 56(l0): point = 35
   Insn 51(l0): point = 38
   Insn 50(l0): point = 40
   Insn 48(l0): point = 42
   Insn 45(l0): point = 44
   Insn 44(l0): point = 46
   Insn 42(l0): point = 48
   Insn 41(l0): point = 50
   Insn 97(l0): point = 53
   Insn 34(l0): point = 55
   Insn 33(l0): point = 57
   Insn 32(l0): point = 59
   Insn 29(l0): point = 61
   Insn 26(l0): point = 63
   Insn 23(l0): point = 65
   Insn 22(l0): point = 67
   Insn 25(l0): point = 69
   Insn 19(l0): point = 72
   Insn 13(l0): point = 74
   Insn 16(l0): point = 76
   Insn 15(l0): point = 78
   Insn 3(l0): point = 80
   Insn 14(l0): point = 82
   Insn 95(l0): point = 84
   Insn 4(l0): point = 86
   Insn 2(l0): point = 88
   Insn 96(l0): point = 90
   Insn 94(l0): point = 92
 a0(r126): [56..88] [24..52] [15..20] [6..11]
 a1(r122): [6..7]
 a2(r121): [8..9]
 a3(r120): [15..16]
 a4(r119): [17..18]
 a5(r118): [24..25]
 a6(r117): [26..27]
 a7(r128): [72..86] [33..52]
 a8(r127): [62..80] [43..52]
 a9(r134): [43..46]
 a10(r123): [72..74] [45..52]
 a11(r133): [49..50]
 a12(r116): [56..57]
 a13(r115): [58..59]
 a14(r131): [62..69]
 a15(r130): [66..67]
 a16(r114): [77..78]
 a17(r113): [79..82]
 a18(r138): [81..84]
 a19(r139): [87..90]
 a20(r137): [89..92]
Compressing live ranges: from 95 to 34 - 35%
Ranges after the compression:
 a0(r126): [0..31]
 a1(r122): [0..1]
 a2(r121): [2..3]
 a3(r120): [4..5]
 a4(r119): [6..7]
 a5(r118): [8..9]
 a6(r117): [10..11]
 a7(r128): [22..29] [12..15]
 a8(r127): [20..27] [12..15]
 a9(r134): [12..13]
 a10(r123): [22..23] [12..15]
 a11(r133): [14..15]
 a12(r116): [16..17]
 a13(r115): [18..19]
 a14(r131): [20..21]
 a15(r130): [20..21]
 a16(r114): [24..25]
 a17(r113): [26..29]
 a18(r138): [28..29]
 a19(r139): [30..33]
 a20(r137): [32..33]
+++Allocating 168 bytes for conflict table (uncompressed size 168)
;; a0(r126,l0) conflicts: a1(r122,l0) a2(r121,l0) a3(r120,l0) a4(r119,l0) a5(r118,l0) a6(r117,l0) a9(r134,l0) a10(r123,l0) a8(r127,l0) a7(r128,l0) a11(r133,l0) a12(r116,l0) a13(r115,l0) a14(r131,l0) a15(r130,l0) a16(r114,l0) a17(r113,l0) a18(r138,l0) a19(r139,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a1(r122,l0) conflicts: a0(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r121,l0) conflicts: a0(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r120,l0) conflicts: a0(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r119,l0) conflicts: a0(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r118,l0) conflicts: a0(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r117,l0) conflicts: a0(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r128,l0) conflicts: a0(r126,l0) a9(r134,l0) a10(r123,l0) a8(r127,l0) a11(r133,l0) a16(r114,l0) a17(r113,l0) a18(r138,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a8(r127,l0) conflicts: a0(r126,l0) a9(r134,l0) a10(r123,l0) a7(r128,l0) a11(r133,l0) a14(r131,l0) a15(r130,l0) a16(r114,l0) a17(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r134,l0) conflicts: a0(r126,l0) a10(r123,l0) a8(r127,l0) a7(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r123,l0) conflicts: a0(r126,l0) a9(r134,l0) a8(r127,l0) a7(r128,l0) a11(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r133,l0) conflicts: a0(r126,l0) a10(r123,l0) a8(r127,l0) a7(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r116,l0) conflicts: a0(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r115,l0) conflicts: a0(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r131,l0) conflicts: a0(r126,l0) a8(r127,l0) a15(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r130,l0) conflicts: a0(r126,l0) a8(r127,l0) a14(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r114,l0) conflicts: a0(r126,l0) a8(r127,l0) a7(r128,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r113,l0) conflicts: a0(r126,l0) a8(r127,l0) a7(r128,l0) a18(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r138,l0) conflicts: a0(r126,l0) a7(r128,l0) a17(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r139,l0) conflicts: a0(r126,l0) a20(r137,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a20(r137,l0) conflicts: a19(r139,l0)
;;     total conflict hard regs: 1-2
;;     conflict hard regs: 1-2


  cp0:a1(r122)<->a2(r121)@31:shuffle
  cp1:a3(r120)<->a4(r119)@31:shuffle
  cp2:a5(r118)<->a6(r117)@31:shuffle
  cp3:a12(r116)<->a13(r115)@62:shuffle
  cp4:a0(r126)<->a20(r137)@1000:move
  cp5:a7(r128)<->a19(r139)@1000:move
  cp6:a8(r127)<->a18(r138)@1000:move
  cp7:a16(r114)<->a17(r113)@125:shuffle
  pref0:a20(r137)<-hr0@2000
  pref1:a19(r139)<-hr2@2000
  pref2:a18(r138)<-hr1@2000
  regions=1, blocks=11, points=34
    allocnos=21 (big 0), copies=8, conflicts=0, ranges=24

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 10 9 8 7 6 5 4 3 2
    all: 0r126 1r122 2r121 3r120 4r119 5r118 6r117 7r128 8r127 9r134 10r123 11r133 12r116 13r115 14r131 15r130 16r114 17r113 18r138 19r139 20r137
    modified regnos: 113 114 115 116 117 118 119 120 121 122 123 126 127 128 130 131 133 134 137 138 139
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@501000
          2:( 0 2-12 14)@441000
            3:( 0 3-12 14)@116000
      Allocno a0r126 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a1r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r121 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r120 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r128 of GENERAL_REGS(14) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15-106)
      Allocno a8r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r123 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r116 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r138 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a19r139 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Allocno a20r137 of ALL_REGS(46) has 12 avail. regs  0 3-12 14, node:  0 3-12 14 (confl regs =  1-2 13 15 48-106)
      Forming thread by copy 5:a7r128-a19r139 (freq=1000):
        Result (freq=10000): a7r128(8000) a19r139(2000)
      Forming thread by copy 6:a8r127-a18r138 (freq=1000):
        Result (freq=4250): a8r127(2250) a18r138(2000)
      Forming thread by copy 7:a16r114-a17r113 (freq=125):
        Result (freq=4000): a16r114(2000) a17r113(2000)
      Forming thread by copy 3:a12r116-a13r115 (freq=62):
        Result (freq=2000): a12r116(1000) a13r115(1000)
      Forming thread by copy 0:a1r122-a2r121 (freq=31):
        Result (freq=1000): a1r122(500) a2r121(500)
      Forming thread by copy 1:a3r120-a4r119 (freq=31):
        Result (freq=1000): a3r120(500) a4r119(500)
      Forming thread by copy 2:a5r118-a6r117 (freq=31):
        Result (freq=1000): a5r118(500) a6r117(500)
      Pushing a15(r130,l0)(cost 0)
      Pushing a6(r117,l0)(cost 0)
      Pushing a5(r118,l0)(cost 0)
      Pushing a4(r119,l0)(cost 0)
      Pushing a3(r120,l0)(cost 0)
      Pushing a2(r121,l0)(cost 0)
      Pushing a1(r122,l0)(cost 0)
      Forming thread by copy 4:a0r126-a20r137 (freq=1000):
        Result (freq=10250): a0r126(8250) a20r137(2000)
        Making a0(r126,l0) colorable
      Pushing a14(r131,l0)(cost 0)
      Pushing a11(r133,l0)(cost 0)
      Pushing a10(r123,l0)(cost 0)
      Pushing a20(r137,l0)(cost 0)
      Pushing a13(r115,l0)(cost 0)
      Pushing a12(r116,l0)(cost 0)
      Pushing a9(r134,l0)(cost 0)
      Pushing a16(r114,l0)(cost 0)
      Pushing a17(r113,l0)(cost 0)
      Pushing a18(r138,l0)(cost 0)
      Pushing a8(r127,l0)(cost 0)
      Pushing a19(r139,l0)(cost 0)
      Pushing a7(r128,l0)(cost 0)
      Pushing a0(r126,l0)(cost 82500)
      Popping a0(r126,l0)  -- assign reg 0
      Popping a7(r128,l0)  -- assign reg 2
      Popping a19(r139,l0)  -- assign reg 2
      Popping a8(r127,l0)  -- assign reg 1
      Popping a18(r138,l0)  -- assign reg 1
      Popping a17(r113,l0)  -- assign reg 3
      Popping a16(r114,l0)  -- assign reg 3
      Popping a9(r134,l0)  -- assign reg 3
      Popping a12(r116,l0)  -- assign reg 3
      Popping a13(r115,l0)  -- assign reg 3
      Popping a20(r137,l0)  -- assign reg 0
      Popping a10(r123,l0)  -- assign reg 12
      Popping a11(r133,l0)  -- assign reg 3
      Popping a14(r131,l0)  -- assign reg 3
      Popping a1(r122,l0)  -- assign reg 3
      Popping a2(r121,l0)  -- assign reg 3
      Popping a3(r120,l0)  -- assign reg 3
      Popping a4(r119,l0)  -- assign reg 3
      Popping a5(r118,l0)  -- assign reg 3
      Popping a6(r117,l0)  -- assign reg 3
      Popping a15(r130,l0)  -- assign reg 2
Disposition:
   17:r113 l0     3   16:r114 l0     3   13:r115 l0     3   12:r116 l0     3
    6:r117 l0     3    5:r118 l0     3    4:r119 l0     3    3:r120 l0     3
    2:r121 l0     3    1:r122 l0     3   10:r123 l0    12    0:r126 l0     0
    8:r127 l0     1    7:r128 l0     2   15:r130 l0     2   14:r131 l0     3
   11:r133 l0     3    9:r134 l0     3   20:r137 l0     0   18:r138 l0     1
   19:r139 l0     2
New iteration of spill/restore move
+++Costs: overall -84000, reg -84000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


FMC_NORSRAM_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,10u} r103={1d,9u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r126={1d,14u} r127={1d,2u} r128={1d,8u} r130={1d,1u} r131={1d,2u} r133={1d,1u} r134={1d,2u} r137={1d,1u} r138={1d,1u} r139={1d,1u} 
;;    total ref usage 141{50d,91u,0e} in 65{65 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 12 2 NOTE_INSN_FUNCTION_BEG)
(note 12 5 18 2 NOTE_INSN_DELETED)
(note 18 12 8 2 NOTE_INSN_DELETED)
(debug_insn 8 18 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":312:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":313:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":314:3 -1
     (nil))
(debug_insn 11 10 94 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":317:3 -1
     (nil))
(insn 94 11 96 2 (set (reg:SI 137)
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":310:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 96 94 2 2 (set (reg:SI 139)
        (reg:SI 2 r2 [ Bank ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":310:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ Bank ])
        (nil)))
(insn 2 96 4 2 (set (reg/v/f:SI 126 [ Device ])
        (reg:SI 137)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":310:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(insn 4 2 95 2 (set (reg/v:SI 128 [ Bank ])
        (reg:SI 139)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":310:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(insn 95 4 14 2 (set (reg:SI 138)
        (reg:SI 1 r1 [ ExDevice ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":310:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ ExDevice ])
        (nil)))
(insn 14 95 3 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (mult:SI (reg/v:SI 128 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 126 [ Device ])) [2 MEM <volatile uint32_t> [(struct FMC_Bank1_TypeDef *)_12]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":317:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 3 14 15 2 (set (reg/v/f:SI 127 [ ExDevice ])
        (reg:SI 138)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":310:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 15 3 16 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":317:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 16 15 17 2 (set (mem/v:SI (plus:SI (mult:SI (reg/v:SI 128 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 126 [ Device ])) [2 MEM <volatile uint32_t> [(struct FMC_Bank1_TypeDef *)_12]+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":317:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 17 16 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":321:3 -1
     (nil))
(insn 13 17 19 2 (set (reg/f:SI 123 [ _12 ])
        (plus:SI (ashift:SI (reg/v:SI 128 [ Bank ])
                (const_int 2 [0x2]))
            (reg/v/f:SI 126 [ Device ]))) 318 {*add_shiftsi}
     (nil))
(jump_insn 19 13 20 2 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 128 [ Bank ])
                        (const_int 0 [0]))
                    (label_ref 38)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":321:6 1025 {*thumb2_cbnz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 38)
(note 20 19 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 25 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":323:5 -1
     (nil))
(insn 25 21 22 3 (set (reg:SI 131)
        (const_int 268435455 [0xfffffff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":331:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 268435455 [0xfffffff])
        (nil)))
(insn 22 25 23 3 (set (reg:SI 130)
        (const_int 12507 [0x30db])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":323:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 12507 [0x30db])
        (nil)))
(insn 23 22 24 3 (set (mem/v:SI (reg/v/f:SI 126 [ Device ]) [1 Device_15(D)->BTCR[0]+0 S4 A32])
        (reg:SI 130)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":323:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(debug_insn 24 23 26 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":331:3 -1
     (nil))
(insn 26 24 27 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 126 [ Device ])
                (const_int 4 [0x4])) [1 Device_15(D)->BTCR[1]+0 S4 A32])
        (reg:SI 131)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":331:27 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 27 26 29 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":332:3 -1
     (nil))
(insn 29 27 30 3 (set (mem/v:SI (reg/v/f:SI 127 [ ExDevice ]) [1 ExDevice_21(D)->BWTR[0]+0 S4 A32])
        (reg:SI 131)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":332:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131)
        (expr_list:REG_DEAD (reg/v/f:SI 127 [ ExDevice ])
            (nil))))
(debug_insn 30 29 31 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":335:3 -1
     (nil))
(debug_insn 31 30 32 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":338:7 -1
     (nil))
(insn 32 31 33 3 (set (reg:SI 115 [ _4 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 126 [ Device ])
                (const_int 32 [0x20])) [1 Device_15(D)->PCSCNTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":338:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 34 3 (set (reg:SI 116 [ _5 ])
        (and:SI (reg:SI 115 [ _4 ])
            (const_int -65537 [0xfffffffffffeffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":338:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _4 ])
        (nil)))
(insn 34 33 35 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 126 [ Device ])
                (const_int 32 [0x20])) [1 Device_15(D)->PCSCNTR+0 S4 A32])
        (reg:SI 116 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":338:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 126 [ Device ])
        (expr_list:REG_DEAD (reg:SI 116 [ _5 ])
            (nil))))
(debug_insn 35 34 97 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":339:7 -1
     (nil))
(jump_insn 97 35 98 3 (set (pc)
        (label_ref 84)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":339:7 284 {*arm_jump}
     (nil)
 -> 84)
(barrier 98 97 38)
(code_label 38 98 39 4 32 (nil) [1 uses])
(note 39 38 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":328:5 -1
     (nil))
(insn 41 40 42 4 (set (reg:SI 133)
        (const_int 12498 [0x30d2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":328:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 12498 [0x30d2])
        (nil)))
(insn 42 41 43 4 (set (mem/v:SI (plus:SI (mult:SI (reg/v:SI 128 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 126 [ Device ])) [2 MEM <volatile uint32_t> [(struct FMC_Bank1_TypeDef *)_12]+0 S4 A32])
        (reg:SI 133)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":328:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(debug_insn 43 42 44 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":331:3 -1
     (nil))
(insn 44 43 45 4 (set (reg:SI 134)
        (const_int 268435455 [0xfffffff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":331:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 268435455 [0xfffffff])
        (nil)))
(insn 45 44 46 4 (set (mem/v:SI (plus:SI (reg/f:SI 123 [ _12 ])
                (const_int 4 [0x4])) [2 MEM <volatile uint32_t> [(struct FMC_Bank1_TypeDef *)_12 + 4B]+0 S4 A32])
        (reg:SI 134)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":331:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 123 [ _12 ])
        (nil)))
(debug_insn 46 45 48 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":332:3 -1
     (nil))
(insn 48 46 49 4 (set (mem/v:SI (plus:SI (mult:SI (reg/v:SI 128 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 127 [ ExDevice ])) [1 ExDevice_21(D)->BWTR[Bank_16(D)]+0 S4 A32])
        (reg:SI 134)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":332:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134)
        (expr_list:REG_DEAD (reg/v/f:SI 127 [ ExDevice ])
            (nil))))
(debug_insn 49 48 50 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":335:3 -1
     (nil))
(insn 50 49 51 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ Bank ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":335:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 51 50 52 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 68)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":335:3 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 357913948 (nil))
 -> 68)
(note 52 51 56 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(jump_insn 56 52 57 5 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 77)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":335:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 268435468 (nil)))
 -> 77)
(note 57 56 58 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 58 57 59 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ Bank ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":335:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 128 [ Bank ])
        (nil)))
(jump_insn 59 58 60 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 77)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":335:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 357913948 (nil)))
 -> 77)
(note 60 59 61 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 61 60 62 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":342:7 -1
     (nil))
(insn 62 61 63 7 (set (reg:SI 117 [ _6 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 126 [ Device ])
                (const_int 32 [0x20])) [1 Device_15(D)->PCSCNTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":342:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 62 64 7 (set (reg:SI 118 [ _7 ])
        (and:SI (reg:SI 117 [ _6 ])
            (const_int -131073 [0xfffffffffffdffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":342:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _6 ])
        (nil)))
(insn 64 63 65 7 (set (mem/v:SI (plus:SI (reg/v/f:SI 126 [ Device ])
                (const_int 32 [0x20])) [1 Device_15(D)->PCSCNTR+0 S4 A32])
        (reg:SI 118 [ _7 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":342:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 126 [ Device ])
        (expr_list:REG_DEAD (reg:SI 118 [ _7 ])
            (nil))))
(debug_insn 65 64 99 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":343:7 -1
     (nil))
(jump_insn 99 65 100 7 (set (pc)
        (label_ref 84)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":343:7 284 {*arm_jump}
     (nil)
 -> 84)
(barrier 100 99 68)
(code_label 68 100 69 8 34 (nil) [1 uses])
(note 69 68 70 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 70 69 71 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":346:7 -1
     (nil))
(insn 71 70 72 8 (set (reg:SI 119 [ _8 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 126 [ Device ])
                (const_int 32 [0x20])) [1 Device_15(D)->PCSCNTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":346:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 8 (set (reg:SI 120 [ _9 ])
        (and:SI (reg:SI 119 [ _8 ])
            (const_int -262145 [0xfffffffffffbffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":346:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
        (nil)))
(insn 73 72 74 8 (set (mem/v:SI (plus:SI (reg/v/f:SI 126 [ Device ])
                (const_int 32 [0x20])) [1 Device_15(D)->PCSCNTR+0 S4 A32])
        (reg:SI 120 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":346:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 126 [ Device ])
        (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
            (nil))))
(debug_insn 74 73 101 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":347:7 -1
     (nil))
(jump_insn 101 74 102 8 (set (pc)
        (label_ref 84)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":347:7 284 {*arm_jump}
     (nil)
 -> 84)
(barrier 102 101 77)
(code_label 77 102 78 9 35 (nil) [2 uses])
(note 78 77 79 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 79 78 80 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":350:7 -1
     (nil))
(insn 80 79 81 9 (set (reg:SI 121 [ _10 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 126 [ Device ])
                (const_int 32 [0x20])) [1 Device_15(D)->PCSCNTR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":350:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 81 80 82 9 (set (reg:SI 122 [ _11 ])
        (and:SI (reg:SI 121 [ _10 ])
            (const_int -524289 [0xfffffffffff7ffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":350:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (nil)))
(insn 82 81 83 9 (set (mem/v:SI (plus:SI (reg/v/f:SI 126 [ Device ])
                (const_int 32 [0x20])) [1 Device_15(D)->PCSCNTR+0 S4 A32])
        (reg:SI 122 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":350:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 126 [ Device ])
        (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
            (nil))))
(debug_insn 83 82 84 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":351:7 -1
     (nil))
(code_label 84 83 85 10 33 (nil) [3 uses])
(note 85 84 86 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 86 85 91 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":354:3 -1
     (nil))
(insn 91 86 92 10 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":355:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 92 91 105 10 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":355:1 -1
     (nil))
(note 105 92 0 NOTE_INSN_DELETED)

;; Function FMC_NORSRAM_Timing_Init (FMC_NORSRAM_Timing_Init, funcdef_no=331, decl_uid=9182, cgraph_uid=335, symbol_order=334)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 178 uninteresting
Reg 177: local to bb 2 def dominates all uses has unique first use
Ignoring reg 153, has equiv memory
Reg 148: def dominates all uses has unique first use
Reg 152: local to bb 2 def dominates all uses has unique first use
Reg 179 uninteresting
Reg 119: local to bb 2 def dominates all uses has unique first use
Reg 126: def dominates all uses has unique first use
Reg 138 uninteresting (no unique first use)
Ignoring reg 155, has equiv memory
Ignoring reg 156, has equiv memory
Reg 154: local to bb 2 def dominates all uses has unique first use
Ignoring reg 158, has equiv memory
Reg 159: local to bb 2 def dominates all uses has unique first use
Ignoring reg 161, has equiv memory
Reg 162: local to bb 2 def dominates all uses has unique first use
Ignoring reg 164, has equiv memory
Reg 165: local to bb 2 def dominates all uses has unique first use
Ignoring reg 167, has equiv memory
Reg 168 uninteresting
Reg 169: local to bb 2 def dominates all uses has unique first use
Reg 171 uninteresting
Reg 170 uninteresting
Reg 131 uninteresting
Reg 132 uninteresting
Reg 134: local to bb 3 def dominates all uses has unique first use
Reg 135: local to bb 3 def dominates all uses has unique first use
Reg 139: local to bb 3 def dominates all uses has unique first use
Reg 174: local to bb 3 def dominates all uses has unique first use
Reg 175 uninteresting
Reg 137 uninteresting
Examining insn 21, def for 119
  all ok
Reg 126 not local to one basic block
Found def insn 54 for 134 to be not moveable
Found def insn 60 for 135 to be not moveable
Examining insn 55, def for 139
  all ok
Reg 148 not local to one basic block
Examining insn 24, def for 152
  found unusable input reg 153.
Examining insn 28, def for 154
  found unusable input reg 155.
Examining insn 31, def for 159
  found unusable input reg 158.
Examining insn 34, def for 162
  found unusable input reg 161.
Examining insn 37, def for 165
  found unusable input reg 164.
Examining insn 41, def for 169
  all ok
Examining insn 61, def for 174
  all ok
Found def insn 81 for 177 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 153: (insn_list:REG_DEP_TRUE 23 (nil))
init_insns for 155: (insn_list:REG_DEP_TRUE 26 (nil))
init_insns for 156: (insn_list:REG_DEP_TRUE 27 (nil))
init_insns for 158: (insn_list:REG_DEP_TRUE 29 (nil))
init_insns for 161: (insn_list:REG_DEP_TRUE 32 (nil))
init_insns for 164: (insn_list:REG_DEP_TRUE 35 (nil))
init_insns for 167: (insn_list:REG_DEP_TRUE 38 (nil))

Pass 1 for finding pseudo/allocno costs

    r179: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r178: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r177: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r175: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r174: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r171: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r169: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r167: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r164: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r161: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r159: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r158: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r156: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r155: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r153: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS

  a0(r148,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:67500,67500 VFP_LO_REGS:67500,67500 ALL_REGS:67500,67500 MEM:45000,45000
  a1(r137,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a2(r175,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a3(r174,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a4(r139,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a5(r126,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:22500,22500 VFP_LO_REGS:22500,22500 ALL_REGS:22500,22500 MEM:15000,15000
  a6(r135,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a7(r134,l0) costs: LO_REGS:0,0 HI_REGS:1000,1000 CALLER_SAVE_REGS:1000,1000 EVEN_REG:1000,1000 GENERAL_REGS:1000,1000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a8(r132,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a9(r119,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a10(r131,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a11(r169,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a12(r170,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a13(r171,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a14(r149,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:240000,240000 VFP_LO_REGS:240000,240000 ALL_REGS:240000,240000 MEM:160000,160000
  a15(r168,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a16(r152,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a17(r165,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a18(r167,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0
  a19(r162,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a20(r164,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0
  a21(r159,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a22(r161,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0
  a23(r154,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a24(r158,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0
  a25(r156,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0
  a26(r155,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0
  a27(r138,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a28(r179,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a29(r153,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0
  a30(r177,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a31(r178,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 73(l0): point = 0
   Insn 72(l0): point = 2
   Insn 64(l0): point = 5
   Insn 63(l0): point = 7
   Insn 62(l0): point = 9
   Insn 61(l0): point = 11
   Insn 55(l0): point = 13
   Insn 60(l0): point = 15
   Insn 54(l0): point = 17
   Insn 51(l0): point = 20
   Insn 50(l0): point = 22
   Insn 48(l0): point = 24
   Insn 46(l0): point = 26
   Insn 45(l0): point = 28
   Insn 43(l0): point = 30
   Insn 42(l0): point = 32
   Insn 41(l0): point = 34
   Insn 40(l0): point = 36
   Insn 38(l0): point = 38
   Insn 37(l0): point = 40
   Insn 35(l0): point = 42
   Insn 34(l0): point = 44
   Insn 32(l0): point = 46
   Insn 31(l0): point = 48
   Insn 29(l0): point = 50
   Insn 28(l0): point = 52
   Insn 27(l0): point = 54
   Insn 26(l0): point = 56
   Insn 22(l0): point = 58
   Insn 25(l0): point = 60
   Insn 21(l0): point = 62
   Insn 83(l0): point = 64
   Insn 24(l0): point = 66
   Insn 2(l0): point = 68
   Insn 23(l0): point = 70
   Insn 81(l0): point = 72
   Insn 3(l0): point = 74
   Insn 82(l0): point = 76
 a0(r148): [6..68]
 a1(r137): [6..7]
 a2(r175): [8..9]
 a3(r174): [8..11]
 a4(r139): [10..13]
 a5(r126): [10..60]
 a6(r135): [12..15]
 a7(r134): [14..17]
 a8(r132): [23..24]
 a9(r119): [27..62]
 a10(r131): [27..28]
 a11(r169): [29..34]
 a12(r170): [29..30]
 a13(r171): [31..32]
 a14(r149): [33..74]
 a15(r168): [35..36]
 a16(r152): [35..66]
 a17(r165): [37..40]
 a18(r167): [37..38]
 a19(r162): [41..44]
 a20(r164): [41..42]
 a21(r159): [45..48]
 a22(r161): [45..46]
 a23(r154): [49..52]
 a24(r158): [49..50]
 a25(r156): [53..54]
 a26(r155): [53..56]
 a27(r138): [58..58]
 a28(r179): [63..64]
 a29(r153): [67..70]
 a30(r177): [69..72]
 a31(r178): [75..76]
Compressing live ranges: from 79 to 42 - 53%
Ranges after the compression:
 a0(r148): [0..37]
 a1(r137): [0..1]
 a2(r175): [2..3]
 a3(r174): [2..5]
 a4(r139): [4..7]
 a5(r126): [4..33]
 a6(r135): [6..9]
 a7(r134): [8..9]
 a8(r132): [10..11]
 a9(r119): [12..33]
 a10(r131): [12..13]
 a11(r169): [14..19]
 a12(r170): [14..15]
 a13(r171): [16..17]
 a14(r149): [18..39]
 a15(r168): [20..21]
 a16(r152): [20..35]
 a17(r165): [22..23]
 a18(r167): [22..23]
 a19(r162): [24..25]
 a20(r164): [24..25]
 a21(r159): [26..27]
 a22(r161): [26..27]
 a23(r154): [28..29]
 a24(r158): [28..29]
 a25(r156): [30..31]
 a26(r155): [30..31]
 a27(r138): [32..32]
 a28(r179): [34..35]
 a29(r153): [36..39]
 a30(r177): [38..39]
 a31(r178): [40..41]
+++Allocating 248 bytes for conflict table (uncompressed size 256)
;; a0(r148,l0) conflicts: a1(r137,l0) a2(r175,l0) a3(r174,l0) a4(r139,l0) a5(r126,l0) a6(r135,l0) a7(r134,l0) a8(r132,l0) a10(r131,l0) a9(r119,l0) a12(r170,l0) a11(r169,l0) a13(r171,l0) a14(r149,l0) a15(r168,l0) a16(r152,l0) a17(r165,l0) a18(r167,l0) a19(r162,l0) a20(r164,l0) a21(r159,l0) a22(r161,l0) a23(r154,l0) a24(r158,l0) a25(r156,l0) a26(r155,l0) a27(r138,l0) a28(r179,l0) a29(r153,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a1(r137,l0) conflicts: a0(r148,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r175,l0) conflicts: a0(r148,l0) a3(r174,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r174,l0) conflicts: a0(r148,l0) a2(r175,l0) a4(r139,l0) a5(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r139,l0) conflicts: a0(r148,l0) a3(r174,l0) a5(r126,l0) a6(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r126,l0) conflicts: a0(r148,l0) a3(r174,l0) a4(r139,l0) a6(r135,l0) a7(r134,l0) a8(r132,l0) a10(r131,l0) a9(r119,l0) a12(r170,l0) a11(r169,l0) a13(r171,l0) a14(r149,l0) a15(r168,l0) a16(r152,l0) a17(r165,l0) a18(r167,l0) a19(r162,l0) a20(r164,l0) a21(r159,l0) a22(r161,l0) a23(r154,l0) a24(r158,l0) a25(r156,l0) a26(r155,l0) a27(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r135,l0) conflicts: a0(r148,l0) a4(r139,l0) a5(r126,l0) a7(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r134,l0) conflicts: a0(r148,l0) a5(r126,l0) a6(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r132,l0) conflicts: a0(r148,l0) a5(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r119,l0) conflicts: a0(r148,l0) a5(r126,l0) a10(r131,l0) a12(r170,l0) a11(r169,l0) a13(r171,l0) a14(r149,l0) a15(r168,l0) a16(r152,l0) a17(r165,l0) a18(r167,l0) a19(r162,l0) a20(r164,l0) a21(r159,l0) a22(r161,l0) a23(r154,l0) a24(r158,l0) a25(r156,l0) a26(r155,l0) a27(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r131,l0) conflicts: a0(r148,l0) a5(r126,l0) a9(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r169,l0) conflicts: a0(r148,l0) a5(r126,l0) a9(r119,l0) a12(r170,l0) a13(r171,l0) a14(r149,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r170,l0) conflicts: a0(r148,l0) a5(r126,l0) a9(r119,l0) a11(r169,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r171,l0) conflicts: a0(r148,l0) a5(r126,l0) a9(r119,l0) a11(r169,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r149,l0) conflicts: a0(r148,l0) a5(r126,l0) a9(r119,l0) a11(r169,l0) a15(r168,l0) a16(r152,l0) a17(r165,l0) a18(r167,l0) a19(r162,l0) a20(r164,l0) a21(r159,l0) a22(r161,l0) a23(r154,l0) a24(r158,l0) a25(r156,l0) a26(r155,l0) a27(r138,l0) a28(r179,l0) a29(r153,l0) a30(r177,l0)
;;     total conflict hard regs: 0 2
;;     conflict hard regs: 0 2

;; a15(r168,l0) conflicts: a0(r148,l0) a5(r126,l0) a9(r119,l0) a14(r149,l0) a16(r152,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r152,l0) conflicts: a0(r148,l0) a5(r126,l0) a9(r119,l0) a14(r149,l0) a15(r168,l0) a17(r165,l0) a18(r167,l0) a19(r162,l0) a20(r164,l0) a21(r159,l0) a22(r161,l0) a23(r154,l0) a24(r158,l0) a25(r156,l0) a26(r155,l0) a27(r138,l0) a28(r179,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a17(r165,l0) conflicts: a0(r148,l0) a5(r126,l0) a9(r119,l0) a14(r149,l0) a16(r152,l0) a18(r167,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r167,l0) conflicts: a0(r148,l0) a5(r126,l0) a9(r119,l0) a14(r149,l0) a16(r152,l0) a17(r165,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r162,l0) conflicts: a0(r148,l0) a5(r126,l0) a9(r119,l0) a14(r149,l0) a16(r152,l0) a20(r164,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a20(r164,l0) conflicts: a0(r148,l0) a5(r126,l0) a9(r119,l0) a14(r149,l0) a16(r152,l0) a19(r162,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a21(r159,l0) conflicts: a0(r148,l0) a5(r126,l0) a9(r119,l0) a14(r149,l0) a16(r152,l0) a22(r161,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a22(r161,l0) conflicts: a0(r148,l0) a5(r126,l0) a9(r119,l0) a14(r149,l0) a16(r152,l0) a21(r159,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a23(r154,l0) conflicts: a0(r148,l0) a5(r126,l0) a9(r119,l0) a14(r149,l0) a16(r152,l0) a24(r158,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a24(r158,l0) conflicts: a0(r148,l0) a5(r126,l0) a9(r119,l0) a14(r149,l0) a16(r152,l0) a23(r154,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a25(r156,l0) conflicts: a0(r148,l0) a5(r126,l0) a9(r119,l0) a14(r149,l0) a16(r152,l0) a26(r155,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a26(r155,l0) conflicts: a0(r148,l0) a5(r126,l0) a9(r119,l0) a14(r149,l0) a16(r152,l0) a25(r156,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a27(r138,l0) conflicts: a0(r148,l0) a5(r126,l0) a9(r119,l0) a14(r149,l0) a16(r152,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a28(r179,l0) conflicts: a0(r148,l0) a14(r149,l0) a16(r152,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a29(r153,l0) conflicts: a0(r148,l0) a14(r149,l0) a30(r177,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a30(r177,l0) conflicts: a14(r149,l0) a29(r153,l0)
;;     total conflict hard regs: 2
;;     conflict hard regs: 2

;; a31(r178,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a4(r139)<->a7(r134)@62:shuffle
  cp1:a3(r174)<->a6(r135)@62:shuffle
  cp2:a2(r175)<->a5(r126)@62:shuffle
  cp3:a2(r175)<->a4(r139)@62:shuffle
  cp4:a1(r137)<->a3(r174)@62:shuffle
  cp5:a1(r137)<->a2(r175)@62:shuffle
  cp6:a14(r149)<->a31(r178)@1000:move
  cp7:a0(r148)<->a30(r177)@1000:move
  cp8:a16(r152)<->a29(r153)@125:shuffle
  cp9:a9(r119)<->a28(r179)@125:shuffle
  cp10:a23(r154)<->a26(r155)@125:shuffle
  cp11:a23(r154)<->a25(r156)@125:shuffle
  cp12:a21(r159)<->a23(r154)@125:shuffle
  cp13:a21(r159)<->a24(r158)@125:shuffle
  cp14:a19(r162)<->a21(r159)@125:shuffle
  cp15:a19(r162)<->a22(r161)@125:shuffle
  cp16:a17(r165)<->a19(r162)@125:shuffle
  cp17:a17(r165)<->a20(r164)@125:shuffle
  cp18:a15(r168)<->a17(r165)@125:shuffle
  cp19:a15(r168)<->a18(r167)@125:shuffle
  cp20:a11(r169)<->a15(r168)@125:shuffle
  cp21:a11(r169)<->a16(r152)@125:shuffle
  cp22:a12(r170)<->a13(r171)@125:shuffle
  cp23:a10(r131)<->a11(r169)@125:shuffle
  cp24:a10(r131)<->a12(r170)@125:shuffle
  pref0:a31(r178)<-hr1@2000
  pref1:a30(r177)<-hr0@2000
  pref2:a28(r179)<-hr2@2000
  regions=1, blocks=5, points=42
    allocnos=32 (big 0), copies=25, conflicts=0, ranges=32

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 4 3 2
    all: 0r148 1r137 2r175 3r174 4r139 5r126 6r135 7r134 8r132 9r119 10r131 11r169 12r170 13r171 14r149 15r168 16r152 17r165 18r167 19r162 20r164 21r159 22r161 23r154 24r158 25r156 26r155 27r138 28r179 29r153 30r177 31r178
    modified regnos: 119 126 131 132 134 135 137 138 139 148 149 152 153 154 155 156 158 159 161 162 164 165 167 168 169 170 171 174 175 177 178 179
    border:
    Pressure: GENERAL_REGS=7
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@746000
          2:( 0-1 3-12 14)@266000
            3:( 1 3-12 14)@436000
      Allocno a0r148 of GENERAL_REGS(14) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15-106)
      Allocno a1r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r175 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r174 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r135 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r119 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a11r169 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r170 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r171 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r149 of GENERAL_REGS(14) has 12 avail. regs  1 3-12 14, node:  1 3-12 14 (confl regs =  0 2 13 15-106)
      Allocno a15r168 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r152 of GENERAL_REGS(14) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15-106)
      Allocno a17r165 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r167 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a19r162 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a20r164 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a21r159 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a22r161 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a23r154 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a24r158 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a25r156 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a26r155 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a27r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a28r179 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a29r153 of LO_REGS(8) has 7 avail. regs  0-1 3-7, ^node:  0-1 3-12 14 (confl regs =  2 8-106)
      Allocno a30r177 of ALL_REGS(46) has 13 avail. regs  0-1 3-12 14, node:  0-1 3-12 14 (confl regs =  2 13 15 48-106)
      Allocno a31r178 of ALL_REGS(46) has 12 avail. regs  1 3-12 14, node:  1 3-12 14 (confl regs =  0 2 13 15 48-106)
      Forming thread by copy 10:a23r154-a26r155 (freq=125):
        Result (freq=4000): a23r154(2000) a26r155(2000)
      Forming thread by copy 12:a21r159-a23r154 (freq=125):
        Result (freq=6000): a21r159(2000) a23r154(2000) a26r155(2000)
      Forming thread by copy 14:a19r162-a21r159 (freq=125):
        Result (freq=8000): a19r162(2000) a21r159(2000) a23r154(2000) a26r155(2000)
      Forming thread by copy 16:a17r165-a19r162 (freq=125):
        Result (freq=10000): a17r165(2000) a19r162(2000) a21r159(2000) a23r154(2000) a26r155(2000)
      Forming thread by copy 18:a15r168-a17r165 (freq=125):
        Result (freq=12000): a15r168(2000) a17r165(2000) a19r162(2000) a21r159(2000) a23r154(2000) a26r155(2000)
      Forming thread by copy 20:a11r169-a15r168 (freq=125):
        Result (freq=14000): a11r169(2000) a15r168(2000) a17r165(2000) a19r162(2000) a21r159(2000) a23r154(2000) a26r155(2000)
      Forming thread by copy 22:a12r170-a13r171 (freq=125):
        Result (freq=4000): a12r170(2000) a13r171(2000)
      Forming thread by copy 23:a10r131-a11r169 (freq=125):
        Result (freq=16000): a10r131(2000) a11r169(2000) a15r168(2000) a17r165(2000) a19r162(2000) a21r159(2000) a23r154(2000) a26r155(2000)
      Forming thread by copy 0:a4r139-a7r134 (freq=62):
        Result (freq=2000): a4r139(1000) a7r134(1000)
      Forming thread by copy 1:a3r174-a6r135 (freq=62):
        Result (freq=2000): a3r174(1000) a6r135(1000)
      Forming thread by copy 2:a2r175-a5r126 (freq=62):
        Result (freq=2500): a2r175(1000) a5r126(1500)
      Forming thread by copy 4:a1r137-a3r174 (freq=62):
        Result (freq=3000): a1r137(1000) a3r174(1000) a6r135(1000)
      Pushing a27(r138,l0)(cost 0)
      Pushing a31(r178,l0)(cost 0)
      Pushing a30(r177,l0)(cost 0)
      Pushing a29(r153,l0)(cost 0)
      Pushing a28(r179,l0)(cost 0)
      Pushing a25(r156,l0)(cost 0)
      Pushing a24(r158,l0)(cost 0)
      Pushing a22(r161,l0)(cost 0)
      Forming thread by copy 8:a16r152-a29r153 (freq=125):
        Result (freq=5000): a16r152(3000) a29r153(2000)
        Making a16(r152,l0) colorable
      Pushing a20(r164,l0)(cost 0)
      Pushing a18(r167,l0)(cost 0)
      Forming thread by copy 6:a14r149-a31r178 (freq=1000):
        Result (freq=11000): a14r149(9000) a31r178(2000)
        Making a14(r149,l0) colorable
      Pushing a8(r132,l0)(cost 0)
      Pushing a7(r134,l0)(cost 0)
      Pushing a4(r139,l0)(cost 0)
      Pushing a2(r175,l0)(cost 0)
      Pushing a6(r135,l0)(cost 0)
      Pushing a3(r174,l0)(cost 0)
      Pushing a1(r137,l0)(cost 0)
      Pushing a13(r171,l0)(cost 0)
        Making a5(r126,l0) colorable
      Forming thread by copy 9:a9r119-a28r179 (freq=125):
        Result (freq=5000): a9r119(3000) a28r179(2000)
        Making a9(r119,l0) colorable
      Pushing a5(r126,l0)(cost 15000)
      Forming thread by copy 7:a0r148-a30r177 (freq=1000):
        Result (freq=6500): a0r148(4500) a30r177(2000)
        Making a0(r148,l0) colorable
      Pushing a12(r170,l0)(cost 0)
      Pushing a16(r152,l0)(cost 30000)
      Pushing a9(r119,l0)(cost 30000)
      Pushing a0(r148,l0)(cost 45000)
      Pushing a14(r149,l0)(cost 160000)
      Pushing a23(r154,l0)(cost 0)
      Pushing a21(r159,l0)(cost 0)
      Pushing a19(r162,l0)(cost 0)
      Pushing a17(r165,l0)(cost 0)
      Pushing a15(r168,l0)(cost 0)
      Pushing a11(r169,l0)(cost 0)
      Pushing a10(r131,l0)(cost 0)
      Pushing a26(r155,l0)(cost 0)
      Popping a26(r155,l0)  -- assign reg 3
      Popping a10(r131,l0)  -- assign reg 3
      Popping a11(r169,l0)  -- assign reg 3
      Popping a15(r168,l0)  -- assign reg 3
      Popping a17(r165,l0)  -- assign reg 3
      Popping a19(r162,l0)  -- assign reg 3
      Popping a21(r159,l0)  -- assign reg 3
      Popping a23(r154,l0)  -- assign reg 3
      Popping a14(r149,l0)  -- assign reg 1
      Popping a0(r148,l0)  -- assign reg 0
      Popping a9(r119,l0)  -- assign reg 2
      Popping a16(r152,l0)  -- assign reg 12
      Popping a12(r170,l0)  -- assign reg 1
      Popping a5(r126,l0)  -- assign reg 14
      Popping a13(r171,l0)  -- assign reg 1
      Popping a1(r137,l0)  -- assign reg 3
      Popping a3(r174,l0)  -- assign reg 3
      Popping a6(r135,l0)  -- assign reg 3
      Popping a2(r175,l0)  -- assign reg 14
      Popping a4(r139,l0)  -- assign reg 2
      Popping a7(r134,l0)  -- assign reg 2
      Popping a8(r132,l0)  -- assign reg 3
      Popping a18(r167,l0)  -- (memory is more profitable 0 vs 19) spill!
      Popping a20(r164,l0)  -- (memory is more profitable 0 vs 19) spill!
      Popping a22(r161,l0)  -- (memory is more profitable 0 vs 19) spill!
      Popping a24(r158,l0)  -- (memory is more profitable 0 vs 19) spill!
      Popping a25(r156,l0)  -- (memory is more profitable 0 vs 19) spill!
      Popping a28(r179,l0)  -- assign reg 2
      Popping a29(r153,l0)  -- assign reg 3
      Popping a30(r177,l0)  -- assign reg 0
      Popping a31(r178,l0)  -- assign reg 1
      Popping a27(r138,l0)  -- assign reg 3
Disposition:
    9:r119 l0     2    5:r126 l0    14   10:r131 l0     3    8:r132 l0     3
    7:r134 l0     2    6:r135 l0     3    1:r137 l0     3   27:r138 l0     3
    4:r139 l0     2    0:r148 l0     0   14:r149 l0     1   16:r152 l0    12
   29:r153 l0     3   23:r154 l0     3   26:r155 l0     3   25:r156 l0   mem
   24:r158 l0   mem   21:r159 l0     3   22:r161 l0   mem   19:r162 l0     3
   20:r164 l0   mem   17:r165 l0     3   18:r167 l0   mem   15:r168 l0     3
   11:r169 l0     3   12:r170 l0     1   13:r171 l0     1    3:r174 l0     3
    2:r175 l0    14   30:r177 l0     0   31:r178 l0     1   28:r179 l0     2
New iteration of spill/restore move
+++Costs: overall -84000, reg -84000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


FMC_NORSRAM_Timing_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,4u} r13={1d,4u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,4u} r103={1d,3u} r119={1d,2u} r126={1d,2u} r131={1d,1u} r132={1d,1u} r134={1d,1u} r135={1d,1u} r137={1d,1u} r138={1d} r139={1d,3u} r148={1d,5u} r149={1d,8u,7e} r152={1d,2u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r158={1d,1u} r159={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r165={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r174={1d,1u} r175={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} 
;;    total ref usage 134{59d,68u,7e} in 57{57 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 6 5 2 NOTE_INSN_DELETED)
(note 5 4 20 2 NOTE_INSN_FUNCTION_BEG)
(note 20 5 30 2 NOTE_INSN_DELETED)
(note 30 20 33 2 NOTE_INSN_DELETED)
(note 33 30 36 2 NOTE_INSN_DELETED)
(note 36 33 39 2 NOTE_INSN_DELETED)
(note 39 36 44 2 NOTE_INSN_DELETED)
(note 44 39 49 2 NOTE_INSN_DELETED)
(note 49 44 8 2 NOTE_INSN_DELETED)
(debug_insn 8 49 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":368:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":371:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":372:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":373:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":374:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":375:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":376:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":377:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":378:3 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":379:3 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":380:3 -1
     (nil))
(debug_insn 19 18 82 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 -1
     (nil))
(insn 82 19 3 2 (set (reg:SI 178)
        (reg:SI 1 r1 [ Timing ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":367:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Timing ])
        (nil)))
(insn 3 82 81 2 (set (reg/v/f:SI 149 [ Timing ])
        (reg:SI 178)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":367:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 178)
        (nil)))
(insn 81 3 23 2 (set (reg:SI 177)
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":367:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 23 81 2 2 (set (reg:SI 153 [ Timing_36(D)->CLKDivision ])
        (mem:SI (plus:SI (reg/v/f:SI 149 [ Timing ])
                (const_int 20 [0x14])) [1 Timing_36(D)->CLKDivision+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 149 [ Timing ])
                (const_int 20 [0x14])) [1 Timing_36(D)->CLKDivision+0 S4 A32])
        (nil)))
(insn 2 23 24 2 (set (reg/v/f:SI 148 [ Device ])
        (reg:SI 177)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":367:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 177)
        (nil)))
(insn 24 2 83 2 (set (reg:SI 152)
        (plus:SI (reg:SI 153 [ Timing_36(D)->CLKDivision ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 153 [ Timing_36(D)->CLKDivision ])
        (nil)))
(insn 83 24 21 2 (set (reg:SI 179)
        (reg:SI 2 r2 [ Bank ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":367:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ Bank ])
        (nil)))
(insn 21 83 25 2 (set (reg/f:SI 119 [ _8 ])
        (plus:SI (ashift:SI (reg:SI 179)
                (const_int 2 [0x2]))
            (reg/v/f:SI 148 [ Device ]))) 318 {*add_shiftsi}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
(insn 25 21 22 2 (set (reg:SI 126 [ _17 ])
        (ashift:SI (reg:SI 152)
            (const_int 20 [0x14]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 147 {*arm_shiftsi3}
     (nil))
(insn 22 25 26 2 (set (reg:SI 138 [ vol.0_35 ])
        (mem/v:SI (plus:SI (reg/f:SI 119 [ _8 ])
                (const_int 4 [0x4])) [2 MEM <volatile uint32_t> [(struct FMC_Bank1_TypeDef *)_8 + 4B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 138 [ vol.0_35 ])
        (nil)))
(insn 26 22 27 2 (set (reg:SI 155 [ Timing_36(D)->AddressSetupTime ])
        (mem:SI (reg/v/f:SI 149 [ Timing ]) [1 Timing_36(D)->AddressSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (reg/v/f:SI 149 [ Timing ]) [1 Timing_36(D)->AddressSetupTime+0 S4 A32])
        (nil)))
(insn 27 26 28 2 (set (reg:SI 156 [ Timing_36(D)->AccessMode ])
        (mem:SI (plus:SI (reg/v/f:SI 149 [ Timing ])
                (const_int 28 [0x1c])) [1 Timing_36(D)->AccessMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 149 [ Timing ])
                (const_int 28 [0x1c])) [1 Timing_36(D)->AccessMode+0 S4 A32])
        (nil)))
(insn 28 27 29 2 (set (reg:SI 154)
        (ior:SI (reg:SI 155 [ Timing_36(D)->AddressSetupTime ])
            (reg:SI 156 [ Timing_36(D)->AccessMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 156 [ Timing_36(D)->AccessMode ])
        (expr_list:REG_DEAD (reg:SI 155 [ Timing_36(D)->AddressSetupTime ])
            (nil))))
(insn 29 28 31 2 (set (reg:SI 158 [ Timing_36(D)->AddressHoldTime ])
        (mem:SI (plus:SI (reg/v/f:SI 149 [ Timing ])
                (const_int 4 [0x4])) [1 Timing_36(D)->AddressHoldTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 149 [ Timing ])
                (const_int 4 [0x4])) [1 Timing_36(D)->AddressHoldTime+0 S4 A32])
        (nil)))
(insn 31 29 32 2 (set (reg:SI 159)
        (ior:SI (ashift:SI (reg:SI 158 [ Timing_36(D)->AddressHoldTime ])
                (const_int 4 [0x4]))
            (reg:SI 154))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 158 [ Timing_36(D)->AddressHoldTime ])
        (expr_list:REG_DEAD (reg:SI 154)
            (nil))))
(insn 32 31 34 2 (set (reg:SI 161 [ Timing_36(D)->DataSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 149 [ Timing ])
                (const_int 8 [0x8])) [1 Timing_36(D)->DataSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 149 [ Timing ])
                (const_int 8 [0x8])) [1 Timing_36(D)->DataSetupTime+0 S4 A32])
        (nil)))
(insn 34 32 35 2 (set (reg:SI 162)
        (ior:SI (ashift:SI (reg:SI 161 [ Timing_36(D)->DataSetupTime ])
                (const_int 8 [0x8]))
            (reg:SI 159))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 161 [ Timing_36(D)->DataSetupTime ])
        (expr_list:REG_DEAD (reg:SI 159)
            (nil))))
(insn 35 34 37 2 (set (reg:SI 164 [ Timing_36(D)->DataHoldTime ])
        (mem:SI (plus:SI (reg/v/f:SI 149 [ Timing ])
                (const_int 12 [0xc])) [1 Timing_36(D)->DataHoldTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 149 [ Timing ])
                (const_int 12 [0xc])) [1 Timing_36(D)->DataHoldTime+0 S4 A32])
        (nil)))
(insn 37 35 38 2 (set (reg:SI 165)
        (ior:SI (ashift:SI (reg:SI 164 [ Timing_36(D)->DataHoldTime ])
                (const_int 30 [0x1e]))
            (reg:SI 162))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 164 [ Timing_36(D)->DataHoldTime ])
        (expr_list:REG_DEAD (reg:SI 162)
            (nil))))
(insn 38 37 40 2 (set (reg:SI 167 [ Timing_36(D)->BusTurnAroundDuration ])
        (mem:SI (plus:SI (reg/v/f:SI 149 [ Timing ])
                (const_int 16 [0x10])) [1 Timing_36(D)->BusTurnAroundDuration+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 149 [ Timing ])
                (const_int 16 [0x10])) [1 Timing_36(D)->BusTurnAroundDuration+0 S4 A32])
        (nil)))
(insn 40 38 41 2 (set (reg:SI 168)
        (ior:SI (ashift:SI (reg:SI 167 [ Timing_36(D)->BusTurnAroundDuration ])
                (const_int 16 [0x10]))
            (reg:SI 165))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 167 [ Timing_36(D)->BusTurnAroundDuration ])
        (expr_list:REG_DEAD (reg:SI 165)
            (nil))))
(insn 41 40 42 2 (set (reg:SI 169)
        (ior:SI (ashift:SI (reg:SI 152)
                (const_int 20 [0x14]))
            (reg:SI 168))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 168)
        (expr_list:REG_DEAD (reg:SI 152)
            (nil))))
(insn 42 41 43 2 (set (reg:SI 171 [ Timing_36(D)->DataLatency ])
        (mem:SI (plus:SI (reg/v/f:SI 149 [ Timing ])
                (const_int 24 [0x18])) [1 Timing_36(D)->DataLatency+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 149 [ Timing ])
        (nil)))
(insn 43 42 45 2 (set (reg:SI 170)
        (plus:SI (reg:SI 171 [ Timing_36(D)->DataLatency ])
            (const_int -2 [0xfffffffffffffffe]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 171 [ Timing_36(D)->DataLatency ])
        (nil)))
(insn 45 43 46 2 (set (reg:SI 131 [ _24 ])
        (ior:SI (ashift:SI (reg:SI 170)
                (const_int 24 [0x18]))
            (reg:SI 169))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 170)
        (expr_list:REG_DEAD (reg:SI 169)
            (nil))))
(insn 46 45 47 2 (set (mem/v:SI (plus:SI (reg/f:SI 119 [ _8 ])
                (const_int 4 [0x4])) [2 MEM <volatile uint32_t> [(struct FMC_Bank1_TypeDef *)_8 + 4B]+0 S4 A32])
        (reg:SI 131 [ _24 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":383:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _24 ])
        (expr_list:REG_DEAD (reg/f:SI 119 [ _8 ])
            (nil))))
(debug_insn 47 46 48 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":393:3 -1
     (nil))
(insn 48 47 50 2 (set (reg:SI 132 [ _25 ])
        (mem/v:SI (reg/v/f:SI 148 [ Device ]) [1 Device_34(D)->BTCR[0]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":393:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 48 51 2 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 132 [ _25 ])
                (const_int 1 [0x1])
                (const_int 20 [0x14]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":393:6 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 132 [ _25 ])
        (nil)))
(jump_insn 51 50 52 2 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 65)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":393:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 65)
(note 52 51 53 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 53 52 54 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":395:5 -1
     (nil))
(insn 54 53 60 3 (set (reg:SI 134 [ _27 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 148 [ Device ])
                (const_int 4 [0x4])) [1 Device_34(D)->BTCR[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":395:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 54 55 3 (set (reg:SI 135 [ _28 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 148 [ Device ])
                (const_int 4 [0x4])) [1 Device_34(D)->BTCR[1]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":397:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 55 60 56 3 (set (reg/v:SI 139 [ tmpr ])
        (and:SI (reg:SI 134 [ _27 ])
            (const_int -15728641 [0xffffffffff0fffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":395:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ _27 ])
        (nil)))
(debug_insn 56 55 57 3 (var_location:SI tmpr (reg/v:SI 139 [ tmpr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":395:10 -1
     (nil))
(debug_insn 57 56 58 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":396:5 -1
     (nil))
(debug_insn 58 57 59 3 (var_location:SI tmpr (ior:SI (reg:SI 126 [ _17 ])
        (reg/v:SI 139 [ tmpr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":396:10 -1
     (nil))
(debug_insn 59 58 61 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":397:5 -1
     (nil))
(insn 61 59 62 3 (set (reg:SI 174)
        (and:SI (reg:SI 135 [ _28 ])
            (const_int -15728641 [0xffffffffff0fffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":397:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _28 ])
        (nil)))
(insn 62 61 63 3 (set (reg:SI 175 [ tmpr ])
        (ior:SI (reg:SI 126 [ _17 ])
            (reg/v:SI 139 [ tmpr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":396:10 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 139 [ tmpr ])
        (expr_list:REG_DEAD (reg:SI 126 [ _17 ])
            (nil))))
(insn 63 62 64 3 (set (reg:SI 137 [ _30 ])
        (ior:SI (reg:SI 174)
            (reg:SI 175 [ tmpr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":397:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 175 [ tmpr ])
        (expr_list:REG_DEAD (reg:SI 174)
            (nil))))
(insn 64 63 65 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 148 [ Device ])
                (const_int 4 [0x4])) [1 Device_34(D)->BTCR[1]+0 S4 A32])
        (reg:SI 137 [ _30 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":397:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 148 [ Device ])
        (expr_list:REG_DEAD (reg:SI 137 [ _30 ])
            (nil))))
(code_label 65 64 66 4 37 (nil) [1 uses])
(note 66 65 67 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 67 66 72 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":400:3 -1
     (nil))
(insn 72 67 73 4 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":401:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 72 84 4 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":401:1 -1
     (nil))
(note 84 73 0 NOTE_INSN_DELETED)

;; Function FMC_NORSRAM_Extended_Timing_Init (FMC_NORSRAM_Extended_Timing_Init, funcdef_no=332, decl_uid=9187, cgraph_uid=336, symbol_order=335)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 154: local to bb 2 def dominates all uses has unique first use
Reg 155: local to bb 2 def dominates all uses has unique first use
Reg 156: local to bb 2 def dominates all uses has unique first use
Reg 157: local to bb 2 def dominates all uses has unique first use
Reg 132 uninteresting (no unique first use)
Reg 134 uninteresting (no unique first use)
Ignoring reg 137, has equiv memory
Ignoring reg 138, has equiv memory
Reg 113: local to bb 3 def dominates all uses has unique first use
Reg 136: local to bb 3 def dominates all uses has unique first use
Reg 151: local to bb 3 def dominates all uses has unique first use
Ignoring reg 140, has equiv memory
Reg 141: local to bb 3 def dominates all uses has unique first use
Ignoring reg 143, has equiv memory
Reg 144: local to bb 3 def dominates all uses has unique first use
Ignoring reg 146, has equiv memory
Reg 147: local to bb 3 def dominates all uses has unique first use
Reg 149 uninteresting
Reg 150 uninteresting
Reg 127 uninteresting
Reg 152 uninteresting
Found def insn 23 for 113 to be not moveable
Examining insn 26, def for 136
  found unusable input reg 137.
Examining insn 29, def for 141
  found unusable input reg 140.
Examining insn 32, def for 144
  found unusable input reg 143.
Examining insn 35, def for 147
  found unusable input reg 146.
Examining insn 39, def for 151
  all ok
Found def insn 59 for 154 to be not moveable
Found def insn 60 for 155 to be not moveable
Found def insn 61 for 156 to be not moveable
Found def insn 62 for 157 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 137: (insn_list:REG_DEP_TRUE 24 (nil))
init_insns for 138: (insn_list:REG_DEP_TRUE 25 (nil))
init_insns for 140: (insn_list:REG_DEP_TRUE 27 (nil))
init_insns for 143: (insn_list:REG_DEP_TRUE 30 (nil))
init_insns for 146: (insn_list:REG_DEP_TRUE 33 (nil))
init_insns for 152: (insn_list:REG_DEP_TRUE 47 (nil))

Pass 1 for finding pseudo/allocno costs

    r157: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r156: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r155: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r154: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r146: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r143: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r138: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r137: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r132,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:35100,35100 VFP_LO_REGS:35100,35100 ALL_REGS:35100,35100 MEM:23400,23400
  a1(r134,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:35100,35100 VFP_LO_REGS:35100,35100 ALL_REGS:35100,35100 MEM:23400,23400
  a2(r152,l0) costs: LO_REGS:0,0 HI_REGS:1320,1320 CALLER_SAVE_REGS:1320,1320 EVEN_REG:1320,1320 GENERAL_REGS:1320,1320 VFP_D0_D7_REGS:19800,19800 VFP_LO_REGS:19800,19800 ALL_REGS:19800,19800 MEM:13200,13200
  a3(r127,l0) costs: LO_REGS:0,0 HI_REGS:680,680 CALLER_SAVE_REGS:680,680 EVEN_REG:680,680 GENERAL_REGS:680,680 VFP_D0_D7_REGS:10200,10200 VFP_LO_REGS:10200,10200 ALL_REGS:10200,10200 MEM:6800,6800
  a4(r151,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:10200,10200 VFP_LO_REGS:10200,10200 ALL_REGS:10200,10200 MEM:6800,6800
  a5(r150,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:10200,10200 VFP_LO_REGS:10200,10200 ALL_REGS:10200,10200 MEM:6800,6800
  a6(r147,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:10200,10200 VFP_LO_REGS:10200,10200 ALL_REGS:10200,10200 MEM:6800,6800
  a7(r149,l0) costs: LO_REGS:0,0 HI_REGS:680,680 CALLER_SAVE_REGS:680,680 EVEN_REG:680,680 GENERAL_REGS:680,680 VFP_D0_D7_REGS:10200,10200 VFP_LO_REGS:10200,10200 ALL_REGS:10200,10200 MEM:6800,6800
  a8(r133,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:71100,71100 VFP_LO_REGS:71100,71100 ALL_REGS:71100,71100 MEM:47400,47400
  a9(r144,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:10200,10200 VFP_LO_REGS:10200,10200 ALL_REGS:10200,10200 MEM:6800,6800
  a10(r146,l0) costs: LO_REGS:0,0 HI_REGS:680,680 CALLER_SAVE_REGS:680,680 EVEN_REG:680,680 GENERAL_REGS:680,680 VFP_D0_D7_REGS:10200,10200 VFP_LO_REGS:10200,10200 ALL_REGS:10200,10200 MEM:0,0
  a11(r141,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:10200,10200 VFP_LO_REGS:10200,10200 ALL_REGS:10200,10200 MEM:6800,6800
  a12(r143,l0) costs: LO_REGS:0,0 HI_REGS:680,680 CALLER_SAVE_REGS:680,680 EVEN_REG:680,680 GENERAL_REGS:680,680 VFP_D0_D7_REGS:10200,10200 VFP_LO_REGS:10200,10200 ALL_REGS:10200,10200 MEM:0,0
  a13(r136,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:10200,10200 VFP_LO_REGS:10200,10200 ALL_REGS:10200,10200 MEM:6800,6800
  a14(r140,l0) costs: LO_REGS:0,0 HI_REGS:680,680 CALLER_SAVE_REGS:680,680 EVEN_REG:680,680 GENERAL_REGS:680,680 VFP_D0_D7_REGS:10200,10200 VFP_LO_REGS:10200,10200 ALL_REGS:10200,10200 MEM:0,0
  a15(r113,l0) costs: LO_REGS:0,0 HI_REGS:680,680 CALLER_SAVE_REGS:680,680 EVEN_REG:680,680 GENERAL_REGS:680,680 VFP_D0_D7_REGS:10200,10200 VFP_LO_REGS:10200,10200 ALL_REGS:10200,10200 MEM:6800,6800
  a16(r138,l0) costs: LO_REGS:0,0 HI_REGS:680,680 CALLER_SAVE_REGS:680,680 EVEN_REG:680,680 GENERAL_REGS:680,680 VFP_D0_D7_REGS:10200,10200 VFP_LO_REGS:10200,10200 ALL_REGS:10200,10200 MEM:0,0
  a17(r137,l0) costs: LO_REGS:0,0 HI_REGS:680,680 CALLER_SAVE_REGS:680,680 EVEN_REG:680,680 GENERAL_REGS:680,680 VFP_D0_D7_REGS:10200,10200 VFP_LO_REGS:10200,10200 ALL_REGS:10200,10200 MEM:0,0
  a18(r157,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a19(r156,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a20(r155,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a21(r154,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 57(l0): point = 0
   Insn 56(l0): point = 2
   Insn 48(l0): point = 5
   Insn 47(l0): point = 7
   Insn 63(l0): point = 10
   Insn 41(l0): point = 12
   Insn 40(l0): point = 14
   Insn 38(l0): point = 16
   Insn 36(l0): point = 18
   Insn 35(l0): point = 20
   Insn 33(l0): point = 22
   Insn 32(l0): point = 24
   Insn 30(l0): point = 26
   Insn 29(l0): point = 28
   Insn 27(l0): point = 30
   Insn 39(l0): point = 32
   Insn 26(l0): point = 34
   Insn 23(l0): point = 36
   Insn 25(l0): point = 38
   Insn 24(l0): point = 40
   Insn 12(l0): point = 43
   Insn 11(l0): point = 45
   Insn 4(l0): point = 47
   Insn 3(l0): point = 49
   Insn 2(l0): point = 51
   Insn 62(l0): point = 53
   Insn 61(l0): point = 55
   Insn 60(l0): point = 57
   Insn 59(l0): point = 59
 a0(r132): [13..51] [6..9]
 a1(r134): [13..47] [6..9]
 a2(r152): [6..7]
 a3(r127): [13..14]
 a4(r151): [15..32]
 a5(r150): [15..16]
 a6(r147): [17..20]
 a7(r149): [17..18]
 a8(r133): [19..49]
 a9(r144): [21..24]
 a10(r146): [21..22]
 a11(r141): [25..28]
 a12(r143): [25..26]
 a13(r136): [29..34]
 a14(r140): [29..30]
 a15(r113): [33..36]
 a16(r138): [35..38]
 a17(r137): [35..40]
 a18(r157): [46..53]
 a19(r156): [48..55]
 a20(r155): [50..57]
 a21(r154): [52..59]
Compressing live ranges: from 62 to 28 - 45%
Ranges after the compression:
 a0(r132): [0..25]
 a1(r134): [0..21]
 a2(r152): [0..1]
 a3(r127): [2..3]
 a4(r151): [4..15]
 a5(r150): [4..5]
 a6(r147): [6..9]
 a7(r149): [6..7]
 a8(r133): [8..23]
 a9(r144): [10..11]
 a10(r146): [10..11]
 a11(r141): [12..13]
 a12(r143): [12..13]
 a13(r136): [14..17]
 a14(r140): [14..15]
 a15(r113): [16..19]
 a16(r138): [18..19]
 a17(r137): [18..19]
 a18(r157): [20..27]
 a19(r156): [22..27]
 a20(r155): [24..27]
 a21(r154): [26..27]
+++Allocating 176 bytes for conflict table (uncompressed size 176)
;; a0(r132,l0) conflicts: a2(r152,l0) a1(r134,l0) a3(r127,l0) a5(r150,l0) a4(r151,l0) a7(r149,l0) a6(r147,l0) a8(r133,l0) a9(r144,l0) a10(r146,l0) a11(r141,l0) a12(r143,l0) a14(r140,l0) a13(r136,l0) a15(r113,l0) a16(r138,l0) a17(r137,l0) a18(r157,l0) a19(r156,l0) a20(r155,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r134,l0) conflicts: a2(r152,l0) a0(r132,l0) a3(r127,l0) a5(r150,l0) a4(r151,l0) a7(r149,l0) a6(r147,l0) a8(r133,l0) a9(r144,l0) a10(r146,l0) a11(r141,l0) a12(r143,l0) a14(r140,l0) a13(r136,l0) a15(r113,l0) a16(r138,l0) a17(r137,l0) a18(r157,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r152,l0) conflicts: a1(r134,l0) a0(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r127,l0) conflicts: a1(r134,l0) a0(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r151,l0) conflicts: a1(r134,l0) a0(r132,l0) a5(r150,l0) a7(r149,l0) a6(r147,l0) a8(r133,l0) a9(r144,l0) a10(r146,l0) a11(r141,l0) a12(r143,l0) a14(r140,l0) a13(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r150,l0) conflicts: a1(r134,l0) a0(r132,l0) a4(r151,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r147,l0) conflicts: a1(r134,l0) a0(r132,l0) a4(r151,l0) a7(r149,l0) a8(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r149,l0) conflicts: a1(r134,l0) a0(r132,l0) a4(r151,l0) a6(r147,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r133,l0) conflicts: a1(r134,l0) a0(r132,l0) a4(r151,l0) a6(r147,l0) a9(r144,l0) a10(r146,l0) a11(r141,l0) a12(r143,l0) a14(r140,l0) a13(r136,l0) a15(r113,l0) a16(r138,l0) a17(r137,l0) a18(r157,l0) a19(r156,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r144,l0) conflicts: a1(r134,l0) a0(r132,l0) a4(r151,l0) a8(r133,l0) a10(r146,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r146,l0) conflicts: a1(r134,l0) a0(r132,l0) a4(r151,l0) a8(r133,l0) a9(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r141,l0) conflicts: a1(r134,l0) a0(r132,l0) a4(r151,l0) a8(r133,l0) a12(r143,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r143,l0) conflicts: a1(r134,l0) a0(r132,l0) a4(r151,l0) a8(r133,l0) a11(r141,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r136,l0) conflicts: a1(r134,l0) a0(r132,l0) a4(r151,l0) a8(r133,l0) a14(r140,l0) a15(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r140,l0) conflicts: a1(r134,l0) a0(r132,l0) a4(r151,l0) a8(r133,l0) a13(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r113,l0) conflicts: a1(r134,l0) a0(r132,l0) a8(r133,l0) a13(r136,l0) a16(r138,l0) a17(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r138,l0) conflicts: a1(r134,l0) a0(r132,l0) a8(r133,l0) a15(r113,l0) a17(r137,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r137,l0) conflicts: a1(r134,l0) a0(r132,l0) a8(r133,l0) a15(r113,l0) a16(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r157,l0) conflicts: a1(r134,l0) a0(r132,l0) a8(r133,l0) a19(r156,l0) a20(r155,l0) a21(r154,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r156,l0) conflicts: a0(r132,l0) a8(r133,l0) a18(r157,l0) a20(r155,l0) a21(r154,l0)
;;     total conflict hard regs: 3
;;     conflict hard regs: 3

;; a20(r155,l0) conflicts: a0(r132,l0) a18(r157,l0) a19(r156,l0) a21(r154,l0)
;;     total conflict hard regs: 2-3
;;     conflict hard regs: 2-3

;; a21(r154,l0) conflicts: a18(r157,l0) a19(r156,l0) a20(r155,l0)
;;     total conflict hard regs: 1-3
;;     conflict hard regs: 1-3


  cp0:a13(r136)<->a17(r137)@42:shuffle
  cp1:a13(r136)<->a16(r138)@42:shuffle
  cp2:a4(r151)<->a15(r113)@42:shuffle
  cp3:a11(r141)<->a13(r136)@42:shuffle
  cp4:a11(r141)<->a14(r140)@42:shuffle
  cp5:a9(r144)<->a11(r141)@42:shuffle
  cp6:a9(r144)<->a12(r143)@42:shuffle
  cp7:a6(r147)<->a9(r144)@42:shuffle
  cp8:a6(r147)<->a10(r146)@42:shuffle
  cp9:a5(r150)<->a6(r147)@42:shuffle
  cp10:a5(r150)<->a7(r149)@42:shuffle
  cp11:a3(r127)<->a5(r150)@42:shuffle
  cp12:a3(r127)<->a4(r151)@42:shuffle
  cp13:a0(r132)<->a21(r154)@1000:move
  cp14:a8(r133)<->a20(r155)@1000:move
  cp15:a1(r134)<->a19(r156)@1000:move
  pref0:a21(r154)<-hr0@2000
  pref1:a20(r155)<-hr1@2000
  pref2:a19(r156)<-hr2@2000
  pref3:a18(r157)<-hr3@2000
  regions=1, blocks=6, points=28
    allocnos=22 (big 0), copies=16, conflicts=0, ranges=22

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 5 4 3 2
    all: 0r132 1r134 2r152 3r127 4r151 5r150 6r147 7r149 8r133 9r144 10r146 11r141 12r143 13r136 14r140 15r113 16r138 17r137 18r157 19r156 20r155 21r154
    modified regnos: 113 127 132 133 134 136 137 138 140 141 143 144 146 147 149 150 151 152 154 155 156 157
    border:
    Pressure: GENERAL_REGS=6
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@453200
          2:( 0-2 4-12 14)@116000
            3:( 0-1 4-12 14)@116000
              4:( 0 4-12 14)@116000
      Allocno a0r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r152 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r127 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r151 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r150 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r149 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r146 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a11r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r143 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a13r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r140 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a15r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a16r138 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a17r137 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a18r157 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a19r156 of ALL_REGS(46) has 13 avail. regs  0-2 4-12 14, node:  0-2 4-12 14 (confl regs =  3 13 15 48-106)
      Allocno a20r155 of ALL_REGS(46) has 12 avail. regs  0-1 4-12 14, node:  0-1 4-12 14 (confl regs =  2-3 13 15 48-106)
      Allocno a21r154 of ALL_REGS(46) has 11 avail. regs  0 4-12 14, node:  0 4-12 14 (confl regs =  1-3 13 15 48-106)
      Forming thread by copy 0:a13r136-a17r137 (freq=42):
        Result (freq=1360): a13r136(680) a17r137(680)
      Forming thread by copy 2:a4r151-a15r113 (freq=42):
        Result (freq=1360): a4r151(680) a15r113(680)
      Forming thread by copy 3:a11r141-a13r136 (freq=42):
        Result (freq=2040): a11r141(680) a13r136(680) a17r137(680)
      Forming thread by copy 5:a9r144-a11r141 (freq=42):
        Result (freq=2720): a9r144(680) a11r141(680) a13r136(680) a17r137(680)
      Forming thread by copy 7:a6r147-a9r144 (freq=42):
        Result (freq=3400): a6r147(680) a9r144(680) a11r141(680) a13r136(680) a17r137(680)
      Forming thread by copy 9:a5r150-a6r147 (freq=42):
        Result (freq=4080): a5r150(680) a6r147(680) a9r144(680) a11r141(680) a13r136(680) a17r137(680)
      Forming thread by copy 11:a3r127-a5r150 (freq=42):
        Result (freq=4760): a3r127(680) a5r150(680) a6r147(680) a9r144(680) a11r141(680) a13r136(680) a17r137(680)
      Pushing a16(r138,l0)(cost 0)
      Pushing a14(r140,l0)(cost 0)
      Forming thread by copy 14:a8r133-a20r155 (freq=1000):
        Result (freq=5040): a8r133(3040) a20r155(2000)
        Making a8(r133,l0) colorable
      Pushing a12(r143,l0)(cost 0)
      Pushing a10(r146,l0)(cost 0)
      Pushing a7(r149,l0)(cost 0)
      Forming thread by copy 15:a1r134-a19r156 (freq=1000):
        Result (freq=4340): a1r134(2340) a19r156(2000)
        Making a1(r134,l0) colorable
      Pushing a2(r152,l0)(cost 0)
      Pushing a15(r113,l0)(cost 0)
      Forming thread by copy 13:a0r132-a21r154 (freq=1000):
        Result (freq=4340): a0r132(2340) a21r154(2000)
        Making a0(r132,l0) colorable
      Pushing a4(r151,l0)(cost 0)
      Pushing a21(r154,l0)(cost 0)
      Pushing a1(r134,l0)(cost 23400)
      Pushing a0(r132,l0)(cost 23400)
      Pushing a20(r155,l0)(cost 0)
      Pushing a19(r156,l0)(cost 0)
      Pushing a18(r157,l0)(cost 0)
      Pushing a13(r136,l0)(cost 0)
      Pushing a11(r141,l0)(cost 0)
      Pushing a9(r144,l0)(cost 0)
      Pushing a6(r147,l0)(cost 0)
      Pushing a5(r150,l0)(cost 0)
      Pushing a3(r127,l0)(cost 0)
      Pushing a17(r137,l0)(cost 0)
      Pushing a8(r133,l0)(cost 47400)
      Popping a8(r133,l0)  -- assign reg 1
      Popping a17(r137,l0)  -- assign reg 3
      Popping a3(r127,l0)  -- assign reg 3
      Popping a5(r150,l0)  -- assign reg 3
      Popping a6(r147,l0)  -- assign reg 3
      Popping a9(r144,l0)  -- assign reg 3
      Popping a11(r141,l0)  -- assign reg 3
      Popping a13(r136,l0)  -- assign reg 3
      Popping a18(r157,l0)  -- assign reg 3
      Popping a19(r156,l0)  -- assign reg 2
      Popping a20(r155,l0)  -- assign reg 1
      Popping a0(r132,l0)  -- assign reg 0
      Popping a1(r134,l0)  -- assign reg 2
      Popping a21(r154,l0)  -- assign reg 0
      Popping a4(r151,l0)  -- assign reg 12
      Popping a15(r113,l0)  -- assign reg 4
      Popping a2(r152,l0)  -- assign reg 3
      Popping a7(r149,l0)  -- assign reg 1
      Popping a10(r146,l0)  -- assign reg 4
      Popping a12(r143,l0)  -- assign reg 4
      Popping a14(r140,l0)  -- assign reg 4
      Popping a16(r138,l0)  -- (memory is more profitable 0 vs 19) spill!
Disposition:
   15:r113 l0     4    3:r127 l0     3    0:r132 l0     0    8:r133 l0     1
    1:r134 l0     2   13:r136 l0     3   17:r137 l0     3   16:r138 l0   mem
   14:r140 l0     4   11:r141 l0     3   12:r143 l0     4    9:r144 l0     3
   10:r146 l0     4    6:r147 l0     3    7:r149 l0     1    5:r150 l0     3
    4:r151 l0    12    2:r152 l0     3   21:r154 l0     0   20:r155 l0     1
   19:r156 l0     2   18:r157 l0     3
New iteration of spill/restore move
+++Costs: overall -112000, reg -112000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


FMC_NORSRAM_Extended_Timing_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d,1u} r3={1d,1u} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r113={1d,1u} r127={1d,1u} r132={1d,3u} r133={1d,6u,5e} r134={1d,3u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} 
;;    total ref usage 111{49d,57u,5e} in 42{42 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
(note 7 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 7 6 2 NOTE_INSN_DELETED)
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 6 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":420:3 -1
     (nil))
(debug_insn 10 9 59 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":423:3 -1
     (nil))
(insn 59 10 60 2 (set (reg:SI 154)
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":418:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 60 59 61 2 (set (reg:SI 155)
        (reg:SI 1 r1 [ Timing ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":418:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Timing ])
        (nil)))
(insn 61 60 62 2 (set (reg:SI 156)
        (reg:SI 2 r2 [ Bank ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":418:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ Bank ])
        (nil)))
(insn 62 61 2 2 (set (reg:SI 157)
        (reg:SI 3 r3 [ ExtendedMode ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":418:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ ExtendedMode ])
        (nil)))
(insn 2 62 3 2 (set (reg/v/f:SI 132 [ Device ])
        (reg:SI 154)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":418:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 133 [ Timing ])
        (reg:SI 155)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":418:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))
(insn 4 3 11 2 (set (reg/v:SI 134 [ Bank ])
        (reg:SI 156)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":418:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
(insn 11 4 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 157)
            (const_int 16384 [0x4000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":423:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 44)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":423:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 44)
(note 13 12 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 28 13 31 3 NOTE_INSN_DELETED)
(note 31 28 34 3 NOTE_INSN_DELETED)
(note 34 31 37 3 NOTE_INSN_DELETED)
(note 37 34 14 3 NOTE_INSN_DELETED)
(debug_insn 14 37 15 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":426:5 -1
     (nil))
(debug_insn 15 14 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":427:5 -1
     (nil))
(debug_insn 16 15 17 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":428:5 -1
     (nil))
(debug_insn 17 16 18 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":429:5 -1
     (nil))
(debug_insn 18 17 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":430:5 -1
     (nil))
(debug_insn 19 18 20 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":431:5 -1
     (nil))
(debug_insn 20 19 21 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":432:5 -1
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":433:5 -1
     (nil))
(debug_insn 22 21 24 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 -1
     (nil))
(insn 24 22 25 3 (set (reg:SI 137 [ Timing_25(D)->AddressSetupTime ])
        (mem:SI (reg/v/f:SI 133 [ Timing ]) [1 Timing_25(D)->AddressSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (reg/v/f:SI 133 [ Timing ]) [1 Timing_25(D)->AddressSetupTime+0 S4 A32])
        (nil)))
(insn 25 24 23 3 (set (reg:SI 138 [ Timing_25(D)->AccessMode ])
        (mem:SI (plus:SI (reg/v/f:SI 133 [ Timing ])
                (const_int 28 [0x1c])) [1 Timing_25(D)->AccessMode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 133 [ Timing ])
                (const_int 28 [0x1c])) [1 Timing_25(D)->AccessMode+0 S4 A32])
        (nil)))
(insn 23 25 26 3 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (mult:SI (reg/v:SI 134 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 132 [ Device ])) [1 Device_22(D)->BWTR[Bank_23(D)]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 26 23 39 3 (set (reg:SI 136)
        (ior:SI (reg:SI 137 [ Timing_25(D)->AddressSetupTime ])
            (reg:SI 138 [ Timing_25(D)->AccessMode ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 138 [ Timing_25(D)->AccessMode ])
        (expr_list:REG_DEAD (reg:SI 137 [ Timing_25(D)->AddressSetupTime ])
            (nil))))
(insn 39 26 27 3 (set (reg:SI 151)
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 267386880 [0xff00000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 27 39 29 3 (set (reg:SI 140 [ Timing_25(D)->AddressHoldTime ])
        (mem:SI (plus:SI (reg/v/f:SI 133 [ Timing ])
                (const_int 4 [0x4])) [1 Timing_25(D)->AddressHoldTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 133 [ Timing ])
                (const_int 4 [0x4])) [1 Timing_25(D)->AddressHoldTime+0 S4 A32])
        (nil)))
(insn 29 27 30 3 (set (reg:SI 141)
        (ior:SI (ashift:SI (reg:SI 140 [ Timing_25(D)->AddressHoldTime ])
                (const_int 4 [0x4]))
            (reg:SI 136))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 140 [ Timing_25(D)->AddressHoldTime ])
        (expr_list:REG_DEAD (reg:SI 136)
            (nil))))
(insn 30 29 32 3 (set (reg:SI 143 [ Timing_25(D)->DataSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 133 [ Timing ])
                (const_int 8 [0x8])) [1 Timing_25(D)->DataSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 133 [ Timing ])
                (const_int 8 [0x8])) [1 Timing_25(D)->DataSetupTime+0 S4 A32])
        (nil)))
(insn 32 30 33 3 (set (reg:SI 144)
        (ior:SI (ashift:SI (reg:SI 143 [ Timing_25(D)->DataSetupTime ])
                (const_int 8 [0x8]))
            (reg:SI 141))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 143 [ Timing_25(D)->DataSetupTime ])
        (expr_list:REG_DEAD (reg:SI 141)
            (nil))))
(insn 33 32 35 3 (set (reg:SI 146 [ Timing_25(D)->DataHoldTime ])
        (mem:SI (plus:SI (reg/v/f:SI 133 [ Timing ])
                (const_int 12 [0xc])) [1 Timing_25(D)->DataHoldTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 133 [ Timing ])
                (const_int 12 [0xc])) [1 Timing_25(D)->DataHoldTime+0 S4 A32])
        (nil)))
(insn 35 33 36 3 (set (reg:SI 147)
        (ior:SI (ashift:SI (reg:SI 146 [ Timing_25(D)->DataHoldTime ])
                (const_int 30 [0x1e]))
            (reg:SI 144))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 146 [ Timing_25(D)->DataHoldTime ])
        (expr_list:REG_DEAD (reg:SI 144)
            (nil))))
(insn 36 35 38 3 (set (reg:SI 149 [ Timing_25(D)->BusTurnAroundDuration ])
        (mem:SI (plus:SI (reg/v/f:SI 133 [ Timing ])
                (const_int 16 [0x10])) [1 Timing_25(D)->BusTurnAroundDuration+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 133 [ Timing ])
        (nil)))
(insn 38 36 40 3 (set (reg:SI 150)
        (ior:SI (ashift:SI (reg:SI 149 [ Timing_25(D)->BusTurnAroundDuration ])
                (const_int 16 [0x10]))
            (reg:SI 147))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 149 [ Timing_25(D)->BusTurnAroundDuration ])
        (expr_list:REG_DEAD (reg:SI 147)
            (nil))))
(insn 40 38 41 3 (set (reg:SI 127 [ _18 ])
        (ior:SI (reg:SI 150)
            (reg:SI 151))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_DEAD (reg:SI 150)
            (nil))))
(insn 41 40 63 3 (set (mem/v:SI (plus:SI (mult:SI (reg/v:SI 134 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 132 [ Device ])) [1 Device_22(D)->BWTR[Bank_23(D)]+0 S4 A32])
        (reg:SI 127 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":436:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 134 [ Bank ])
        (expr_list:REG_DEAD (reg/v/f:SI 132 [ Device ])
            (expr_list:REG_DEAD (reg:SI 127 [ _18 ])
                (nil)))))
(jump_insn 63 41 64 3 (set (pc)
        (label_ref 49)) 284 {*arm_jump}
     (nil)
 -> 49)
(barrier 64 63 44)
(code_label 44 64 45 4 43 (nil) [1 uses])
(note 45 44 46 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 46 45 47 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":445:5 -1
     (nil))
(insn 47 46 48 4 (set (reg:SI 152)
        (const_int 268435455 [0xfffffff])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":445:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 268435455 [0xfffffff])
        (nil)))
(insn 48 47 49 4 (set (mem/v:SI (plus:SI (mult:SI (reg/v:SI 134 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 132 [ Device ])) [1 Device_22(D)->BWTR[Bank_23(D)]+0 S4 A32])
        (reg:SI 152)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":445:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_DEAD (reg/v:SI 134 [ Bank ])
            (expr_list:REG_DEAD (reg/v/f:SI 132 [ Device ])
                (nil)))))
(code_label 49 48 50 5 44 (nil) [1 uses])
(note 50 49 51 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 51 50 56 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":448:3 -1
     (nil))
(insn 56 51 57 5 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":449:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 65 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":449:1 -1
     (nil))
(note 65 57 0 NOTE_INSN_DELETED)

;; Function FMC_NORSRAM_WriteOperation_Enable (FMC_NORSRAM_WriteOperation_Enable, funcdef_no=333, decl_uid=9194, cgraph_uid=337, symbol_order=336)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 119: local to bb 2 def dominates all uses has unique first use
Reg 120: local to bb 2 def dominates all uses has unique first use
Reg 116: local to bb 2 def dominates all uses has unique first use
Reg 117: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting
Reg 114 uninteresting
Examining insn 2, def for 116
  all ok
Examining insn 3, def for 117
  all ok
Found def insn 21 for 119 to be not moveable
Found def insn 22 for 120 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r120: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r116,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r117,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a2(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a4(r120,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a5(r119,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 19(l0): point = 0
   Insn 12(l0): point = 2
   Insn 11(l0): point = 4
   Insn 10(l0): point = 6
   Insn 18(l0): point = 8
   Insn 3(l0): point = 10
   Insn 2(l0): point = 12
   Insn 22(l0): point = 14
   Insn 21(l0): point = 16
 a0(r116): [3..12]
 a1(r117): [3..10]
 a2(r114): [3..4]
 a3(r113): [5..6]
 a4(r120): [11..14]
 a5(r119): [13..16]
Compressing live ranges: from 19 to 8 - 42%
Ranges after the compression:
 a0(r116): [0..5]
 a1(r117): [0..3]
 a2(r114): [0..1]
 a3(r113): [2..3]
 a4(r120): [4..7]
 a5(r119): [6..7]
+++Allocating 48 bytes for conflict table (uncompressed size 48)
;; a0(r116,l0) conflicts: a2(r114,l0) a1(r117,l0) a3(r113,l0) a4(r120,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r117,l0) conflicts: a2(r114,l0) a0(r116,l0) a3(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r114,l0) conflicts: a1(r117,l0) a0(r116,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a3(r113,l0) conflicts: a1(r117,l0) a0(r116,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a4(r120,l0) conflicts: a0(r116,l0) a5(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r119,l0) conflicts: a4(r120,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1


  cp0:a0(r116)<->a5(r119)@1000:move
  cp1:a1(r117)<->a4(r120)@1000:move
  cp2:a2(r114)<->a3(r113)@125:shuffle
  pref0:a5(r119)<-hr0@2000
  pref1:a4(r120)<-hr1@2000
  regions=1, blocks=3, points=8
    allocnos=6 (big 0), copies=3, conflicts=0, ranges=6

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r116 1r117 2r114 3r113 4r120 5r119
    modified regnos: 113 114 116 117 119 120
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@116000
          2:( 1-12 14)@200000
      Allocno a0r116 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r117 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r114 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a3r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a4r120 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a5r119 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, ^node:  0-12 14 (confl regs =  1 13 15 48-106)
      Forming thread by copy 0:a0r116-a5r119 (freq=1000):
        Result (freq=5000): a0r116(3000) a5r119(2000)
      Forming thread by copy 1:a1r117-a4r120 (freq=1000):
        Result (freq=5000): a1r117(3000) a4r120(2000)
      Forming thread by copy 2:a2r114-a3r113 (freq=125):
        Result (freq=4000): a2r114(2000) a3r113(2000)
      Pushing a3(r113,l0)(cost 0)
      Pushing a2(r114,l0)(cost 0)
      Pushing a4(r120,l0)(cost 0)
      Pushing a1(r117,l0)(cost 0)
      Pushing a5(r119,l0)(cost 0)
      Pushing a0(r116,l0)(cost 0)
      Popping a0(r116,l0)  -- assign reg 3
      Popping a5(r119,l0)  -- assign reg 0
      Popping a1(r117,l0)  -- assign reg 1
      Popping a4(r120,l0)  -- assign reg 1
      Popping a2(r114,l0)  -- assign reg 2
      Popping a3(r113,l0)  -- assign reg 2
Disposition:
    3:r113 l0     2    2:r114 l0     2    0:r116 l0     3    1:r117 l0     1
    5:r119 l0     0    4:r120 l0     1
New iteration of spill/restore move
+++Costs: overall -56000, reg -56000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


FMC_NORSRAM_WriteOperation_Enable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r116={1d,2u} r117={1d,2u} r119={1d,1u} r120={1d,1u} 
;;    total ref usage 51{32d,19u,0e} in 13{13 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 14 2 NOTE_INSN_FUNCTION_BEG)
(note 14 4 7 2 NOTE_INSN_DELETED)
(debug_insn 7 14 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":478:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":479:3 -1
     (nil))
(debug_insn 9 8 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":482:3 -1
     (nil))
(insn 21 9 22 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":476:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 22 21 2 2 (set (reg:SI 120)
        (reg:SI 1 r1 [ Bank ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":476:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Bank ])
        (nil)))
(insn 2 22 3 2 (set (reg/v/f:SI 116 [ Device ])
        (reg:SI 119)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":476:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 3 2 18 2 (set (reg/v:SI 117 [ Bank ])
        (reg:SI 120)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":476:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(insn 18 3 10 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":485:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 10 18 11 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (mult:SI (reg/v:SI 117 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 116 [ Device ])) [1 Device_4(D)->BTCR[Bank_5(D)]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":482:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":482:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 12 11 13 2 (set (mem/v:SI (plus:SI (mult:SI (reg/v:SI 117 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 116 [ Device ])) [1 Device_4(D)->BTCR[Bank_5(D)]+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":482:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 117 [ Bank ])
        (expr_list:REG_DEAD (reg/v/f:SI 116 [ Device ])
            (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
                (nil)))))
(debug_insn 13 12 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":484:3 -1
     (nil))
(insn 19 13 23 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":485:1 -1
     (nil))
(note 23 19 0 NOTE_INSN_DELETED)

;; Function FMC_NORSRAM_WriteOperation_Disable (FMC_NORSRAM_WriteOperation_Disable, funcdef_no=334, decl_uid=9197, cgraph_uid=338, symbol_order=337)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 119: local to bb 2 def dominates all uses has unique first use
Reg 120: local to bb 2 def dominates all uses has unique first use
Reg 116: local to bb 2 def dominates all uses has unique first use
Reg 117: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting
Reg 114 uninteresting
Examining insn 2, def for 116
  all ok
Examining insn 3, def for 117
  all ok
Found def insn 21 for 119 to be not moveable
Found def insn 22 for 120 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r120: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r116,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r117,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a2(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a4(r120,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a5(r119,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 19(l0): point = 0
   Insn 12(l0): point = 2
   Insn 11(l0): point = 4
   Insn 10(l0): point = 6
   Insn 18(l0): point = 8
   Insn 3(l0): point = 10
   Insn 2(l0): point = 12
   Insn 22(l0): point = 14
   Insn 21(l0): point = 16
 a0(r116): [3..12]
 a1(r117): [3..10]
 a2(r114): [3..4]
 a3(r113): [5..6]
 a4(r120): [11..14]
 a5(r119): [13..16]
Compressing live ranges: from 19 to 8 - 42%
Ranges after the compression:
 a0(r116): [0..5]
 a1(r117): [0..3]
 a2(r114): [0..1]
 a3(r113): [2..3]
 a4(r120): [4..7]
 a5(r119): [6..7]
+++Allocating 48 bytes for conflict table (uncompressed size 48)
;; a0(r116,l0) conflicts: a2(r114,l0) a1(r117,l0) a3(r113,l0) a4(r120,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r117,l0) conflicts: a2(r114,l0) a0(r116,l0) a3(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r114,l0) conflicts: a1(r117,l0) a0(r116,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a3(r113,l0) conflicts: a1(r117,l0) a0(r116,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a4(r120,l0) conflicts: a0(r116,l0) a5(r119,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r119,l0) conflicts: a4(r120,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1


  cp0:a0(r116)<->a5(r119)@1000:move
  cp1:a1(r117)<->a4(r120)@1000:move
  cp2:a2(r114)<->a3(r113)@125:shuffle
  pref0:a5(r119)<-hr0@2000
  pref1:a4(r120)<-hr1@2000
  regions=1, blocks=3, points=8
    allocnos=6 (big 0), copies=3, conflicts=0, ranges=6

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r116 1r117 2r114 3r113 4r120 5r119
    modified regnos: 113 114 116 117 119 120
    border:
    Pressure: GENERAL_REGS=4
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@116000
          2:( 1-12 14)@200000
      Allocno a0r116 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r117 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r114 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a3r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a4r120 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a5r119 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, ^node:  0-12 14 (confl regs =  1 13 15 48-106)
      Forming thread by copy 0:a0r116-a5r119 (freq=1000):
        Result (freq=5000): a0r116(3000) a5r119(2000)
      Forming thread by copy 1:a1r117-a4r120 (freq=1000):
        Result (freq=5000): a1r117(3000) a4r120(2000)
      Forming thread by copy 2:a2r114-a3r113 (freq=125):
        Result (freq=4000): a2r114(2000) a3r113(2000)
      Pushing a3(r113,l0)(cost 0)
      Pushing a2(r114,l0)(cost 0)
      Pushing a4(r120,l0)(cost 0)
      Pushing a1(r117,l0)(cost 0)
      Pushing a5(r119,l0)(cost 0)
      Pushing a0(r116,l0)(cost 0)
      Popping a0(r116,l0)  -- assign reg 3
      Popping a5(r119,l0)  -- assign reg 0
      Popping a1(r117,l0)  -- assign reg 1
      Popping a4(r120,l0)  -- assign reg 1
      Popping a2(r114,l0)  -- assign reg 2
      Popping a3(r113,l0)  -- assign reg 2
Disposition:
    3:r113 l0     2    2:r114 l0     2    0:r116 l0     3    1:r117 l0     1
    5:r119 l0     0    4:r120 l0     1
New iteration of spill/restore move
+++Costs: overall -56000, reg -56000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


FMC_NORSRAM_WriteOperation_Disable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r116={1d,2u} r117={1d,2u} r119={1d,1u} r120={1d,1u} 
;;    total ref usage 51{32d,19u,0e} in 13{13 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 14 2 NOTE_INSN_FUNCTION_BEG)
(note 14 4 7 2 NOTE_INSN_DELETED)
(debug_insn 7 14 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":496:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":497:3 -1
     (nil))
(debug_insn 9 8 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":500:3 -1
     (nil))
(insn 21 9 22 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":494:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 22 21 2 2 (set (reg:SI 120)
        (reg:SI 1 r1 [ Bank ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":494:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Bank ])
        (nil)))
(insn 2 22 3 2 (set (reg/v/f:SI 116 [ Device ])
        (reg:SI 119)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":494:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 3 2 18 2 (set (reg/v:SI 117 [ Bank ])
        (reg:SI 120)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":494:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(insn 18 3 10 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":503:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 10 18 11 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (mult:SI (reg/v:SI 117 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 116 [ Device ])) [1 Device_4(D)->BTCR[Bank_5(D)]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":500:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 10 12 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -4097 [0xffffffffffffefff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":500:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 12 11 13 2 (set (mem/v:SI (plus:SI (mult:SI (reg/v:SI 117 [ Bank ])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 116 [ Device ])) [1 Device_4(D)->BTCR[Bank_5(D)]+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":500:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 117 [ Bank ])
        (expr_list:REG_DEAD (reg/v/f:SI 116 [ Device ])
            (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
                (nil)))))
(debug_insn 13 12 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":502:3 -1
     (nil))
(insn 19 13 23 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":503:1 -1
     (nil))
(note 23 19 0 NOTE_INSN_DELETED)

;; Function FMC_NAND_Init (FMC_NAND_Init, funcdef_no=335, decl_uid=9200, cgraph_uid=339, symbol_order=338)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 150: local to bb 2 def dominates all uses has unique first use
Reg 151 uninteresting
Reg 131: local to bb 2 def dominates all uses has unique first use
Ignoring reg 134, has equiv memory
Reg 113: local to bb 2 def dominates all uses has unique first use
Ignoring reg 135, has equiv memory
Reg 133: local to bb 2 def dominates all uses has unique first use
Ignoring reg 140, has equiv memory
Reg 138 uninteresting
Reg 139: local to bb 2 def dominates all uses has unique first use
Reg 142: local to bb 2 def dominates all uses has unique first use
Reg 144: local to bb 2 def dominates all uses has unique first use
Reg 147: local to bb 2 def dominates all uses has unique first use
Reg 141 uninteresting
Reg 145 uninteresting
Reg 148 uninteresting
Reg 125 uninteresting
Found def insn 16 for 113 to be not moveable
Examining insn 2, def for 131
  all ok
Examining insn 19, def for 133
  found unusable input reg 134.
Examining insn 24, def for 139
  found unusable input reg 140.
Found def insn 25 for 142 to be not moveable
Found def insn 27 for 144 to be not moveable
Found def insn 30 for 147 to be not moveable
Found def insn 43 for 150 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 134: (insn_list:REG_DEP_TRUE 17 (nil))
init_insns for 135: (insn_list:REG_DEP_TRUE 18 (nil))
init_insns for 140: (insn_list:REG_DEP_TRUE 23 (nil))

Pass 1 for finding pseudo/allocno costs

    r151: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r150: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r134: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r131,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r125,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r148,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r145,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a4(r147,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a5(r141,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a6(r144,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a7(r142,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a8(r139,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a9(r132,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:150000,150000 VFP_LO_REGS:150000,150000 ALL_REGS:150000,150000 MEM:100000,100000
  a10(r140,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0
  a11(r138,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a12(r137,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:60000,60000 VFP_LO_REGS:60000,60000 ALL_REGS:60000,60000 MEM:40000,40000
  a13(r133,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a14(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a15(r135,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0
  a16(r134,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0
  a17(r150,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a18(r151,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 41(l0): point = 0
   Insn 40(l0): point = 2
   Insn 34(l0): point = 4
   Insn 33(l0): point = 6
   Insn 32(l0): point = 8
   Insn 29(l0): point = 10
   Insn 26(l0): point = 12
   Insn 30(l0): point = 14
   Insn 27(l0): point = 16
   Insn 25(l0): point = 18
   Insn 24(l0): point = 20
   Insn 22(l0): point = 22
   Insn 23(l0): point = 24
   Insn 46(l0): point = 26
   Insn 45(l0): point = 28
   Insn 19(l0): point = 30
   Insn 18(l0): point = 32
   Insn 16(l0): point = 34
   Insn 17(l0): point = 36
   Insn 2(l0): point = 38
   Insn 3(l0): point = 40
   Insn 44(l0): point = 42
   Insn 43(l0): point = 44
 a0(r131): [5..38]
 a1(r125): [5..6]
 a2(r148): [7..8]
 a3(r145): [9..10]
 a4(r147): [9..14]
 a5(r141): [11..12]
 a6(r144): [11..16]
 a7(r142): [13..18]
 a8(r139): [13..20]
 a9(r132): [15..40]
 a10(r140): [21..24]
 a11(r138): [21..22]
 a12(r137): [23..28]
 a13(r133): [23..30]
 a14(r113): [27..34]
 a15(r135): [31..32]
 a16(r134): [31..36]
 a17(r150): [39..44]
 a18(r151): [41..42]
Compressing live ranges: from 47 to 24 - 51%
Ranges after the compression:
 a0(r131): [0..19]
 a1(r125): [0..1]
 a2(r148): [2..3]
 a3(r145): [4..5]
 a4(r147): [4..9]
 a5(r141): [6..7]
 a6(r144): [6..11]
 a7(r142): [8..11]
 a8(r139): [8..11]
 a9(r132): [10..21]
 a10(r140): [12..15]
 a11(r138): [12..13]
 a12(r137): [14..17]
 a13(r133): [14..17]
 a14(r113): [16..19]
 a15(r135): [18..19]
 a16(r134): [18..19]
 a17(r150): [20..23]
 a18(r151): [22..23]
+++Allocating 152 bytes for conflict table (uncompressed size 152)
;; a0(r131,l0) conflicts: a1(r125,l0) a2(r148,l0) a3(r145,l0) a4(r147,l0) a5(r141,l0) a6(r144,l0) a7(r142,l0) a8(r139,l0) a9(r132,l0) a11(r138,l0) a10(r140,l0) a12(r137,l0) a13(r133,l0) a14(r113,l0) a15(r135,l0) a16(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r125,l0) conflicts: a0(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a2(r148,l0) conflicts: a0(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r145,l0) conflicts: a0(r131,l0) a4(r147,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r147,l0) conflicts: a0(r131,l0) a3(r145,l0) a5(r141,l0) a6(r144,l0) a7(r142,l0) a8(r139,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r141,l0) conflicts: a0(r131,l0) a4(r147,l0) a6(r144,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r144,l0) conflicts: a0(r131,l0) a4(r147,l0) a5(r141,l0) a7(r142,l0) a8(r139,l0) a9(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r142,l0) conflicts: a0(r131,l0) a4(r147,l0) a6(r144,l0) a8(r139,l0) a9(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r139,l0) conflicts: a0(r131,l0) a4(r147,l0) a6(r144,l0) a7(r142,l0) a9(r132,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r132,l0) conflicts: a0(r131,l0) a6(r144,l0) a7(r142,l0) a8(r139,l0) a11(r138,l0) a10(r140,l0) a12(r137,l0) a13(r133,l0) a14(r113,l0) a15(r135,l0) a16(r134,l0) a17(r150,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r140,l0) conflicts: a0(r131,l0) a9(r132,l0) a11(r138,l0) a12(r137,l0) a13(r133,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a11(r138,l0) conflicts: a0(r131,l0) a9(r132,l0) a10(r140,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r137,l0) conflicts: a0(r131,l0) a9(r132,l0) a10(r140,l0) a13(r133,l0) a14(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a13(r133,l0) conflicts: a0(r131,l0) a9(r132,l0) a10(r140,l0) a12(r137,l0) a14(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a14(r113,l0) conflicts: a0(r131,l0) a9(r132,l0) a12(r137,l0) a13(r133,l0) a15(r135,l0) a16(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a15(r135,l0) conflicts: a0(r131,l0) a9(r132,l0) a14(r113,l0) a16(r134,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a16(r134,l0) conflicts: a0(r131,l0) a9(r132,l0) a14(r113,l0) a15(r135,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r150,l0) conflicts: a9(r132,l0) a18(r151,l0)
;;     total conflict hard regs: 1
;;     conflict hard regs: 1

;; a18(r151,l0) conflicts: a17(r150,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a9(r132)<->a18(r151)@1000:move
  cp1:a0(r131)<->a17(r150)@1000:move
  cp2:a13(r133)<->a16(r134)@125:shuffle
  cp3:a13(r133)<->a15(r135)@125:shuffle
  cp4:a11(r138)<->a13(r133)@125:shuffle
  cp5:a11(r138)<->a12(r137)@125:shuffle
  cp6:a8(r139)<->a11(r138)@125:shuffle
  cp7:a8(r139)<->a10(r140)@125:shuffle
  cp8:a5(r141)<->a8(r139)@125:shuffle
  cp9:a5(r141)<->a7(r142)@125:shuffle
  cp10:a3(r145)<->a5(r141)@125:shuffle
  cp11:a3(r145)<->a6(r144)@125:shuffle
  cp12:a2(r148)<->a3(r145)@125:shuffle
  cp13:a2(r148)<->a4(r147)@125:shuffle
  cp14:a1(r125)<->a2(r148)@125:shuffle
  pref0:a17(r150)<-hr0@2000
  pref1:a18(r151)<-hr1@2000
  regions=1, blocks=3, points=24
    allocnos=19 (big 0), copies=15, conflicts=0, ranges=19

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r131 1r125 2r148 3r145 4r147 5r141 6r144 7r142 8r139 9r132 10r140 11r138 12r137 13r133 14r113 15r135 16r134 17r150 18r151
    modified regnos: 113 125 131 132 133 134 135 137 138 139 140 141 142 144 145 147 148 150 151
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@896000
          2:( 0 2-12 14)@116000
      Allocno a0r131 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a1r125 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a2r148 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r145 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r147 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r141 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r144 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r142 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a8r139 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r140 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a11r138 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a12r137 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a13r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a14r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a15r135 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a16r134 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a17r150 of ALL_REGS(46) has 13 avail. regs  0 2-12 14, node:  0 2-12 14 (confl regs =  1 13 15 48-106)
      Allocno a18r151 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a9r132-a18r151 (freq=1000):
        Result (freq=9000): a9r132(7000) a18r151(2000)
      Forming thread by copy 2:a13r133-a16r134 (freq=125):
        Result (freq=4000): a13r133(2000) a16r134(2000)
      Forming thread by copy 4:a11r138-a13r133 (freq=125):
        Result (freq=6000): a11r138(2000) a13r133(2000) a16r134(2000)
      Forming thread by copy 6:a8r139-a11r138 (freq=125):
        Result (freq=8000): a8r139(2000) a11r138(2000) a13r133(2000) a16r134(2000)
      Forming thread by copy 8:a5r141-a8r139 (freq=125):
        Result (freq=10000): a5r141(2000) a8r139(2000) a11r138(2000) a13r133(2000) a16r134(2000)
      Forming thread by copy 10:a3r145-a5r141 (freq=125):
        Result (freq=12000): a3r145(2000) a5r141(2000) a8r139(2000) a11r138(2000) a13r133(2000) a16r134(2000)
      Forming thread by copy 12:a2r148-a3r145 (freq=125):
        Result (freq=14000): a2r148(2000) a3r145(2000) a5r141(2000) a8r139(2000) a11r138(2000) a13r133(2000) a16r134(2000)
      Forming thread by copy 14:a1r125-a2r148 (freq=125):
        Result (freq=16000): a1r125(2000) a2r148(2000) a3r145(2000) a5r141(2000) a8r139(2000) a11r138(2000) a13r133(2000) a16r134(2000)
      Pushing a17(r150,l0)(cost 0)
      Pushing a15(r135,l0)(cost 0)
      Pushing a14(r113,l0)(cost 0)
      Pushing a10(r140,l0)(cost 0)
      Forming thread by copy 1:a0r131-a17r150 (freq=1000):
        Result (freq=5000): a0r131(3000) a17r150(2000)
        Making a0(r131,l0) colorable
      Pushing a7(r142,l0)(cost 0)
      Pushing a6(r144,l0)(cost 0)
      Pushing a4(r147,l0)(cost 0)
      Pushing a12(r137,l0)(cost 0)
      Pushing a0(r131,l0)(cost 30000)
      Pushing a18(r151,l0)(cost 0)
      Pushing a9(r132,l0)(cost 0)
      Pushing a13(r133,l0)(cost 0)
      Pushing a11(r138,l0)(cost 0)
      Pushing a8(r139,l0)(cost 0)
      Pushing a5(r141,l0)(cost 0)
      Pushing a3(r145,l0)(cost 0)
      Pushing a2(r148,l0)(cost 0)
      Pushing a1(r125,l0)(cost 0)
      Pushing a16(r134,l0)(cost 0)
      Popping a16(r134,l0)  -- assign reg 3
      Popping a1(r125,l0)  -- assign reg 3
      Popping a2(r148,l0)  -- assign reg 3
      Popping a3(r145,l0)  -- assign reg 3
      Popping a5(r141,l0)  -- assign reg 3
      Popping a8(r139,l0)  -- assign reg 3
      Popping a11(r138,l0)  -- assign reg 3
      Popping a13(r133,l0)  -- assign reg 3
      Popping a9(r132,l0)  -- assign reg 1
      Popping a18(r151,l0)  -- assign reg 1
      Popping a0(r131,l0)  -- assign reg 0
      Popping a12(r137,l0)  -- assign reg 2
      Popping a4(r147,l0)  -- assign reg 2
      Popping a6(r144,l0)  -- assign reg 4
      Popping a7(r142,l0)  -- assign reg 5
      Popping a10(r140,l0)  -- assign reg 4
      Popping a14(r113,l0)  -- assign reg 4
      Popping a15(r135,l0)  -- assign reg 2
      Popping a17(r150,l0)  -- assign reg 0
Disposition:
   14:r113 l0     4    1:r125 l0     3    0:r131 l0     0    9:r132 l0     1
   13:r133 l0     3   16:r134 l0     3   15:r135 l0     2   12:r137 l0     2
   11:r138 l0     3    8:r139 l0     3   10:r140 l0     4    5:r141 l0     3
    7:r142 l0     5    6:r144 l0     4    3:r145 l0     3    4:r147 l0     2
    2:r148 l0     3   17:r150 l0     0   18:r151 l0     1
New iteration of spill/restore move
+++Costs: overall -56000, reg -56000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


FMC_NAND_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r125={1d,1u} r131={1d,2u} r132={1d,6u,3e} r133={1d,1u} r134={1d,1u} r135={1d,1u} r137={2d,2u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r144={1d,1u} r145={1d,1u} r147={1d,1u} r148={1d,1u} r150={1d,1u} r151={1d,1u} 
;;    total ref usage 86{46d,37u,3e} in 33{33 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 20 2 NOTE_INSN_FUNCTION_BEG)
(note 20 4 28 2 NOTE_INSN_DELETED)
(note 28 20 31 2 NOTE_INSN_DELETED)
(note 31 28 36 2 NOTE_INSN_DELETED)
(note 36 31 7 2 NOTE_INSN_DELETED)
(debug_insn 7 36 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":568:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":569:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":570:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":571:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":572:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":573:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":574:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":575:3 -1
     (nil))
(debug_insn 15 14 43 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 -1
     (nil))
(insn 43 15 44 2 (set (reg:SI 150)
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":566:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 44 43 3 2 (set (reg:SI 151)
        (reg:SI 1 r1 [ Init ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":566:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Init ])
        (nil)))
(insn 3 44 2 2 (set (reg/v/f:SI 132 [ Init ])
        (reg:SI 151)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":566:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(insn 2 3 17 2 (set (reg/v/f:SI 131 [ Device ])
        (reg:SI 150)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":566:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))
(insn 17 2 16 2 (set (reg:SI 134 [ Init_20(D)->Waitfeature ])
        (mem:SI (plus:SI (reg/v/f:SI 132 [ Init ])
                (const_int 4 [0x4])) [1 Init_20(D)->Waitfeature+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 132 [ Init ])
                (const_int 4 [0x4])) [1 Init_20(D)->Waitfeature+0 S4 A32])
        (nil)))
(insn 16 17 18 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/v/f:SI 131 [ Device ]) [1 Device_19(D)->PCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 16 19 2 (set (reg:SI 135 [ Init_20(D)->MemoryDataWidth ])
        (mem:SI (plus:SI (reg/v/f:SI 132 [ Init ])
                (const_int 8 [0x8])) [1 Init_20(D)->MemoryDataWidth+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 132 [ Init ])
                (const_int 8 [0x8])) [1 Init_20(D)->MemoryDataWidth+0 S4 A32])
        (nil)))
(insn 19 18 45 2 (set (reg:SI 133)
        (ior:SI (reg:SI 134 [ Init_20(D)->Waitfeature ])
            (reg:SI 135 [ Init_20(D)->MemoryDataWidth ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ Init_20(D)->MemoryDataWidth ])
        (expr_list:REG_DEAD (reg:SI 134 [ Init_20(D)->Waitfeature ])
            (nil))))
(insn 45 19 46 2 (set (reg:SI 137)
        (const_int -1048191 [0xfffffffffff00181])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int -1048191 [0xfffffffffff00181])
        (nil)))
(insn 46 45 23 2 (set (reg:SI 137)
        (and:SI (reg:SI 113 [ _1 ])
            (reg:SI 137))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 23 46 22 2 (set (reg:SI 140 [ Init_20(D)->EccComputation ])
        (mem:SI (plus:SI (reg/v/f:SI 132 [ Init ])
                (const_int 12 [0xc])) [1 Init_20(D)->EccComputation+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 132 [ Init ])
                (const_int 12 [0xc])) [1 Init_20(D)->EccComputation+0 S4 A32])
        (nil)))
(insn 22 23 24 2 (set (reg:SI 138)
        (ior:SI (reg:SI 133)
            (reg:SI 137))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_DEAD (reg:SI 133)
            (nil))))
(insn 24 22 25 2 (set (reg:SI 139)
        (ior:SI (reg:SI 138)
            (reg:SI 140 [ Init_20(D)->EccComputation ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ Init_20(D)->EccComputation ])
        (expr_list:REG_DEAD (reg:SI 138)
            (nil))))
(insn 25 24 27 2 (set (reg:SI 142 [ Init_20(D)->ECCPageSize ])
        (mem:SI (plus:SI (reg/v/f:SI 132 [ Init ])
                (const_int 16 [0x10])) [1 Init_20(D)->ECCPageSize+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 25 30 2 (set (reg:SI 144 [ Init_20(D)->TCLRSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 132 [ Init ])
                (const_int 20 [0x14])) [1 Init_20(D)->TCLRSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 30 27 26 2 (set (reg:SI 147 [ Init_20(D)->TARSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 132 [ Init ])
                (const_int 24 [0x18])) [1 Init_20(D)->TARSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 132 [ Init ])
        (nil)))
(insn 26 30 29 2 (set (reg:SI 141)
        (ior:SI (reg:SI 139)
            (reg:SI 142 [ Init_20(D)->ECCPageSize ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 142 [ Init_20(D)->ECCPageSize ])
        (expr_list:REG_DEAD (reg:SI 139)
            (nil))))
(insn 29 26 32 2 (set (reg:SI 145)
        (ior:SI (ashift:SI (reg:SI 144 [ Init_20(D)->TCLRSetupTime ])
                (const_int 9 [0x9]))
            (reg:SI 141))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 144 [ Init_20(D)->TCLRSetupTime ])
        (expr_list:REG_DEAD (reg:SI 141)
            (nil))))
(insn 32 29 33 2 (set (reg:SI 148)
        (ior:SI (ashift:SI (reg:SI 147 [ Init_20(D)->TARSetupTime ])
                (const_int 13 [0xd]))
            (reg:SI 145))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 147 [ Init_20(D)->TARSetupTime ])
        (expr_list:REG_DEAD (reg:SI 145)
            (nil))))
(insn 33 32 34 2 (set (reg:SI 125 [ _17 ])
        (ior:SI (reg:SI 148)
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(insn 34 33 35 2 (set (mem/v:SI (reg/v/f:SI 131 [ Device ]) [1 Device_19(D)->PCR+0 S4 A32])
        (reg:SI 125 [ _17 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":578:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 131 [ Device ])
        (expr_list:REG_DEAD (reg:SI 125 [ _17 ])
            (nil))))
(debug_insn 35 34 40 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":586:3 -1
     (nil))
(insn 40 35 41 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":587:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 41 40 48 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":587:1 -1
     (nil))
(note 48 41 0 NOTE_INSN_DELETED)

;; Function FMC_NAND_CommonSpace_Timing_Init (FMC_NAND_CommonSpace_Timing_Init, funcdef_no=336, decl_uid=9204, cgraph_uid=340, symbol_order=339)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 139 uninteresting
Reg 138: local to bb 2 def dominates all uses has unique first use
Ignoring reg 131, has equiv memory
Reg 129: local to bb 2 def dominates all uses has unique first use
Reg 134: local to bb 2 def dominates all uses has unique first use
Reg 130: local to bb 2 def dominates all uses has unique first use
Reg 136: local to bb 2 def dominates all uses has unique first use
Reg 132: local to bb 2 def dominates all uses has unique first use
Reg 125: local to bb 2 def dominates all uses has unique first use
Reg 133 uninteresting
Reg 121: local to bb 2 def dominates all uses has unique first use
Reg 122 uninteresting (no unique first use)
Examining insn 26, def for 121
  all ok
Examining insn 2, def for 125
  all ok
Found def insn 17 for 129 to be not moveable
Examining insn 20, def for 130
  found unusable input reg 131.
Examining insn 21, def for 132
  all ok
Found def insn 22 for 134 to be not moveable
Found def insn 24 for 136 to be not moveable
Found def insn 36 for 138 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 131: (insn_list:REG_DEP_TRUE 19 (nil))

Pass 1 for finding pseudo/allocno costs

    r139: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r138: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r125,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r121,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r122,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a3(r133,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a4(r136,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a5(r134,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a6(r132,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a7(r138,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a8(r130,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a9(r129,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a10(r126,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:90000,90000 VFP_LO_REGS:90000,90000 ALL_REGS:90000,90000 MEM:60000,60000
  a11(r131,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0
  a12(r139,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 34(l0): point = 0
   Insn 27(l0): point = 2
   Insn 33(l0): point = 4
   Insn 16(l0): point = 6
   Insn 26(l0): point = 8
   Insn 23(l0): point = 10
   Insn 2(l0): point = 12
   Insn 21(l0): point = 14
   Insn 24(l0): point = 16
   Insn 20(l0): point = 18
   Insn 22(l0): point = 20
   Insn 17(l0): point = 22
   Insn 19(l0): point = 24
   Insn 36(l0): point = 26
   Insn 3(l0): point = 28
   Insn 37(l0): point = 30
 a0(r125): [3..12]
 a1(r121): [3..8]
 a2(r122): [6..6]
 a3(r133): [9..10]
 a4(r136): [9..16]
 a5(r134): [11..20]
 a6(r132): [11..14]
 a7(r138): [13..26]
 a8(r130): [15..18]
 a9(r129): [15..22]
 a10(r126): [17..28]
 a11(r131): [19..24]
 a12(r139): [29..30]
Compressing live ranges: from 33 to 17 - 51%
Ranges after the compression:
 a0(r125): [0..6]
 a1(r121): [0..2]
 a2(r122): [1..1]
 a3(r133): [3..4]
 a4(r136): [3..10]
 a5(r134): [5..14]
 a6(r132): [5..8]
 a7(r138): [7..14]
 a8(r130): [9..12]
 a9(r129): [9..14]
 a10(r126): [11..14]
 a11(r131): [13..14]
 a12(r139): [15..16]
+++Allocating 96 bytes for conflict table (uncompressed size 104)
;; a0(r125,l0) conflicts: a1(r121,l0) a2(r122,l0) a3(r133,l0) a4(r136,l0) a6(r132,l0) a5(r134,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r121,l0) conflicts: a0(r125,l0) a2(r122,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r122,l0) conflicts: a1(r121,l0) a0(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r133,l0) conflicts: a0(r125,l0) a4(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r136,l0) conflicts: a0(r125,l0) a3(r133,l0) a6(r132,l0) a5(r134,l0) a7(r138,l0) a8(r130,l0) a9(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r134,l0) conflicts: a0(r125,l0) a4(r136,l0) a6(r132,l0) a7(r138,l0) a8(r130,l0) a9(r129,l0) a10(r126,l0) a11(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r132,l0) conflicts: a0(r125,l0) a4(r136,l0) a5(r134,l0) a7(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r138,l0) conflicts: a4(r136,l0) a6(r132,l0) a5(r134,l0) a8(r130,l0) a9(r129,l0) a10(r126,l0) a11(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r130,l0) conflicts: a4(r136,l0) a5(r134,l0) a7(r138,l0) a9(r129,l0) a10(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r129,l0) conflicts: a4(r136,l0) a5(r134,l0) a7(r138,l0) a8(r130,l0) a10(r126,l0) a11(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r126,l0) conflicts: a5(r134,l0) a7(r138,l0) a8(r130,l0) a9(r129,l0) a11(r131,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a11(r131,l0) conflicts: a5(r134,l0) a7(r138,l0) a9(r129,l0) a10(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r139,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a10(r126)<->a12(r139)@1000:move
  cp1:a8(r130)<->a11(r131)@125:shuffle
  cp2:a6(r132)<->a8(r130)@125:shuffle
  cp3:a6(r132)<->a9(r129)@125:shuffle
  cp4:a0(r125)<->a7(r138)@1000:move
  cp5:a3(r133)<->a6(r132)@125:shuffle
  cp6:a3(r133)<->a5(r134)@125:shuffle
  cp7:a1(r121)<->a3(r133)@125:shuffle
  cp8:a1(r121)<->a4(r136)@125:shuffle
  pref0:a12(r139)<-hr1@2000
  pref1:a7(r138)<-hr0@2000
  regions=1, blocks=3, points=17
    allocnos=13 (big 0), copies=9, conflicts=0, ranges=13

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r125 1r121 2r122 3r133 4r136 5r134 6r132 7r138 8r130 9r129 10r126 11r131 12r139
    modified regnos: 121 122 125 126 129 130 131 132 133 134 136 138 139
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@376000
          2:( 1-12 14)@336000
      Allocno a0r125 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r121 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r138 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a8r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r126 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a11r131 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a12r139 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Forming thread by copy 0:a10r126-a12r139 (freq=1000):
        Result (freq=7000): a10r126(5000) a12r139(2000)
      Forming thread by copy 4:a0r125-a7r138 (freq=1000):
        Result (freq=5000): a0r125(3000) a7r138(2000)
      Forming thread by copy 1:a8r130-a11r131 (freq=125):
        Result (freq=4000): a8r130(2000) a11r131(2000)
      Forming thread by copy 2:a6r132-a8r130 (freq=125):
        Result (freq=6000): a6r132(2000) a8r130(2000) a11r131(2000)
      Forming thread by copy 5:a3r133-a6r132 (freq=125):
        Result (freq=8000): a3r133(2000) a6r132(2000) a8r130(2000) a11r131(2000)
      Forming thread by copy 7:a1r121-a3r133 (freq=125):
        Result (freq=10000): a1r121(2000) a3r133(2000) a6r132(2000) a8r130(2000) a11r131(2000)
      Pushing a2(r122,l0)(cost 0)
      Pushing a9(r129,l0)(cost 0)
      Pushing a5(r134,l0)(cost 0)
      Pushing a4(r136,l0)(cost 0)
      Pushing a7(r138,l0)(cost 0)
      Pushing a0(r125,l0)(cost 0)
      Pushing a12(r139,l0)(cost 0)
      Pushing a10(r126,l0)(cost 0)
      Pushing a3(r133,l0)(cost 0)
      Pushing a8(r130,l0)(cost 0)
      Pushing a6(r132,l0)(cost 0)
      Pushing a1(r121,l0)(cost 0)
      Pushing a11(r131,l0)(cost 0)
      Popping a11(r131,l0)  -- assign reg 3
      Popping a1(r121,l0)  -- assign reg 3
      Popping a6(r132,l0)  -- assign reg 3
      Popping a8(r130,l0)  -- assign reg 3
      Popping a3(r133,l0)  -- assign reg 3
      Popping a10(r126,l0)  -- assign reg 1
      Popping a12(r139,l0)  -- assign reg 1
      Popping a0(r125,l0)  -- assign reg 2
      Popping a7(r138,l0)  -- assign reg 0
      Popping a4(r136,l0)  -- assign reg 1
      Popping a5(r134,l0)  -- assign reg 4
      Popping a9(r129,l0)  -- assign reg 2
      Popping a2(r122,l0)  -- assign reg 1
Disposition:
    1:r121 l0     3    2:r122 l0     1    0:r125 l0     2   10:r126 l0     1
    9:r129 l0     2    8:r130 l0     3   11:r131 l0     3    6:r132 l0     3
    3:r133 l0     3    5:r134 l0     4    4:r136 l0     1    7:r138 l0     0
   12:r139 l0     1
New iteration of spill/restore move
+++Costs: overall -56000, reg -56000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


FMC_NAND_CommonSpace_Timing_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r121={1d,1u} r122={1d} r125={1d,2u} r126={1d,4u,1e} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,1u} 
;;    total ref usage 67{39d,27u,1e} in 25{25 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 18 2 NOTE_INSN_FUNCTION_BEG)
(note 18 5 25 2 NOTE_INSN_DELETED)
(note 25 18 29 2 NOTE_INSN_DELETED)
(note 29 25 8 2 NOTE_INSN_DELETED)
(debug_insn 8 29 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":601:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":602:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":603:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":604:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":605:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":606:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":609:3 -1
     (nil))
(debug_insn 15 14 37 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 -1
     (nil))
(insn 37 15 3 2 (set (reg:SI 139)
        (reg:SI 1 r1 [ Timing ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":599:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Timing ])
        (nil)))
(insn 3 37 36 2 (set (reg/v/f:SI 126 [ Timing ])
        (reg:SI 139)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":599:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(insn 36 3 19 2 (set (reg:SI 138)
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":599:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 19 36 17 2 (set (reg:SI 131 [ Timing_14(D)->HoldSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ Timing ])
                (const_int 8 [0x8])) [1 Timing_14(D)->HoldSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 126 [ Timing ])
                (const_int 8 [0x8])) [1 Timing_14(D)->HoldSetupTime+0 S4 A32])
        (nil)))
(insn 17 19 22 2 (set (reg:SI 129 [ Timing_14(D)->WaitSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ Timing ])
                (const_int 4 [0x4])) [1 Timing_14(D)->WaitSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 17 20 2 (set (reg:SI 134 [ Timing_14(D)->SetupTime ])
        (mem:SI (reg/v/f:SI 126 [ Timing ]) [1 Timing_14(D)->SetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 22 24 2 (set (reg:SI 130)
        (ashift:SI (reg:SI 131 [ Timing_14(D)->HoldSetupTime ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 131 [ Timing_14(D)->HoldSetupTime ])
        (nil)))
(insn 24 20 21 2 (set (reg:SI 136 [ Timing_14(D)->HiZSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ Timing ])
                (const_int 12 [0xc])) [1 Timing_14(D)->HiZSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 126 [ Timing ])
        (nil)))
(insn 21 24 2 2 (set (reg:SI 132)
        (ior:SI (ashift:SI (reg:SI 129 [ Timing_14(D)->WaitSetupTime ])
                (const_int 8 [0x8]))
            (reg:SI 130))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 130)
        (expr_list:REG_DEAD (reg:SI 129 [ Timing_14(D)->WaitSetupTime ])
            (nil))))
(insn 2 21 23 2 (set (reg/v/f:SI 125 [ Device ])
        (reg:SI 138)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":599:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 23 2 26 2 (set (reg:SI 133)
        (ior:SI (reg:SI 132)
            (reg:SI 134 [ Timing_14(D)->SetupTime ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ Timing_14(D)->SetupTime ])
        (expr_list:REG_DEAD (reg:SI 132)
            (nil))))
(insn 26 23 16 2 (set (reg:SI 121 [ _10 ])
        (ior:SI (ashift:SI (reg:SI 136 [ Timing_14(D)->HiZSetupTime ])
                (const_int 24 [0x18]))
            (reg:SI 133))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 136 [ Timing_14(D)->HiZSetupTime ])
        (expr_list:REG_DEAD (reg:SI 133)
            (nil))))
(insn 16 26 33 2 (set (reg:SI 122 [ vol.1_13 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 125 [ Device ])
                (const_int 8 [0x8])) [1 Device_12(D)->PMEM+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 122 [ vol.1_13 ])
        (nil)))
(insn 33 16 27 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":618:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 27 33 28 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 125 [ Device ])
                (const_int 8 [0x8])) [1 Device_12(D)->PMEM+0 S4 A32])
        (reg:SI 121 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":612:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 125 [ Device ])
        (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
            (nil))))
(debug_insn 28 27 34 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":617:3 -1
     (nil))
(insn 34 28 38 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":618:1 -1
     (nil))
(note 38 34 0 NOTE_INSN_DELETED)

;; Function FMC_NAND_AttributeSpace_Timing_Init (FMC_NAND_AttributeSpace_Timing_Init, funcdef_no=337, decl_uid=9208, cgraph_uid=341, symbol_order=340)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 139 uninteresting
Reg 138: local to bb 2 def dominates all uses has unique first use
Ignoring reg 131, has equiv memory
Reg 129: local to bb 2 def dominates all uses has unique first use
Reg 134: local to bb 2 def dominates all uses has unique first use
Reg 130: local to bb 2 def dominates all uses has unique first use
Reg 136: local to bb 2 def dominates all uses has unique first use
Reg 132: local to bb 2 def dominates all uses has unique first use
Reg 125: local to bb 2 def dominates all uses has unique first use
Reg 133 uninteresting
Reg 121: local to bb 2 def dominates all uses has unique first use
Reg 122 uninteresting (no unique first use)
Examining insn 26, def for 121
  all ok
Examining insn 2, def for 125
  all ok
Found def insn 17 for 129 to be not moveable
Examining insn 20, def for 130
  found unusable input reg 131.
Examining insn 21, def for 132
  all ok
Found def insn 22 for 134 to be not moveable
Found def insn 24 for 136 to be not moveable
Found def insn 36 for 138 to be not moveable
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 131: (insn_list:REG_DEP_TRUE 19 (nil))

Pass 1 for finding pseudo/allocno costs

    r139: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r138: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r131: preferred LO_REGS, alternative NO_REGS, allocno LO_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r125,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r121,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r122,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:15000,15000 VFP_LO_REGS:15000,15000 ALL_REGS:15000,15000 MEM:10000,10000
  a3(r133,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a4(r136,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a5(r134,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a6(r132,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a7(r138,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000
  a8(r130,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a9(r129,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a10(r126,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:90000,90000 VFP_LO_REGS:90000,90000 ALL_REGS:90000,90000 MEM:60000,60000
  a11(r131,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:0,0
  a12(r139,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 34(l0): point = 0
   Insn 27(l0): point = 2
   Insn 33(l0): point = 4
   Insn 16(l0): point = 6
   Insn 26(l0): point = 8
   Insn 23(l0): point = 10
   Insn 2(l0): point = 12
   Insn 21(l0): point = 14
   Insn 24(l0): point = 16
   Insn 20(l0): point = 18
   Insn 22(l0): point = 20
   Insn 17(l0): point = 22
   Insn 19(l0): point = 24
   Insn 36(l0): point = 26
   Insn 3(l0): point = 28
   Insn 37(l0): point = 30
 a0(r125): [3..12]
 a1(r121): [3..8]
 a2(r122): [6..6]
 a3(r133): [9..10]
 a4(r136): [9..16]
 a5(r134): [11..20]
 a6(r132): [11..14]
 a7(r138): [13..26]
 a8(r130): [15..18]
 a9(r129): [15..22]
 a10(r126): [17..28]
 a11(r131): [19..24]
 a12(r139): [29..30]
Compressing live ranges: from 33 to 17 - 51%
Ranges after the compression:
 a0(r125): [0..6]
 a1(r121): [0..2]
 a2(r122): [1..1]
 a3(r133): [3..4]
 a4(r136): [3..10]
 a5(r134): [5..14]
 a6(r132): [5..8]
 a7(r138): [7..14]
 a8(r130): [9..12]
 a9(r129): [9..14]
 a10(r126): [11..14]
 a11(r131): [13..14]
 a12(r139): [15..16]
+++Allocating 96 bytes for conflict table (uncompressed size 104)
;; a0(r125,l0) conflicts: a1(r121,l0) a2(r122,l0) a3(r133,l0) a4(r136,l0) a6(r132,l0) a5(r134,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r121,l0) conflicts: a0(r125,l0) a2(r122,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r122,l0) conflicts: a1(r121,l0) a0(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r133,l0) conflicts: a0(r125,l0) a4(r136,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r136,l0) conflicts: a0(r125,l0) a3(r133,l0) a6(r132,l0) a5(r134,l0) a7(r138,l0) a8(r130,l0) a9(r129,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r134,l0) conflicts: a0(r125,l0) a4(r136,l0) a6(r132,l0) a7(r138,l0) a8(r130,l0) a9(r129,l0) a10(r126,l0) a11(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r132,l0) conflicts: a0(r125,l0) a4(r136,l0) a5(r134,l0) a7(r138,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a7(r138,l0) conflicts: a4(r136,l0) a6(r132,l0) a5(r134,l0) a8(r130,l0) a9(r129,l0) a10(r126,l0) a11(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r130,l0) conflicts: a4(r136,l0) a5(r134,l0) a7(r138,l0) a9(r129,l0) a10(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a9(r129,l0) conflicts: a4(r136,l0) a5(r134,l0) a7(r138,l0) a8(r130,l0) a10(r126,l0) a11(r131,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a10(r126,l0) conflicts: a5(r134,l0) a7(r138,l0) a8(r130,l0) a9(r129,l0) a11(r131,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a11(r131,l0) conflicts: a5(r134,l0) a7(r138,l0) a9(r129,l0) a10(r126,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a12(r139,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a10(r126)<->a12(r139)@1000:move
  cp1:a8(r130)<->a11(r131)@125:shuffle
  cp2:a6(r132)<->a8(r130)@125:shuffle
  cp3:a6(r132)<->a9(r129)@125:shuffle
  cp4:a0(r125)<->a7(r138)@1000:move
  cp5:a3(r133)<->a6(r132)@125:shuffle
  cp6:a3(r133)<->a5(r134)@125:shuffle
  cp7:a1(r121)<->a3(r133)@125:shuffle
  cp8:a1(r121)<->a4(r136)@125:shuffle
  pref0:a12(r139)<-hr1@2000
  pref1:a7(r138)<-hr0@2000
  regions=1, blocks=3, points=17
    allocnos=13 (big 0), copies=9, conflicts=0, ranges=13

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r125 1r121 2r122 3r133 4r136 5r134 6r132 7r138 8r130 9r129 10r126 11r131 12r139
    modified regnos: 121 122 125 126 129 130 131 132 133 134 136 138 139
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@376000
          2:( 1-12 14)@336000
      Allocno a0r125 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r121 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r122 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r133 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r136 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r134 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r132 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a7r138 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a8r130 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a9r129 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a10r126 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a11r131 of LO_REGS(8) has 8 avail. regs  0-7, ^node:  0-12 14 (confl regs =  8-106)
      Allocno a12r139 of ALL_REGS(46) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15 48-106)
      Forming thread by copy 0:a10r126-a12r139 (freq=1000):
        Result (freq=7000): a10r126(5000) a12r139(2000)
      Forming thread by copy 4:a0r125-a7r138 (freq=1000):
        Result (freq=5000): a0r125(3000) a7r138(2000)
      Forming thread by copy 1:a8r130-a11r131 (freq=125):
        Result (freq=4000): a8r130(2000) a11r131(2000)
      Forming thread by copy 2:a6r132-a8r130 (freq=125):
        Result (freq=6000): a6r132(2000) a8r130(2000) a11r131(2000)
      Forming thread by copy 5:a3r133-a6r132 (freq=125):
        Result (freq=8000): a3r133(2000) a6r132(2000) a8r130(2000) a11r131(2000)
      Forming thread by copy 7:a1r121-a3r133 (freq=125):
        Result (freq=10000): a1r121(2000) a3r133(2000) a6r132(2000) a8r130(2000) a11r131(2000)
      Pushing a2(r122,l0)(cost 0)
      Pushing a9(r129,l0)(cost 0)
      Pushing a5(r134,l0)(cost 0)
      Pushing a4(r136,l0)(cost 0)
      Pushing a7(r138,l0)(cost 0)
      Pushing a0(r125,l0)(cost 0)
      Pushing a12(r139,l0)(cost 0)
      Pushing a10(r126,l0)(cost 0)
      Pushing a3(r133,l0)(cost 0)
      Pushing a8(r130,l0)(cost 0)
      Pushing a6(r132,l0)(cost 0)
      Pushing a1(r121,l0)(cost 0)
      Pushing a11(r131,l0)(cost 0)
      Popping a11(r131,l0)  -- assign reg 3
      Popping a1(r121,l0)  -- assign reg 3
      Popping a6(r132,l0)  -- assign reg 3
      Popping a8(r130,l0)  -- assign reg 3
      Popping a3(r133,l0)  -- assign reg 3
      Popping a10(r126,l0)  -- assign reg 1
      Popping a12(r139,l0)  -- assign reg 1
      Popping a0(r125,l0)  -- assign reg 2
      Popping a7(r138,l0)  -- assign reg 0
      Popping a4(r136,l0)  -- assign reg 1
      Popping a5(r134,l0)  -- assign reg 4
      Popping a9(r129,l0)  -- assign reg 2
      Popping a2(r122,l0)  -- assign reg 1
Disposition:
    1:r121 l0     3    2:r122 l0     1    0:r125 l0     2   10:r126 l0     1
    9:r129 l0     2    8:r130 l0     3   11:r131 l0     3    6:r132 l0     3
    3:r133 l0     3    5:r134 l0     4    4:r136 l0     1    7:r138 l0     0
   12:r139 l0     1
New iteration of spill/restore move
+++Costs: overall -56000, reg -56000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


FMC_NAND_AttributeSpace_Timing_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r121={1d,1u} r122={1d} r125={1d,2u} r126={1d,4u,1e} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r136={1d,1u} r138={1d,1u} r139={1d,1u} 
;;    total ref usage 67{39d,27u,1e} in 25{25 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 6 18 2 NOTE_INSN_FUNCTION_BEG)
(note 18 5 25 2 NOTE_INSN_DELETED)
(note 25 18 29 2 NOTE_INSN_DELETED)
(note 29 25 8 2 NOTE_INSN_DELETED)
(debug_insn 8 29 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":632:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":633:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":634:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":635:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":636:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":637:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":640:3 -1
     (nil))
(debug_insn 15 14 37 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 -1
     (nil))
(insn 37 15 3 2 (set (reg:SI 139)
        (reg:SI 1 r1 [ Timing ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":630:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Timing ])
        (nil)))
(insn 3 37 36 2 (set (reg/v/f:SI 126 [ Timing ])
        (reg:SI 139)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":630:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(insn 36 3 19 2 (set (reg:SI 138)
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":630:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 19 36 17 2 (set (reg:SI 131 [ Timing_14(D)->HoldSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ Timing ])
                (const_int 8 [0x8])) [1 Timing_14(D)->HoldSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 126 [ Timing ])
                (const_int 8 [0x8])) [1 Timing_14(D)->HoldSetupTime+0 S4 A32])
        (nil)))
(insn 17 19 22 2 (set (reg:SI 129 [ Timing_14(D)->WaitSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ Timing ])
                (const_int 4 [0x4])) [1 Timing_14(D)->WaitSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 17 20 2 (set (reg:SI 134 [ Timing_14(D)->SetupTime ])
        (mem:SI (reg/v/f:SI 126 [ Timing ]) [1 Timing_14(D)->SetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 22 24 2 (set (reg:SI 130)
        (ashift:SI (reg:SI 131 [ Timing_14(D)->HoldSetupTime ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 131 [ Timing_14(D)->HoldSetupTime ])
        (nil)))
(insn 24 20 21 2 (set (reg:SI 136 [ Timing_14(D)->HiZSetupTime ])
        (mem:SI (plus:SI (reg/v/f:SI 126 [ Timing ])
                (const_int 12 [0xc])) [1 Timing_14(D)->HiZSetupTime+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 126 [ Timing ])
        (nil)))
(insn 21 24 2 2 (set (reg:SI 132)
        (ior:SI (ashift:SI (reg:SI 129 [ Timing_14(D)->WaitSetupTime ])
                (const_int 8 [0x8]))
            (reg:SI 130))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 130)
        (expr_list:REG_DEAD (reg:SI 129 [ Timing_14(D)->WaitSetupTime ])
            (nil))))
(insn 2 21 23 2 (set (reg/v/f:SI 125 [ Device ])
        (reg:SI 138)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":630:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 23 2 26 2 (set (reg:SI 133)
        (ior:SI (reg:SI 132)
            (reg:SI 134 [ Timing_14(D)->SetupTime ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ Timing_14(D)->SetupTime ])
        (expr_list:REG_DEAD (reg:SI 132)
            (nil))))
(insn 26 23 16 2 (set (reg:SI 121 [ _10 ])
        (ior:SI (ashift:SI (reg:SI 136 [ Timing_14(D)->HiZSetupTime ])
                (const_int 24 [0x18]))
            (reg:SI 133))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 320 {*orr_shiftsi}
     (expr_list:REG_DEAD (reg:SI 136 [ Timing_14(D)->HiZSetupTime ])
        (expr_list:REG_DEAD (reg:SI 133)
            (nil))))
(insn 16 26 33 2 (set (reg:SI 122 [ vol.2_13 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 125 [ Device ])
                (const_int 12 [0xc])) [1 Device_12(D)->PATT+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 122 [ vol.2_13 ])
        (nil)))
(insn 33 16 27 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":649:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 27 33 28 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 125 [ Device ])
                (const_int 12 [0xc])) [1 Device_12(D)->PATT+0 S4 A32])
        (reg:SI 121 [ _10 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":643:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 125 [ Device ])
        (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
            (nil))))
(debug_insn 28 27 34 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":648:3 -1
     (nil))
(insn 34 28 38 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":649:1 -1
     (nil))
(note 38 34 0 NOTE_INSN_DELETED)

;; Function FMC_NAND_DeInit (FMC_NAND_DeInit, funcdef_no=338, decl_uid=9211, cgraph_uid=342, symbol_order=341)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 123 uninteresting
Reg 116: local to bb 2 def dominates all uses has unique first use
Reg 120: local to bb 2 def dominates all uses has unique first use
Reg 113: local to bb 2 def dominates all uses has unique first use
Reg 118: local to bb 2 def dominates all uses has unique first use
Reg 114: local to bb 2 def dominates all uses has unique first use
Reg 119: local to bb 2 def dominates all uses has unique first use
Found def insn 10 for 113 to be not moveable
Examining insn 11, def for 114
  all ok
Examining insn 2, def for 116
  all ok
Ignoring reg 118 with equiv init insn
Ignoring reg 119 with equiv init insn
Ignoring reg 120 with equiv init insn
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 118: (insn_list:REG_DEP_TRUE 15 (nil))
init_insns for 119: (insn_list:REG_DEP_TRUE 18 (nil))
init_insns for 120: (insn_list:REG_DEP_TRUE 21 (nil))

Pass 1 for finding pseudo/allocno costs

    r123: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r116,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:105000,105000 VFP_LO_REGS:105000,105000 ALL_REGS:105000,105000 MEM:70000,70000
  a1(r120,l0) costs: LO_REGS:0,0 HI_REGS:4000,4000 CALLER_SAVE_REGS:4000,4000 EVEN_REG:4000,4000 GENERAL_REGS:4000,4000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a2(r119,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r118,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a4(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a5(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a6(r123,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 32(l0): point = 0
   Insn 25(l0): point = 2
   Insn 22(l0): point = 4
   Insn 19(l0): point = 6
   Insn 31(l0): point = 8
   Insn 16(l0): point = 10
   Insn 12(l0): point = 12
   Insn 18(l0): point = 14
   Insn 11(l0): point = 16
   Insn 15(l0): point = 18
   Insn 10(l0): point = 20
   Insn 21(l0): point = 22
   Insn 2(l0): point = 24
   Insn 34(l0): point = 26
 a0(r116): [3..24]
 a1(r120): [3..22]
 a2(r119): [7..14]
 a3(r118): [11..18]
 a4(r114): [13..16]
 a5(r113): [17..20]
 a6(r123): [25..26]
Compressing live ranges: from 29 to 6 - 20%
Ranges after the compression:
 a0(r116): [0..3]
 a1(r120): [0..3]
 a2(r119): [0..1]
 a3(r118): [0..3]
 a4(r114): [0..1]
 a5(r113): [2..3]
 a6(r123): [4..5]
+++Allocating 48 bytes for conflict table (uncompressed size 56)
;; a0(r116,l0) conflicts: a2(r119,l0) a4(r114,l0) a1(r120,l0) a3(r118,l0) a5(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r120,l0) conflicts: a2(r119,l0) a4(r114,l0) a0(r116,l0) a3(r118,l0) a5(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r119,l0) conflicts: a4(r114,l0) a0(r116,l0) a1(r120,l0) a3(r118,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a3(r118,l0) conflicts: a2(r119,l0) a4(r114,l0) a0(r116,l0) a1(r120,l0) a5(r113,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a4(r114,l0) conflicts: a2(r119,l0) a0(r116,l0) a1(r120,l0) a3(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a5(r113,l0) conflicts: a0(r116,l0) a1(r120,l0) a3(r118,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r123,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a0(r116)<->a6(r123)@1000:move
  cp1:a4(r114)<->a5(r113)@125:shuffle
  pref0:a6(r123)<-hr0@2000
  regions=1, blocks=3, points=6
    allocnos=7 (big 0), copies=2, conflicts=0, ranges=7

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r116 1r120 2r119 3r118 4r114 5r113 6r123
    modified regnos: 113 114 116 118 119 120 123
    border:
    Pressure: GENERAL_REGS=5
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@236000
          2:( 1-12 14)@240000
      Allocno a0r116 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r120 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r119 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a3r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a4r114 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a5r113 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a6r123 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a0r116-a6r123 (freq=1000):
        Result (freq=9000): a0r116(7000) a6r123(2000)
      Forming thread by copy 1:a4r114-a5r113 (freq=125):
        Result (freq=4000): a4r114(2000) a5r113(2000)
      Pushing a3(r118,l0)(cost 0)
      Pushing a2(r119,l0)(cost 0)
      Pushing a1(r120,l0)(cost 0)
      Pushing a5(r113,l0)(cost 0)
      Pushing a4(r114,l0)(cost 0)
      Pushing a6(r123,l0)(cost 0)
      Pushing a0(r116,l0)(cost 0)
      Popping a0(r116,l0)  -- assign reg 3
      Popping a6(r123,l0)  -- assign reg 0
      Popping a4(r114,l0)  -- assign reg 2
      Popping a5(r113,l0)  -- assign reg 2
      Popping a1(r120,l0)  -- assign reg 1
      Popping a2(r119,l0)  -- assign reg 4
      Popping a3(r118,l0)  -- assign reg 0
Disposition:
    5:r113 l0     2    4:r114 l0     2    0:r116 l0     3    3:r118 l0     0
    2:r119 l0     4    1:r120 l0     1    6:r123 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


FMC_NAND_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r116={1d,6u} r118={1d,1u} r119={1d,1u} r120={1d,2u} r123={1d,1u} 
;;    total ref usage 56{33d,23u,0e} in 23{23 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 27 2 NOTE_INSN_FUNCTION_BEG)
(note 27 4 7 2 NOTE_INSN_DELETED)
(debug_insn 7 27 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":660:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":661:3 -1
     (nil))
(debug_insn 9 8 34 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":664:3 -1
     (nil))
(insn 34 9 2 2 (set (reg:SI 123)
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":658:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 2 34 21 2 (set (reg/v/f:SI 116 [ Device ])
        (reg:SI 123)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":658:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(insn 21 2 10 2 (set (reg:SI 120)
        (const_int -50529028 [0xfffffffffcfcfcfc])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":673:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -50529028 [0xfffffffffcfcfcfc])
        (nil)))
(insn 10 21 15 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/v/f:SI 116 [ Device ]) [1 Device_4(D)->PCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":664:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 10 11 2 (set (reg:SI 118)
        (const_int 24 [0x18])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":671:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 24 [0x18])
        (nil)))
(insn 11 15 18 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":664:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 18 11 12 2 (set (reg:SI 119)
        (const_int 64 [0x40])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":672:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 64 [0x40])
        (nil)))
(insn 12 18 13 2 (set (mem/v:SI (reg/v/f:SI 116 [ Device ]) [1 Device_4(D)->PCR+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":664:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":668:3 -1
     (nil))
(debug_insn 14 13 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":671:3 -1
     (nil))
(insn 16 14 17 2 (set (mem/v:SI (reg/v/f:SI 116 [ Device ]) [1 Device_4(D)->PCR+0 S4 A32])
        (reg:SI 118)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":671:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118)
        (nil)))
(debug_insn 17 16 31 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":672:3 -1
     (nil))
(insn 31 17 19 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":677:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 19 31 20 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 116 [ Device ])
                (const_int 4 [0x4])) [1 Device_4(D)->SR+0 S4 A32])
        (reg:SI 119)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":672:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(debug_insn 20 19 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":673:3 -1
     (nil))
(insn 22 20 23 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 116 [ Device ])
                (const_int 8 [0x8])) [1 Device_4(D)->PMEM+0 S4 A32])
        (reg:SI 120)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":673:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":674:3 -1
     (nil))
(insn 25 23 26 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 116 [ Device ])
                (const_int 12 [0xc])) [1 Device_4(D)->PATT+0 S4 A32])
        (reg:SI 120)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":674:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120)
        (expr_list:REG_DEAD (reg/v/f:SI 116 [ Device ])
            (nil))))
(debug_insn 26 25 32 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":676:3 -1
     (nil))
(insn 32 26 35 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":677:1 -1
     (nil))
(note 35 32 0 NOTE_INSN_DELETED)

;; Function FMC_NAND_ECC_Enable (FMC_NAND_ECC_Enable, funcdef_no=339, decl_uid=9214, cgraph_uid=343, symbol_order=342)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 119 uninteresting
Reg 116: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting
Reg 114 uninteresting
Examining insn 2, def for 116
  all ok
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r116,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r119,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 20(l0): point = 0
   Insn 13(l0): point = 2
   Insn 12(l0): point = 4
   Insn 11(l0): point = 6
   Insn 19(l0): point = 8
   Insn 2(l0): point = 10
   Insn 22(l0): point = 12
 a0(r116): [3..10]
 a1(r114): [3..4]
 a2(r113): [5..6]
 a3(r119): [11..12]
Compressing live ranges: from 15 to 6 - 40%
Ranges after the compression:
 a0(r116): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
 a3(r119): [4..5]
+++Allocating 24 bytes for conflict table (uncompressed size 32)
;; a0(r116,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r114,l0) conflicts: a0(r116,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r113,l0) conflicts: a0(r116,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a3(r119,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a0(r116)<->a3(r119)@1000:move
  cp1:a1(r114)<->a2(r113)@125:shuffle
  pref0:a3(r119)<-hr0@2000
  regions=1, blocks=3, points=6
    allocnos=4 (big 0), copies=2, conflicts=0, ranges=4

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r116 1r114 2r113 3r119
    modified regnos: 113 114 116 119
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@116000
          2:( 1-12 14)@140000
      Allocno a0r116 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a3r119 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a0r116-a3r119 (freq=1000):
        Result (freq=5000): a0r116(3000) a3r119(2000)
      Forming thread by copy 1:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Pushing a3(r119,l0)(cost 0)
      Pushing a0(r116,l0)(cost 0)
      Popping a0(r116,l0)  -- assign reg 3
      Popping a3(r119,l0)  -- assign reg 0
      Popping a1(r114,l0)  -- assign reg 2
      Popping a2(r113,l0)  -- assign reg 2
Disposition:
    2:r113 l0     2    1:r114 l0     2    0:r116 l0     3    3:r119 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


FMC_NAND_ECC_Enable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r116={1d,2u} r119={1d,1u} 
;;    total ref usage 45{30d,15u,0e} in 12{12 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 15 2 NOTE_INSN_FUNCTION_BEG)
(note 15 4 7 2 NOTE_INSN_DELETED)
(debug_insn 7 15 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":708:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":709:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":713:3 -1
     (nil))
(debug_insn 10 9 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":715:3 -1
     (nil))
(insn 22 10 2 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":706:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 2 22 19 2 (set (reg/v/f:SI 116 [ Device ])
        (reg:SI 119)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":706:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 19 2 11 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":718:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 11 19 12 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/v/f:SI 116 [ Device ]) [1 Device_4(D)->PCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":715:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 114 [ _2 ])
        (ior:SI (reg:SI 113 [ _1 ])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":715:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 13 12 14 2 (set (mem/v:SI (reg/v/f:SI 116 [ Device ]) [1 Device_4(D)->PCR+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":715:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 116 [ Device ])
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(debug_insn 14 13 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":717:3 -1
     (nil))
(insn 20 14 23 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":718:1 -1
     (nil))
(note 23 20 0 NOTE_INSN_DELETED)

;; Function FMC_NAND_ECC_Disable (FMC_NAND_ECC_Disable, funcdef_no=340, decl_uid=9217, cgraph_uid=344, symbol_order=343)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 119 uninteresting
Reg 116: local to bb 2 def dominates all uses has unique first use
Reg 113 uninteresting
Reg 114 uninteresting
Examining insn 2, def for 116
  all ok
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r116,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:45000,45000 MEM:30000,30000
  a1(r114,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a2(r113,l0) costs: LO_REGS:0,0 HI_REGS:2000,2000 CALLER_SAVE_REGS:2000,2000 EVEN_REG:2000,2000 GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:30000,30000 VFP_LO_REGS:30000,30000 ALL_REGS:30000,30000 MEM:20000,20000
  a3(r119,l0) costs: GENERAL_REGS:2000,2000 VFP_D0_D7_REGS:45000,45000 VFP_LO_REGS:45000,45000 ALL_REGS:30000,30000 MEM:30000,30000

   Insn 20(l0): point = 0
   Insn 13(l0): point = 2
   Insn 12(l0): point = 4
   Insn 11(l0): point = 6
   Insn 19(l0): point = 8
   Insn 2(l0): point = 10
   Insn 22(l0): point = 12
 a0(r116): [3..10]
 a1(r114): [3..4]
 a2(r113): [5..6]
 a3(r119): [11..12]
Compressing live ranges: from 15 to 6 - 40%
Ranges after the compression:
 a0(r116): [0..3]
 a1(r114): [0..1]
 a2(r113): [2..3]
 a3(r119): [4..5]
+++Allocating 24 bytes for conflict table (uncompressed size 32)
;; a0(r116,l0) conflicts: a1(r114,l0) a2(r113,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a1(r114,l0) conflicts: a0(r116,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a2(r113,l0) conflicts: a0(r116,l0)
;;     total conflict hard regs: 0
;;     conflict hard regs: 0

;; a3(r119,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a0(r116)<->a3(r119)@1000:move
  cp1:a1(r114)<->a2(r113)@125:shuffle
  pref0:a3(r119)<-hr0@2000
  regions=1, blocks=3, points=6
    allocnos=4 (big 0), copies=2, conflicts=0, ranges=4

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 2
    all: 0r116 1r114 2r113 3r119
    modified regnos: 113 114 116 119
    border:
    Pressure: GENERAL_REGS=3
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@116000
          2:( 1-12 14)@140000
      Allocno a0r116 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a1r114 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a2r113 of GENERAL_REGS(14) has 13 avail. regs  1-12 14, node:  1-12 14 (confl regs =  0 13 15-106)
      Allocno a3r119 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 0:a0r116-a3r119 (freq=1000):
        Result (freq=5000): a0r116(3000) a3r119(2000)
      Forming thread by copy 1:a1r114-a2r113 (freq=125):
        Result (freq=4000): a1r114(2000) a2r113(2000)
      Pushing a2(r113,l0)(cost 0)
      Pushing a1(r114,l0)(cost 0)
      Pushing a3(r119,l0)(cost 0)
      Pushing a0(r116,l0)(cost 0)
      Popping a0(r116,l0)  -- assign reg 3
      Popping a3(r119,l0)  -- assign reg 0
      Popping a1(r114,l0)  -- assign reg 2
      Popping a2(r113,l0)  -- assign reg 2
Disposition:
    2:r113 l0     2    1:r114 l0     2    0:r116 l0     3    3:r119 l0     0
New iteration of spill/restore move
+++Costs: overall -28000, reg -28000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


FMC_NAND_ECC_Disable

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r116={1d,2u} r119={1d,1u} 
;;    total ref usage 45{30d,15u,0e} in 12{12 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 5 15 2 NOTE_INSN_FUNCTION_BEG)
(note 15 4 7 2 NOTE_INSN_DELETED)
(debug_insn 7 15 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":730:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":731:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":735:3 -1
     (nil))
(debug_insn 10 9 22 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":737:3 -1
     (nil))
(insn 22 10 2 2 (set (reg:SI 119)
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":728:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 2 22 19 2 (set (reg/v/f:SI 116 [ Device ])
        (reg:SI 119)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":728:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 19 2 11 2 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":740:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 11 19 12 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (reg/v/f:SI 116 [ Device ]) [1 Device_4(D)->PCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":737:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int -65 [0xffffffffffffffbf]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":737:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 13 12 14 2 (set (mem/v:SI (reg/v/f:SI 116 [ Device ]) [1 Device_4(D)->PCR+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":737:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 116 [ Device ])
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(debug_insn 14 13 20 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":739:3 -1
     (nil))
(insn 20 14 23 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":740:1 -1
     (nil))
(note 23 20 0 NOTE_INSN_DELETED)

;; Function FMC_NAND_GetECC (FMC_NAND_GetECC, funcdef_no=341, decl_uid=9222, cgraph_uid=345, symbol_order=344)

Starting decreasing number of live ranges...
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 13 n_edges 17 count 17 (  1.3)
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12
;;
;; Loop 2
;;  header 6, latch 6
;;  depth 1, outer 0
;;  nodes: 6
;;
;; Loop 1
;;  header 5, latch 4
;;  depth 1, outer 0
;;  nodes: 5 4 3 8
;; 2 succs { 5 }
;; 3 succs { 10 4 }
;; 4 succs { 11 5 }
;; 5 succs { 6 8 }
;; 6 succs { 6 7 }
;; 7 succs { 9 }
;; 8 succs { 3 9 }
;; 9 succs { 12 }
;; 10 succs { 12 }
;; 11 succs { 12 }
;; 12 succs { 1 }
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 130: local to bb 2 def dominates all uses has unique first use
Reg 131: local to bb 2 def dominates all uses has unique first use
Reg 132: local to bb 2 def dominates all uses has unique first use
Reg 122 uninteresting (no unique first use)
Reg 123: def dominates all uses has unique first use
Reg 125: def dominates all uses has unique first use
Reg 133 uninteresting
Reg 119: def dominates all uses has unique first use
Reg 134 uninteresting
Reg 126 uninteresting
Reg 118 uninteresting
Reg 115 uninteresting
Reg 117 uninteresting
Reg 119 not local to one basic block
Reg 123 not local to one basic block
Reg 125 not local to one basic block
Found def insn 86 for 130 to be not moveable
Found def insn 87 for 131 to be not moveable
Found def insn 88 for 132 to be not moveable
;; 3 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12
;;
;; Loop 2
;;  header 6, latch 6
;;  depth 1, outer 0
;;  nodes: 6
;;
;; Loop 1
;;  header 5, latch 4
;;  depth 1, outer 0
;;  nodes: 5 4 3 8
;; 2 succs { 5 }
;; 3 succs { 10 4 }
;; 4 succs { 11 5 }
;; 5 succs { 6 8 }
;; 6 succs { 6 7 }
;; 7 succs { 9 }
;; 8 succs { 3 9 }
;; 9 succs { 12 }
;; 10 succs { 12 }
;; 11 succs { 12 }
;; 12 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 1 for finding pseudo/allocno costs

    r134: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r133: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r132: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r131: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r130: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative ALL_REGS, allocno ALL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS

  a0(r121,l0) costs: GENERAL_REGS:116,116 VFP_D0_D7_REGS:2595,2595 VFP_LO_REGS:2595,2595 ALL_REGS:1725,1725 MEM:1730,1730
  a1(r123,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1695,1695 VFP_LO_REGS:1695,1695 ALL_REGS:1695,1695 MEM:1130,1130
  a2(r117,l0) costs: LO_REGS:0,0 HI_REGS:220,220 CALLER_SAVE_REGS:220,220 EVEN_REG:220,220 GENERAL_REGS:220,220 VFP_D0_D7_REGS:1650,1650 VFP_LO_REGS:1650,1650 ALL_REGS:1650,1650 MEM:1100,1100
  a3(r122,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1695,16695 VFP_LO_REGS:1695,16695 ALL_REGS:1695,16695 MEM:1130,11130
  a4(r119,l0) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:870,1650 VFP_LO_REGS:870,1650 ALL_REGS:870,1650 MEM:580,1100
  a5(r133,l0) costs: GENERAL_REGS:116,116 VFP_D0_D7_REGS:2610,2610 VFP_LO_REGS:2610,2610 ALL_REGS:1740,1740 MEM:1740,1740
  a6(r125,l0) costs: LO_REGS:0,0 HI_REGS:0,100 CALLER_SAVE_REGS:0,100 EVEN_REG:0,100 GENERAL_REGS:0,100 VFP_D0_D7_REGS:870,4005 VFP_LO_REGS:870,4005 ALL_REGS:870,4005 MEM:580,2670
  a7(r132,l0) costs: GENERAL_REGS:116,116 VFP_D0_D7_REGS:2610,2610 VFP_LO_REGS:2610,2610 ALL_REGS:1740,1740 MEM:1740,1740
  a8(r131,l0) costs: GENERAL_REGS:116,116 VFP_D0_D7_REGS:2610,2610 VFP_LO_REGS:2610,2610 ALL_REGS:1740,1740 MEM:1740,1740
  a9(r130,l0) costs: GENERAL_REGS:116,116 VFP_D0_D7_REGS:2610,2610 VFP_LO_REGS:2610,2610 ALL_REGS:1740,1740 MEM:1740,1740
  a10(r122,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:14175,14175 VFP_LO_REGS:14175,14175 ALL_REGS:14175,14175 MEM:9450,9450
  a11(r123,l2) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a12(r118,l2) costs: LO_REGS:0,0 HI_REGS:1890,1890 CALLER_SAVE_REGS:1890,1890 EVEN_REG:1890,1890 GENERAL_REGS:1890,1890 VFP_D0_D7_REGS:28350,28350 VFP_LO_REGS:28350,28350 ALL_REGS:28350,28350 MEM:18900,18900
  a13(r119,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:780,780 VFP_LO_REGS:780,780 ALL_REGS:780,780 MEM:520,520
  a14(r122,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:825,825 VFP_LO_REGS:825,825 ALL_REGS:825,825 MEM:550,550
  a15(r123,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:0,0 VFP_LO_REGS:0,0 ALL_REGS:0,0 MEM:0,0
  a16(r125,l1) costs: LO_REGS:0,0 HI_REGS:100,100 CALLER_SAVE_REGS:100,100 EVEN_REG:100,100 GENERAL_REGS:100,100 VFP_D0_D7_REGS:3135,3135 VFP_LO_REGS:3135,3135 ALL_REGS:3135,3135 MEM:2090,2090
  a17(r115,l1) costs: LO_REGS:0,0 HI_REGS:110,110 CALLER_SAVE_REGS:110,110 EVEN_REG:110,110 GENERAL_REGS:110,110 VFP_D0_D7_REGS:1650,1650 VFP_LO_REGS:1650,1650 ALL_REGS:1650,1650 MEM:1100,1100
  a18(r126,l1) costs: GENERAL_REGS:0,0 VFP_D0_D7_REGS:1560,1560 VFP_LO_REGS:1560,1560 ALL_REGS:1560,1560 MEM:1040,1040
  a19(r134,l1) costs: GENERAL_REGS:104,104 VFP_D0_D7_REGS:2340,2340 VFP_LO_REGS:2340,2340 ALL_REGS:1560,1560 MEM:1560,1560

   Insn 69(l0): point = 0
   Insn 68(l0): point = 2
   Insn 9(l0): point = 5
   Insn 98(l0): point = 8
   Insn 7(l0): point = 10
   Insn 96(l0): point = 13
   Insn 8(l0): point = 15
   Insn 60(l0): point = 17
   Insn 59(l0): point = 19
   Insn 94(l0): point = 22
   Insn 91(l0): point = 25
   Insn 17(l0): point = 27
   Insn 89(l0): point = 29
   Insn 16(l0): point = 31
   Insn 5(l0): point = 33
   Insn 3(l0): point = 35
   Insn 2(l0): point = 37
   Insn 88(l0): point = 39
   Insn 87(l0): point = 41
   Insn 86(l0): point = 43
   Insn 43(l2): point = 46
   Insn 42(l2): point = 48
   Insn 39(l2): point = 50
   Insn 29(l1): point = 53
   Insn 28(l1): point = 55
   Insn 27(l1): point = 57
   Insn 90(l1): point = 59
   Insn 25(l1): point = 61
   Insn 54(l1): point = 64
   Insn 53(l1): point = 66
   Insn 50(l1): point = 68
   Insn 36(l1): point = 71
   Insn 35(l1): point = 73
   Insn 32(l1): point = 76
 a0(r121): [13..15] [8..10] [3..5]
 a1(r123): [18..35]
 a2(r117): [18..19]
 a3(r122): [20..37]
 a4(r119): [25..27]
 a5(r133): [28..29]
 a6(r125): [25..33]
 a7(r132): [34..39]
 a8(r131): [36..41]
 a9(r130): [38..43]
 a10(r122): [46..52]
 a11(r123): [46..52]
 a12(r118): [49..50]
 a13(r119): [53..78]
 a14(r122): [53..78]
 a15(r123): [53..78]
 a16(r125): [53..78]
 a17(r115): [67..68]
 a18(r126): [56..57]
 a19(r134): [58..59]
 Rebuilding regno allocno list for 134
 Rebuilding regno allocno list for 126
      Moving ranges of a16r125 to a6r125:  [53..78]
      Moving ranges of a15r123 to a1r123:  [53..78]
      Moving ranges of a11r123 to a1r123:  [46..52]
      Moving ranges of a14r122 to a3r122:  [53..78]
      Moving ranges of a10r122 to a3r122:  [46..52]
      Moving ranges of a13r119 to a4r119:  [53..78]
 Rebuilding regno allocno list for 118
 Rebuilding regno allocno list for 115
Compressing live ranges: from 79 to 26 - 32%
Ranges after the compression:
 a0(r121): [0..5]
 a1(r123): [18..25] [6..13]
 a2(r117): [6..7]
 a3(r122): [18..25] [8..15]
 a4(r119): [20..25] [8..9]
 a5(r133): [10..11]
 a6(r125): [20..25] [8..11]
 a7(r132): [12..17]
 a8(r131): [14..17]
 a9(r130): [16..17]
 a12(r118): [18..19]
 a17(r115): [24..25]
 a18(r126): [20..21]
 a19(r134): [22..23]
+++Allocating 104 bytes for conflict table (uncompressed size 160)
;; a0(r121,l0) conflicts:
;;     total conflict hard regs:
;;     conflict hard regs:

;; a1(r123,l0) conflicts: a2(r117,l0) a3(r122,l0) a4(r119,l0) a6(r125,l0) a5(r133,l0) a7(r132,l0) a12(r118,l0) a18(r126,l0) a19(r134,l0) a17(r115,l0)
;;     total conflict hard regs: 0 12 14
;;     conflict hard regs: 0 12 14

;; a2(r117,l0) conflicts: a1(r123,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a3(r122,l0) conflicts: a1(r123,l0) a4(r119,l0) a6(r125,l0) a5(r133,l0) a7(r132,l0) a8(r131,l0) a12(r118,l0) a18(r126,l0) a19(r134,l0) a17(r115,l0)
;;     total conflict hard regs: 0 12 14
;;     conflict hard regs: 0 12 14

;; a4(r119,l0) conflicts: a1(r123,l0) a3(r122,l0) a6(r125,l0) a18(r126,l0) a19(r134,l0) a17(r115,l0)
;;     total conflict hard regs: 0 12 14
;;     conflict hard regs: 0 12 14

;; a5(r133,l0) conflicts: a1(r123,l0) a3(r122,l0) a6(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a6(r125,l0) conflicts: a1(r123,l0) a3(r122,l0) a4(r119,l0) a5(r133,l0) a18(r126,l0) a19(r134,l0) a17(r115,l0)
;;     total conflict hard regs: 0 12 14
;;     conflict hard regs: 0 12 14

;; a7(r132,l0) conflicts: a1(r123,l0) a3(r122,l0) a8(r131,l0) a9(r130,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a8(r131,l0) conflicts: a3(r122,l0) a7(r132,l0) a9(r130,l0)
;;     total conflict hard regs: 3
;;     conflict hard regs: 3

;; a9(r130,l0) conflicts: a7(r132,l0) a8(r131,l0)
;;     total conflict hard regs: 1 3
;;     conflict hard regs: 1 3

;; a12(r118,l0) conflicts: a1(r123,l0) a3(r122,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a17(r115,l0) conflicts: a1(r123,l0) a3(r122,l0) a4(r119,l0) a6(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a18(r126,l0) conflicts: a1(r123,l0) a3(r122,l0) a4(r119,l0) a6(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:

;; a19(r134,l0) conflicts: a1(r123,l0) a3(r122,l0) a4(r119,l0) a6(r125,l0)
;;     total conflict hard regs:
;;     conflict hard regs:


  cp0:a18(r126)<->a19(r134)@6:shuffle
  cp1:a3(r122)<->a9(r130)@58:move
  cp2:a1(r123)<->a8(r131)@58:move
  cp3:a6(r125)<->a7(r132)@58:move
  cp4:a4(r119)<->a5(r133)@58:move
  pref0:a0(r121)<-hr0@116
  pref1:a9(r130)<-hr0@116
  pref2:a8(r131)<-hr1@116
  pref3:a7(r132)<-hr3@116
  pref4:a5(r133)<-hr0@116
  pref5:a19(r134)<-hr0@104
  regions=3, blocks=13, points=26
    allocnos=20 (big 0), copies=5, conflicts=0, ranges=18

**** Allocnos coloring:


  Loop 0 (parent -1, header bb2, depth 0)
    bbs: 12 11 10 9 7 6 8 5 4 3 2
    all: 0r121 1r123 2r117 3r122 4r119 5r133 6r125 7r132 8r131 9r130 12r118 17r115 18r126 19r134
    modified regnos: 115 117 118 119 121 122 123 125 126 130 131 132 133 134
    border:
    Pressure: GENERAL_REGS=7
    Hard reg set forest:
      0:( 0-12 14 16-47)@0
        1:( 0-12 14)@70476
          2:( 1-11)@29800
            3:( 4-11)@2260
      Allocno a0r121 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a1r123 of GENERAL_REGS(14) has 8 avail. regs  4-11, node:  4-11 (confl regs =  0 12-106)
      Allocno a2r117 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a3r122 of GENERAL_REGS(14) has 11 avail. regs  1-11, node:  1-11 (confl regs =  0 12-106)
      Allocno a4r119 of GENERAL_REGS(14) has 11 avail. regs  1-11, node:  1-11 (confl regs =  0 12-106)
      Allocno a5r133 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a6r125 of GENERAL_REGS(14) has 11 avail. regs  1-11, node:  1-11 (confl regs =  0 12-106)
      Allocno a7r132 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Allocno a8r131 of ALL_REGS(46) has 13 avail. regs  0-2 4-12 14, ^node:  0-12 14 (confl regs =  3 13 15 48-106)
      Allocno a9r130 of ALL_REGS(46) has 12 avail. regs  0 2 4-12 14, ^node:  0-12 14 (confl regs =  1 3 13 15 48-106)
      Allocno a12r118 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a17r115 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a18r126 of GENERAL_REGS(14) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15-106)
      Allocno a19r134 of ALL_REGS(46) has 14 avail. regs  0-12 14, node:  0-12 14 (confl regs =  13 15 48-106)
      Forming thread by copy 1:a3r122-a9r130 (freq=58):
        Result (freq=1229): a3r122(1113) a9r130(116)
      Forming thread by copy 3:a6r125-a7r132 (freq=58):
        Result (freq=383): a6r125(267) a7r132(116)
      Forming thread by copy 4:a4r119-a5r133 (freq=58):
        Result (freq=226): a4r119(110) a5r133(116)
      Forming thread by copy 0:a18r126-a19r134 (freq=6):
        Result (freq=208): a18r126(104) a19r134(104)
      Pushing a17(r115,l0)(cost 0)
      Pushing a2(r117,l0)(cost 0)
      Pushing a0(r121,l0)(cost 0)
      Pushing a8(r131,l0)(cost 0)
      Pushing a19(r134,l0)(cost 0)
      Forming thread by copy 2:a1r123-a8r131 (freq=58):
        Result (freq=229): a1r123(113) a8r131(116)
        Making a1(r123,l0) colorable
      Pushing a18(r126,l0)(cost 0)
      Pushing a4(r119,l0)(cost 0)
      Pushing a5(r133,l0)(cost 0)
      Pushing a1(r123,l0)(cost 1130)
      Pushing a7(r132,l0)(cost 0)
      Pushing a6(r125,l0)(cost 0)
      Pushing a9(r130,l0)(cost 0)
      Pushing a3(r122,l0)(cost 0)
      Pushing a12(r118,l0)(cost 0)
      Popping a12(r118,l0)  -- assign reg 3
      Popping a3(r122,l0)  -- assign reg 4
      Popping a9(r130,l0)  -- assign reg 0
      Popping a6(r125,l0)  -- assign reg 5
      Popping a7(r132,l0)  -- assign reg 3
      Popping a1(r123,l0)  -- assign reg 6
      Popping a5(r133,l0)  -- assign reg 0
      Popping a4(r119,l0)  -- assign reg 7
      Popping a18(r126,l0)  -- assign reg 0
      Popping a19(r134,l0)  -- assign reg 0
      Popping a8(r131,l0)  -- assign reg 1
      Popping a0(r121,l0)  -- assign reg 0
      Popping a2(r117,l0)  -- assign reg 3
      Popping a17(r115,l0)  -- assign reg 3
Disposition:
   17:r115 l0     3    2:r117 l0     3   12:r118 l0     3    4:r119 l0     7
    0:r121 l0     0    3:r122 l0     4    1:r123 l0     6    6:r125 l0     5
   18:r126 l0     0    9:r130 l0     0    8:r131 l0     1    7:r132 l0     3
    5:r133 l0     0   19:r134 l0     0
New iteration of spill/restore move
+++Costs: overall -9576, reg -9576, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


FMC_NAND_GetECC

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={3d,1u} r2={3d} r3={3d,1u} r7={1d,12u} r12={4d} r13={1d,14u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={7d,4u} r101={2d} r102={1d,12u} r103={1d,11u} r104={2d} r105={2d} r106={2d} r115={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,2u} r121={3d,1u} r122={1d,3u} r123={1d,1u} r125={1d,3u} r126={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} 
;;    total ref usage 288{209d,79u,0e} in 47{45 regular + 2 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 6 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 6 10 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 6 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":753:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":756:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":757:3 -1
     (nil))
(debug_insn 15 14 86 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":760:3 -1
     (nil))
(insn 86 15 87 2 (set (reg:SI 130)
        (reg:SI 0 r0 [ Device ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":752:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Device ])
        (nil)))
(insn 87 86 88 2 (set (reg:SI 131)
        (reg:SI 1 r1 [ ECCval ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":752:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ ECCval ])
        (nil)))
(insn 88 87 2 2 (set (reg:SI 132)
        (reg:SI 3 r3 [ Timeout ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":752:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ Timeout ])
        (nil)))
(insn 2 88 3 2 (set (reg/v/f:SI 122 [ Device ])
        (reg:SI 130)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":752:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 3 2 5 2 (set (reg/v/f:SI 123 [ ECCval ])
        (reg:SI 131)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":752:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(insn 5 3 16 2 (set (reg/v:SI 125 [ Timeout ])
        (reg:SI 132)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":752:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132)
        (nil)))
(call_insn 16 5 89 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006be9f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":760:15 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006be9f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 89 16 17 2 (set (reg:SI 133)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":760:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 17 89 18 2 (set (reg/v:SI 119 [ tickstart ])
        (reg:SI 133)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":760:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(debug_insn 18 17 19 2 (var_location:SI tickstart (reg/v:SI 119 [ tickstart ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":760:15 -1
     (nil))
(debug_insn 19 18 91 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:3 -1
     (nil))
(jump_insn 91 19 92 2 (set (pc)
        (label_ref 33)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:9 284 {*arm_jump}
     (nil)
 -> 33)
(barrier 92 91 51)
(code_label 51 92 22 3 70 (nil) [1 uses])
(note 22 51 26 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 26 22 25 3 NOTE_INSN_DELETED)
(call_insn 25 26 90 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006be9f00 HAL_GetTick>) [0 HAL_GetTick S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":768:13 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_GetTick") [flags 0x41]  <function_decl 0000000006be9f00 HAL_GetTick>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 90 25 27 3 (set (reg:SI 134)
        (reg:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":768:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 27 90 28 3 (set (reg:SI 126)
        (minus:SI (reg:SI 134)
            (reg/v:SI 119 [ tickstart ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":768:27 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))
(insn 28 27 29 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 126)
            (reg/v:SI 125 [ Timeout ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":768:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(jump_insn 29 28 30 3 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 74)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":768:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 39298956 (nil)))
 -> 74)
(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 31 30 32 4 NOTE_INSN_DELETED)
(jump_insn 32 31 33 4 (parallel [
            (set (pc)
                (if_then_else (eq (reg/v:SI 125 [ Timeout ])
                        (const_int 0 [0]))
                    (label_ref:SI 78)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":768:51 1024 {*thumb2_cbz}
     (expr_list:REG_UNUSED (reg:CC 100 cc)
        (int_list:REG_BR_PROB 39298956 (nil)))
 -> 78)
(code_label 33 32 34 5 65 (nil) [1 uses])
(note 34 33 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 36 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 125 [ Timeout ])
            (const_int -1 [0xffffffffffffffff]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 36 35 40 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 47)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 47)
(code_label 40 36 37 6 68 (nil) [1 uses])
(note 37 40 41 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 41 37 38 6 NOTE_INSN_DELETED)
(debug_insn 38 41 39 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:9 -1
     (nil))
(insn 39 38 42 6 (set (reg:SI 118 [ _7 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 122 [ Device ])
                (const_int 4 [0x4])) [1 Device_12(D)->SR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 42 39 43 6 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 118 [ _7 ])
                (const_int 1 [0x1])
                (const_int 6 [0x6]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:9 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 118 [ _7 ])
        (nil)))
(jump_insn 43 42 93 6 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 40)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 40)
(note 93 43 94 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(jump_insn 94 93 95 7 (set (pc)
        (label_ref 55)) 284 {*arm_jump}
     (nil)
 -> 55)
(barrier 95 94 47)
(code_label 47 95 48 8 67 (nil) [1 uses])
(note 48 47 52 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 52 48 23 8 NOTE_INSN_DELETED)
(debug_insn 23 52 24 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":766:5 -1
     (nil))
(debug_insn 24 23 49 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":768:7 -1
     (nil))
(debug_insn 49 24 50 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:9 -1
     (nil))
(insn 50 49 53 8 (set (reg:SI 115 [ _3 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 122 [ Device ])
                (const_int 4 [0x4])) [1 Device_12(D)->SR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 50 54 8 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 115 [ _3 ])
                (const_int 1 [0x1])
                (const_int 6 [0x6]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:9 93 {*zeroextractsi_compare0_scratch}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(jump_insn 54 53 55 8 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref 51)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":763:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
        (int_list:REG_BR_PROB 1014686028 (nil)))
 -> 51)
(code_label 55 54 56 9 69 (nil) [1 uses])
(note 56 55 57 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 57 56 58 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":776:3 -1
     (nil))
(debug_insn 58 57 59 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":779:3 -1
     (nil))
(insn 59 58 60 9 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 122 [ Device ])
                (const_int 20 [0x14])) [1 Device_12(D)->ECCR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":779:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 122 [ Device ])
        (nil)))
(insn 60 59 61 9 (set (mem:SI (reg/v/f:SI 123 [ ECCval ]) [1 *ECCval_13(D)+0 S4 A32])
        (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":779:11 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 123 [ ECCval ])
        (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
            (nil))))
(debug_insn 61 60 8 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":781:3 -1
     (nil))
(insn 8 61 96 9 (set (reg:SI 121 [ <retval> ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":781:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 96 8 97 9 (set (pc)
        (label_ref 62)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":781:10 284 {*arm_jump}
     (nil)
 -> 62)
(barrier 97 96 74)
(code_label 74 97 73 10 71 (nil) [1 uses])
(note 73 74 7 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 7 73 98 10 (set (reg:SI 121 [ <retval> ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":770:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3 [0x3])
        (nil)))
(jump_insn 98 7 99 10 (set (pc)
        (label_ref 62)) 284 {*arm_jump}
     (nil)
 -> 62)
(barrier 99 98 78)
(code_label 78 99 77 11 72 (nil) [1 uses])
(note 77 78 9 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 9 77 62 11 (set (reg:SI 121 [ <retval> ])
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":770:16 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 62 9 63 12 66 (nil) [2 uses])
(note 63 62 68 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 68 63 69 12 (set (reg/i:SI 0 r0)
        (reg:SI 121 [ <retval> ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":782:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ <retval> ])
        (nil)))
(insn 69 68 100 12 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_ll_fmc.c":782:1 -1
     (nil))
(note 100 69 0 NOTE_INSN_DELETED)
