/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  reg [3:0] _03_;
  wire [3:0] _04_;
  wire [12:0] _05_;
  wire celloutsig_0_0z;
  wire [15:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [5:0] celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [13:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [15:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [5:0] celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire [15:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire [26:0] celloutsig_0_53z;
  wire [9:0] celloutsig_0_57z;
  wire [3:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire [4:0] celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire [5:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_74z;
  wire [12:0] celloutsig_0_7z;
  wire celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire [25:0] celloutsig_0_90z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire [10:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = celloutsig_0_7z[3] ? 1'h0 : celloutsig_0_32z;
  assign celloutsig_0_41z = in_data[88] ? _00_ : in_data[45];
  assign celloutsig_0_46z = celloutsig_0_8z ? celloutsig_0_39z : celloutsig_0_44z[4];
  assign celloutsig_0_50z = celloutsig_0_28z ? celloutsig_0_42z : celloutsig_0_30z;
  assign celloutsig_1_18z = in_data[175] ? celloutsig_1_13z[8] : celloutsig_1_0z;
  assign celloutsig_0_18z = celloutsig_0_8z ? celloutsig_0_2z[1] : celloutsig_0_1z;
  assign celloutsig_0_0z = !(in_data[80] ? in_data[55] : in_data[82]);
  assign celloutsig_0_34z = !(celloutsig_0_30z ? celloutsig_0_25z : celloutsig_0_16z[2]);
  assign celloutsig_0_23z = !(celloutsig_0_1z ? celloutsig_0_22z : celloutsig_0_0z);
  assign celloutsig_0_32z = ~celloutsig_0_4z;
  assign celloutsig_0_52z = ~celloutsig_0_13z;
  assign celloutsig_0_1z = ~in_data[45];
  assign celloutsig_0_17z = ~celloutsig_0_7z[9];
  assign celloutsig_0_20z = ~celloutsig_0_12z[7];
  assign celloutsig_0_25z = ~celloutsig_0_12z[1];
  assign celloutsig_0_39z = ~((celloutsig_0_25z | celloutsig_0_21z[1]) & _01_);
  assign celloutsig_0_40z = ~((celloutsig_0_9z | celloutsig_0_0z) & celloutsig_0_6z[3]);
  assign celloutsig_1_4z = ~((celloutsig_1_0z | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_10z = ~((1'h1 | in_data[98]) & celloutsig_1_0z);
  assign celloutsig_0_26z = ~((celloutsig_0_3z[1] | celloutsig_0_3z[2]) & celloutsig_0_11z[6]);
  assign celloutsig_0_62z = celloutsig_0_24z | celloutsig_0_36z[8];
  assign celloutsig_1_0z = in_data[165] | in_data[138];
  assign celloutsig_0_13z = celloutsig_0_7z[0] | celloutsig_0_4z;
  assign celloutsig_0_15z = celloutsig_0_6z[5] | celloutsig_0_9z;
  assign celloutsig_0_8z = celloutsig_0_0z ^ celloutsig_0_3z[3];
  assign celloutsig_0_89z = _00_ ^ celloutsig_0_16z[1];
  assign celloutsig_0_49z = ~(celloutsig_0_25z ^ celloutsig_0_46z);
  assign celloutsig_0_14z = ~(celloutsig_0_11z[11] ^ celloutsig_0_12z[7]);
  assign celloutsig_0_7z = { in_data[20:10], celloutsig_0_1z, celloutsig_0_1z } + { celloutsig_0_6z[4], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_11z = { celloutsig_1_5z[10:6], 1'h1 } + { _02_[5:3], 2'h3, celloutsig_1_4z };
  always_ff @(posedge celloutsig_1_11z[5], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 4'h0;
    else _03_ <= { celloutsig_0_53z[23:21], celloutsig_0_41z };
  reg [3:0] _37_;
  always_ff @(posedge celloutsig_1_11z[5], posedge clkin_data[64])
    if (clkin_data[64]) _37_ <= 4'h0;
    else _37_ <= celloutsig_0_6z[5:2];
  assign { _04_[3:1], _01_ } = _37_;
  reg [2:0] _38_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _38_ <= 3'h0;
    else _38_ <= { in_data[171:170], 1'h1 };
  assign _02_[5:3] = _38_;
  reg [12:0] _39_;
  always_ff @(negedge celloutsig_1_11z[5], negedge clkin_data[64])
    if (!clkin_data[64]) _39_ <= 13'h0000;
    else _39_ <= { celloutsig_0_11z[15:13], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_30z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_17z };
  assign { _05_[12:1], _00_ } = _39_;
  assign celloutsig_0_4z = celloutsig_0_3z[3:1] && celloutsig_0_3z[2:0];
  assign celloutsig_0_19z = { celloutsig_0_12z[6:3], celloutsig_0_16z } && { celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_17z, _04_[3:1], _01_ };
  assign celloutsig_0_42z = { _05_[4:2], celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_14z } < { celloutsig_0_16z[2], _04_[3:1], _01_, celloutsig_0_34z, celloutsig_0_20z, celloutsig_0_37z, celloutsig_0_20z };
  assign celloutsig_0_64z = { celloutsig_0_12z[3:0], celloutsig_0_17z, celloutsig_0_63z, celloutsig_0_50z, celloutsig_0_42z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_29z } < { _05_[8:1], celloutsig_0_41z, celloutsig_0_44z, celloutsig_0_37z };
  assign celloutsig_0_28z = { celloutsig_0_24z, celloutsig_0_21z } < { celloutsig_0_11z[10:8], celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_27z };
  assign celloutsig_0_3z = { celloutsig_0_2z[1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z } % { 1'h1, celloutsig_0_2z[1:0], celloutsig_0_1z, celloutsig_0_2z[2:1], in_data[0] };
  assign celloutsig_0_38z = { celloutsig_0_11z[11:2], celloutsig_0_29z } % { 1'h1, celloutsig_0_21z[3:2], celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_32z, celloutsig_0_14z };
  assign celloutsig_0_58z = { celloutsig_0_49z, celloutsig_0_46z, celloutsig_0_0z, celloutsig_0_22z } % { 1'h1, celloutsig_0_2z };
  assign celloutsig_0_6z = celloutsig_0_3z[5:0] % { 1'h1, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_5z = in_data[111:99] % { 1'h1, in_data[189:178] };
  assign celloutsig_0_11z = { celloutsig_0_6z[3:0], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_5z } % { 1'h1, in_data[93:87], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_16z = { celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_1z } % { 1'h1, celloutsig_0_11z[3], celloutsig_0_14z };
  assign celloutsig_0_21z = { celloutsig_0_11z[9:4], celloutsig_0_15z } % { 1'h1, celloutsig_0_7z[4:3], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_0z };
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, in_data[53], in_data[0] };
  assign celloutsig_0_9z = & { celloutsig_0_8z, celloutsig_0_6z[0], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_24z = & { celloutsig_0_19z, celloutsig_0_12z[7:1], celloutsig_0_8z, celloutsig_0_6z[0], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_27z = & { celloutsig_0_14z, celloutsig_0_11z[6:1] };
  assign celloutsig_0_30z = & { celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_2z[2:1] };
  assign celloutsig_0_5z = | { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_63z = | { celloutsig_0_48z[12], celloutsig_0_6z };
  assign celloutsig_0_69z = | { _04_[3:1], celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_68z, celloutsig_0_46z, celloutsig_0_40z, celloutsig_0_23z, celloutsig_0_46z };
  assign celloutsig_0_22z = | { celloutsig_0_12z[7:5], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_14z };
  assign celloutsig_0_12z = celloutsig_0_7z[11:4] >> celloutsig_0_11z[15:8];
  assign celloutsig_0_29z = celloutsig_0_7z[9:4] >> { celloutsig_0_7z[5:2], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_44z = { celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_0z, celloutsig_0_24z, celloutsig_0_25z } >> { in_data[43:42], 1'h0, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_32z };
  assign celloutsig_0_57z = celloutsig_0_38z[10:1] >> { celloutsig_0_53z[8:3], celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_17z };
  assign celloutsig_0_90z = { celloutsig_0_44z[3:1], celloutsig_0_62z, _03_, celloutsig_0_57z, celloutsig_0_50z, celloutsig_0_1z, celloutsig_0_50z, celloutsig_0_58z, celloutsig_0_46z } >> { celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_74z, celloutsig_0_89z };
  assign celloutsig_1_9z = { 1'h1, _02_[5:3], celloutsig_1_4z } >> { in_data[122:119], 1'h1 };
  assign celloutsig_1_13z = { celloutsig_1_5z[9:1], celloutsig_1_4z, 1'h1 } >> { celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_36z = { celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_5z, _04_[3:1], _01_, celloutsig_0_20z, celloutsig_0_6z } >>> { celloutsig_0_3z, celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_16z };
  assign celloutsig_0_48z = { celloutsig_0_11z[13:0], celloutsig_0_32z, celloutsig_0_4z } >>> { celloutsig_0_32z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_26z };
  assign celloutsig_0_53z = { celloutsig_0_48z[13:1], celloutsig_0_7z, celloutsig_0_26z } >>> { celloutsig_0_30z, celloutsig_0_27z, celloutsig_0_40z, celloutsig_0_52z, celloutsig_0_25z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_28z, celloutsig_0_48z, celloutsig_0_17z, celloutsig_0_18z };
  assign celloutsig_0_68z = { in_data[42:39], celloutsig_0_9z } >>> celloutsig_0_53z[25:21];
  assign celloutsig_0_74z = { celloutsig_0_11z[12:9], celloutsig_0_64z, celloutsig_0_32z } >>> { celloutsig_0_57z[5:2], celloutsig_0_69z, celloutsig_0_1z };
  assign _02_[2:0] = { 2'h3, celloutsig_1_4z };
  assign _04_[0] = _01_;
  assign _05_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[25:0] } = { celloutsig_1_18z, celloutsig_1_11z[5], celloutsig_0_89z, celloutsig_0_90z };
endmodule
