<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_2_AXI_ANF_0_7</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>m_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.TDATA_NUM_BYTES">3</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.CLK_DOMAIN">design_2_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.TDATA_NUM_BYTES">3</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.CLK_DOMAIN">design_2_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RST.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">m_axis:s_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rst</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">design_2_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ABP_S</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="apb" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="apb_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="ABP_S"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PSLVERR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_apb_pslverr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_apb_paddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_apb_pready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PENABLE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_apb_penable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PWRITE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_apb_pwrite</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PRDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_apb_prdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PWDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_apb_pwdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PSEL</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_apb_psel</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>ABP_S</spirit:name>
      <spirit:addressBlock>
        <spirit:name>apb</spirit:name>
        <spirit:baseAddress spirit:format="long">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">0</spirit:width>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>AXI_ANF</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Apr 27 22:11:32 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f58556b6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f58556b6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_2_AXI_ANF_0_7</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Apr 27 22:11:32 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f58556b6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>AXI_ANF</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Apr 27 22:11:32 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a4c10729</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_2_AXI_ANF_0_7</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Apr 27 22:11:32 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a4c10729</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun May 07 16:02:52 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f58556b6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>EN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.data_width&apos;)) - 1)">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.data_width&apos;)) - 1)">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_apb_paddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_apb_psel</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_apb_penable</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_apb_pwrite</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_apb_pwdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_apb_pready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_apb_prdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_apb_pslverr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led_test</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>data_width</spirit:name>
        <spirit:displayName>Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.data_width">24</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>buff_len</spirit:name>
        <spirit:displayName>Buff Len</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.buff_len">3</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/3a85/AXI_ANF.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_2_AXI_ANF_0_7.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/3a85/AXI_ANF.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_2_AXI_ANF_0_7.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_2_AXI_ANF_0_7.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_2_AXI_ANF_0_7_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_2_AXI_ANF_0_7_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_2_AXI_ANF_0_7_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_2_AXI_ANF_0_7_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXI_ANF_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>data_width</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.data_width">24</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>buff_len</spirit:name>
      <spirit:displayName>Buff Len</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.buff_len">3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_2_AXI_ANF_0_7</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>AXI_ANF_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>13</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63feced7_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44afb059_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25c8a23a_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eb22ee0_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41e2c662_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6581bd5f_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea5f7b4_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28dbf4ea_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@283b627a_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ea62303_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1889cd29_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70b02f17_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73570859_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@753bf49f_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5931bac8_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48a62ef6_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af33eaf_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53a38b04_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@770518e9_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@683f4df2_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@653a5ea2_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b7aeb7_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12262778_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@89de938_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d90fe64_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cba099a_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@679a93c0_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a659e61_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@709a6f1f_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a0560a_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fa5a171_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cc23b4f_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3407e0fa_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10725af3_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@462c809_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60b53691_ARCHIVE_LOCATION">d:/yanliu/kuleuven/course/master/thesis/project/ip/ip_anf/ip_anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d2ba7d4_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e512e8a_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@df13581_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@172e5f36_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a89c5ab_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b84814f_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36e2b029_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22bfbf88_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dae77d6_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b0a6276_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33646ad_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1230ff02_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d6a734_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7119514b_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a789a00_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40601f0d_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aacb92b_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bd57750_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@627d773d_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33869ce5_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10fdfc5d_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1464924a_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@145e69f5_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13ef18c3_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c9aa22_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ceb3c3_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53b2195e_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@458b9f88_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74b442aa_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e0e4a10_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@136a7edf_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a5ecef6_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@722921ba_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66bae507_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1069a54e_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@193d4f92_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@efec59b_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f7bb9d1_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20b64286_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed1aab9_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50f15f8f_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34b934dc_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39bed2_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7320626c_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6abe6e5f_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e51f4b1_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59fc0310_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b9b0054_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68616a2_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@192aaf2_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f631d9c_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f0fc617_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c1ecf77_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@704d12a0_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dda162b_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3296eaa6_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c8e205_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a114c85_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cbf935c_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c48ce22_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d09824c_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a987f4_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34bc92b0_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ad9f2aa_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bbfb920_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b8de221_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d227f41_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@320ed25f_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1754b8c9_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35460dde_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29fe71d5_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5191dcd0_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f15d74f_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2622b45_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6627f1ee_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55d37f4e_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@110eea59_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38825d89_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12d91237_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4deb0a46_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db015af_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19268dbe_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9071a73_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c15139c_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27273119_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae652a1_ARCHIVE_LOCATION">d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.LAYERED_METADATA" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RST.POLARITY" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.LAYERED_METADATA" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a4131f7a"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="c2f2db49"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="c2f56aef"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="de2d5928"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6a1d475c"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="13b10d15"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
