 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : simple_rtl
Version: T-2022.03-SP4
Date   : Tue Mar 19 14:16:10 2024
****************************************

Operating Conditions: PVT_0P9V_125C   Library: slow_vdd1v0
Wire Load Model Mode: top

  Startpoint: a (input port clocked by clk)
  Endpoint: S0_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  input external delay                   0.1000     0.1000 f
  a (in)                                 0.0025     0.1025 f
  S0_reg/D (DFFQXL)                      0.0000     0.1025 f
  data arrival time                                 0.1025

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.0500     0.0500
  S0_reg/CK (DFFQXL)                     0.0000     0.0500 r
  library hold time                      0.0058     0.0558
  data required time                                0.0558
  -----------------------------------------------------------
  data required time                                0.0558
  data arrival time                                -0.1025
  -----------------------------------------------------------
  slack (MET)                                       0.0467


1
