// Seed: 4126494866
module module_0 (
    input wire  id_0,
    input uwire id_1,
    input tri1  id_2,
    input uwire id_3,
    input wand  id_4
);
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    output tri id_2,
    input wor id_3,
    input tri1 id_4
);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3
  );
  wire id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_19;
  ;
endmodule
macromodule module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  output wire id_14;
  input wire id_13;
  input logic [7:0] id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  module_2 modCall_1 (
      id_8,
      id_6,
      id_7,
      id_4,
      id_5,
      id_1,
      id_5,
      id_5,
      id_10,
      id_5,
      id_3,
      id_3,
      id_3,
      id_8,
      id_8,
      id_3,
      id_5,
      id_3
  );
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_6 = id_4;
endmodule
