design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/htamas/progs/trainable-nn/openlane/trainable_nn,trainable_nn,22_09_12_18_06,flow completed,3h9m21s0ms,2h39m35s0ms,-2.0,4.32,-1,24.46,6655.18,-1,0,0,0,0,0,0,-1,-1,-1,-1,-1,7672205,986964,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,6672673590.0,0.0,48.95,57.37,16.52,32.75,-1,142680,194419,1225,52964,0,0,0,144323,3329,79,2247,20788,16248,25705,17003,4225,2162,1975,100,1748,60444,0,62192,4254576.2304,0.374,0.452,0.000542,0.467,0.576,1.1e-06,0.519,0.68,1.51e-06,59.5,101.0,9.900990099009901,100,AREA 0,5,50,1,153.6,153.18,0.25,0.3,sky130_fd_sc_hd,4,4
