/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire [16:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~in_data[145];
  assign celloutsig_0_13z = ~celloutsig_0_1z;
  assign celloutsig_1_3z = celloutsig_1_1z | ~(celloutsig_1_2z[11]);
  assign celloutsig_1_18z = celloutsig_1_17z | ~(celloutsig_1_2z[14]);
  assign celloutsig_0_9z = celloutsig_0_5z | ~(celloutsig_0_5z);
  assign celloutsig_0_15z = celloutsig_0_12z | ~(celloutsig_0_13z);
  assign celloutsig_0_26z = celloutsig_0_15z | ~(celloutsig_0_1z);
  assign celloutsig_0_32z = celloutsig_0_7z | ~(celloutsig_0_17z);
  assign celloutsig_1_6z = celloutsig_1_0z[9:3] || in_data[183:177];
  assign celloutsig_1_7z = { celloutsig_1_2z[2:0], celloutsig_1_3z, celloutsig_1_4z } || in_data[122:118];
  assign celloutsig_0_8z = { in_data[64:62], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z } || { in_data[65:56], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_8z = in_data[163:158] < { in_data[129:125], celloutsig_1_7z };
  assign celloutsig_1_19z = celloutsig_1_12z[3:1] < { celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_11z = { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z } < { in_data[9:5], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_2z = { in_data[37:29], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } < { in_data[28:15], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[59] & ~(in_data[93]);
  assign celloutsig_1_13z = celloutsig_1_10z[7] & ~(celloutsig_1_5z);
  assign celloutsig_0_7z = celloutsig_0_4z[3] & ~(celloutsig_0_1z);
  assign celloutsig_0_1z = in_data[21] & ~(celloutsig_0_0z);
  assign celloutsig_0_3z = { in_data[62:54], celloutsig_0_0z, celloutsig_0_1z } != { in_data[46:37], celloutsig_0_0z };
  assign celloutsig_1_11z = { in_data[127:119], celloutsig_1_9z } != { in_data[168:165], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z } != in_data[47:39];
  assign celloutsig_0_12z = { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_3z } != { celloutsig_0_4z[6:1], celloutsig_0_5z };
  assign celloutsig_1_1z = celloutsig_1_0z[10:4] != in_data[104:98];
  assign celloutsig_0_27z = ~ { celloutsig_0_15z, celloutsig_0_26z, celloutsig_0_11z };
  assign celloutsig_1_9z = celloutsig_1_8z & celloutsig_1_5z;
  assign celloutsig_0_17z = celloutsig_0_10z[1] & celloutsig_0_7z;
  assign celloutsig_0_30z = celloutsig_0_9z & celloutsig_0_5z;
  assign celloutsig_1_4z = ^ { celloutsig_1_0z[9:0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_17z = ^ { celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_12z };
  assign celloutsig_1_12z = { celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z } >> { in_data[168], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_6z = { in_data[66], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z } >> celloutsig_0_4z[6:3];
  assign celloutsig_1_0z = in_data[153:142] >> in_data[144:133];
  assign celloutsig_1_2z = { celloutsig_1_0z[2:0], celloutsig_1_0z } >>> { celloutsig_1_0z[9:7], celloutsig_1_0z };
  assign celloutsig_1_10z = in_data[170:154] >>> { in_data[185:171], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z } >>> { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_31z = { celloutsig_0_27z, celloutsig_0_30z } >>> { in_data[17], celloutsig_0_10z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_10z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_10z = in_data[67:65];
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
