#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '-sverilog' '-debug_all' '-P' '/home/software/synopsys/verdi_2020_03_1/verdi/Q-2020.03-1/share/PLI/VCS/LINUXAMD64/novas.tab' '/home/software/synopsys/verdi_2020_03_1/verdi/Q-2020.03-1/share/PLI/VCS/LINUXAMD64/pli.a' '+neg_tchk' '+libext+.v+' '-o' 'test_LVDSTS28HPCPBI1B.vcssim' '-v' 'LVDSTS28HPCPBI1B_verilog_library.v' '-v' 'testbench_verilog_library.v' '+incdir+.' 'test_LVDSTS28HPCPBI1B.v'  -static_dbgen_only -daidir=$1 2>&1
