/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [15:0] celloutsig_0_19z;
  wire [18:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_37z;
  wire [34:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire [26:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  reg [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  reg [3:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [24:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[0] ? in_data[80] : in_data[92]);
  assign celloutsig_0_15z = !(celloutsig_0_4z[3] ? celloutsig_0_9z : celloutsig_0_2z);
  assign celloutsig_0_22z = !(celloutsig_0_8z[1] ? celloutsig_0_12z : celloutsig_0_7z[5]);
  assign celloutsig_0_20z = ~celloutsig_0_13z[2];
  assign celloutsig_1_1z = ~((celloutsig_1_0z[6] | celloutsig_1_0z[2]) & (in_data[148] | celloutsig_1_0z[7]));
  assign celloutsig_1_5z = ~((in_data[144] | in_data[170]) & (in_data[174] | celloutsig_1_2z));
  assign celloutsig_0_6z = ~((celloutsig_0_2z | celloutsig_0_1z[15]) & (in_data[4] | celloutsig_0_4z[3]));
  assign celloutsig_0_3z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_0_10z = celloutsig_0_4z[0] | ~(celloutsig_0_5z[8]);
  assign celloutsig_0_12z = celloutsig_0_7z[1] | ~(celloutsig_0_3z);
  assign celloutsig_1_2z = in_data[121] | in_data[158];
  assign celloutsig_0_37z = { celloutsig_0_13z[5:3], celloutsig_0_3z } & celloutsig_0_19z[11:8];
  assign celloutsig_0_4z = { in_data[47:42], celloutsig_0_3z } & in_data[18:12];
  assign celloutsig_1_8z = { in_data[174:151], celloutsig_1_1z } & { in_data[176:157], celloutsig_1_6z };
  assign celloutsig_0_13z = celloutsig_0_8z[7:2] & { celloutsig_0_7z[10:6], celloutsig_0_12z };
  assign celloutsig_0_23z = celloutsig_0_7z[5:0] & in_data[31:26];
  assign celloutsig_1_7z = { in_data[152:151], celloutsig_1_1z } === in_data[166:164];
  assign celloutsig_1_3z = ! { in_data[134:132], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_14z = ! { celloutsig_0_11z[11:6], celloutsig_0_12z };
  assign celloutsig_0_9z = { celloutsig_0_5z[26:2], celloutsig_0_3z } || { celloutsig_0_4z[4:0], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_11z = { celloutsig_1_6z[3:2], celloutsig_1_6z } < { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_3z };
  assign { celloutsig_0_5z[26:2], celloutsig_0_5z[0] } = celloutsig_0_1z[14] ? { celloutsig_0_4z[5:0], celloutsig_0_1z[18:15], 1'h1, celloutsig_0_1z[13:0], celloutsig_0_0z } : { 1'h0, celloutsig_0_1z[13:0], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_15z = & { celloutsig_1_11z, celloutsig_1_8z[23:8], celloutsig_1_7z };
  assign celloutsig_0_2z = & celloutsig_0_1z[10:4];
  assign celloutsig_0_25z = & { celloutsig_0_20z, celloutsig_0_11z[6:5], celloutsig_0_1z[10:4] };
  assign celloutsig_0_38z = { celloutsig_0_23z[4:1], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_37z, celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_8z } >> in_data[72:38];
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z } >> { celloutsig_1_0z[6:4], celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_11z = { in_data[34:23], celloutsig_0_9z, celloutsig_0_10z } >> { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[75:57] >> in_data[87:69];
  assign celloutsig_1_0z = in_data[150:139] <<< in_data[111:100];
  assign celloutsig_1_18z = { celloutsig_1_14z[2], celloutsig_1_15z, celloutsig_1_14z } ~^ celloutsig_1_8z[5:0];
  assign celloutsig_0_7z = { in_data[91:82], celloutsig_0_2z } ~^ celloutsig_0_5z[17:7];
  always_latch
    if (!clkin_data[96]) celloutsig_1_14z = 4'h0;
    else if (clkin_data[64]) celloutsig_1_14z = in_data[129:126];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_8z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_8z = { celloutsig_0_5z[26:19], celloutsig_0_0z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_19z = 16'h0000;
    else if (!clkin_data[32]) celloutsig_0_19z = { celloutsig_0_5z[17:4], celloutsig_0_9z, celloutsig_0_15z };
  assign celloutsig_1_19z = ~((in_data[150] & celloutsig_1_8z[7]) | (celloutsig_1_3z & celloutsig_1_2z));
  assign celloutsig_0_5z[1] = celloutsig_0_3z;
  assign { out_data[133:128], out_data[96], out_data[35:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z[34:3] };
endmodule
