$date
	Thu Feb 11 22:48:07 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module circuit3_tb $end
$var wire 1 ! D $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#1
1$
#2
0$
1#
#3
1!
1$
#4
0$
0#
1"
#5
1$
#6
0$
1#
#7
1$
#8
