INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_1b0_0/sim/mac_phy_xlconstant_1b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_1b1_0/sim/mac_phy_xlconstant_1b1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_3b101_0/sim/mac_phy_xlconstant_3b101_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_3b101_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_8b0_0/sim/mac_phy_xlconstant_8b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_8b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/ten_gig_eth_mac_v15_1_1/hdl/mac_phy_ten_gig_eth_mac_ch1_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch1_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/synth/mac_phy_ten_gig_eth_mac_ch1_0_sync_resetn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch1_0_sync_resetn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/synth/mac_phy_ten_gig_eth_mac_ch1_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch1_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/synth/mac_phy_ten_gig_eth_mac_ch1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_7_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/ten_gig_eth_mac_v15_1_1/hdl/mac_phy_ten_gig_eth_mac_ch0_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/gtwizard_ultrascale_v1_7_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_7_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL0PD, assumed default net type wire [/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:117]
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL1PD, assumed default net type wire [/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/sim/bd_0423.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0423
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_0/sim/bd_0423_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0423_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/bd_0423_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0423_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0423_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/sim/mac_phy_system_ila_mac_phy1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_system_ila_mac_phy1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.ip_user_files/bd/mac_phy/sim/mac_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy
INFO: [VRFC 10-311] analyzing module mac_phy_ch0_imp_15CV18U
INFO: [VRFC 10-311] analyzing module mac_phy_ch1_imp_OVJPU8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.srcs/sim/axis_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.srcs/sources_1/ip/bb_interface_fifo/sim/bb_interface_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bb_interface_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.srcs/sources_1/ip/ila_interface/sim/ila_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.srcs/axi_stream_lb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_lb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/hardware/sources/hdl/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.srcs/eth_performance_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_performance_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.srcs/sources_1/bd/mac_phy/hdl/mac_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.srcs/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.srcs/sync_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.srcs/synchronizer_simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer_simple
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.srcs/tgm_address_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tgm_address_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.srcs/tgm_axi_lite_ipif.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tgm_axi_lite_ipif
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.srcs/tgm_counter_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.srcs/tgm_pselect_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pselect_f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.srcs/tgm_slave_attachment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tgm_slave_attachment
INFO: [VRFC 10-2458] undeclared symbol dpto_cntr_ld_en, assumed default net type wire [/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.srcs/tgm_slave_attachment.v:571]
INFO: [VRFC 10-2458] undeclared symbol dpto_cnt_en, assumed default net type wire [/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.srcs/tgm_slave_attachment.v:572]
INFO: [VRFC 10-2458] undeclared symbol timeout_i, assumed default net type wire [/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.srcs/tgm_slave_attachment.v:588]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.srcs/user_registers_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_registers_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.srcs/sources_1/new/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:216]
WARNING: [VRFC 10-3380] identifier 'AXIS_TKEEP_WIDTH' is used before its declaration [/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:86]
WARNING: [VRFC 10-3380] identifier 'AXIS_TKEEP_WIDTH' is used before its declaration [/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_0.sv:93]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_1
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:216]
WARNING: [VRFC 10-3380] identifier 'AXIS_TKEEP_WIDTH' is used before its declaration [/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:86]
WARNING: [VRFC 10-3380] identifier 'AXIS_TKEEP_WIDTH' is used before its declaration [/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.srcs/sources_1/new/axi_stream_gen_mon_1.sv:93]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.srcs/sources_1/new/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.srcs/sources_1/new/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/hardware/sources/testbench/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/kcu105_10gbaser_trd/10gbaser_trd.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
