// Seed: 2627592793
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  string id_8;
  ;
  logic id_9;
  assign id_8 = "";
  assign id_1 = id_6;
  wire id_10, id_11;
endmodule
module module_1 #(
    parameter id_1 = 32'd62
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire _id_1;
  logic id_6;
  ;
  assign id_6#(.id_2(1)) [id_1] = id_1 ? id_2 < id_6 : -1 !== 1;
  wire id_7;
  ;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_4,
      id_7,
      id_2,
      id_5,
      id_5
  );
endmodule
