<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>intel_ringbuffer.h source code [linux/drivers/gpu/drm/i915/intel_ringbuffer.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="execlist_port,i915_ctx_workarounds,i915_priolist,i915_wa_ctx_bb,intel_breadcrumbs,intel_engine_cs,intel_engine_execlists,intel_engine_hangcheck,intel_engine_hangcheck_action,intel_engine_id,intel_hw_status_page,intel_instdone,intel_ring "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux/drivers/gpu/drm/i915/intel_ringbuffer.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux</a>/<a href='../../..'>drivers</a>/<a href='../..'>gpu</a>/<a href='..'>drm</a>/<a href='./'>i915</a>/<a href='intel_ringbuffer.h.html'>intel_ringbuffer.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 */</i></td></tr>
<tr><th id="2">2</th><td><u>#<span data-ppcond="2">ifndef</span> <span class="macro" data-ref="_M/_INTEL_RINGBUFFER_H_">_INTEL_RINGBUFFER_H_</span></u></td></tr>
<tr><th id="3">3</th><td><u>#define <dfn class="macro" id="_M/_INTEL_RINGBUFFER_H_" data-ref="_M/_INTEL_RINGBUFFER_H_">_INTEL_RINGBUFFER_H_</dfn></u></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><u>#include <a href="../../../../include/linux/hashtable.h.html">&lt;linux/hashtable.h&gt;</a></u></td></tr>
<tr><th id="6">6</th><td><u>#include <a href="i915_gem_batch_pool.h.html">"i915_gem_batch_pool.h"</a></u></td></tr>
<tr><th id="7">7</th><td><u>#include <a href="i915_gem_request.h.html">"i915_gem_request.h"</a></u></td></tr>
<tr><th id="8">8</th><td><u>#include <a href="i915_gem_timeline.h.html">"i915_gem_timeline.h"</a></u></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="i915_selftest.h.html">"i915_selftest.h"</a></u></td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td><b>struct</b> <a class="type" href="../../../../include/drm/drm_print.h.html#drm_printer" title='drm_printer' data-ref="drm_printer" data-ref-filename="drm_printer" id="drm_printer">drm_printer</a>;</td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#define <dfn class="macro" id="_M/I915_CMD_HASH_ORDER" data-ref="_M/I915_CMD_HASH_ORDER">I915_CMD_HASH_ORDER</dfn> 9</u></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><i>/* Early gen2 devices have a cacheline of just 32 bytes, using 64 is overkill,</i></td></tr>
<tr><th id="16">16</th><td><i> * but keeps the logic simple. Indeed, the whole purpose of this macro is just</i></td></tr>
<tr><th id="17">17</th><td><i> * to give some inclination as to some of the magic values used in the various</i></td></tr>
<tr><th id="18">18</th><td><i> * workarounds!</i></td></tr>
<tr><th id="19">19</th><td><i> */</i></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/CACHELINE_BYTES" data-ref="_M/CACHELINE_BYTES">CACHELINE_BYTES</dfn> 64</u></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/CACHELINE_DWORDS" data-ref="_M/CACHELINE_DWORDS">CACHELINE_DWORDS</dfn> (CACHELINE_BYTES / sizeof(uint32_t))</u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>struct</b> <dfn class="type def" id="intel_hw_status_page" title='intel_hw_status_page' data-ref="intel_hw_status_page" data-ref-filename="intel_hw_status_page">intel_hw_status_page</dfn> {</td></tr>
<tr><th id="24">24</th><td>	<b>struct</b> <a class="type" href="i915_vma.h.html#i915_vma" title='i915_vma' data-ref="i915_vma" data-ref-filename="i915_vma">i915_vma</a> *<dfn class="decl field" id="intel_hw_status_page::vma" title='intel_hw_status_page::vma' data-ref="intel_hw_status_page::vma" data-ref-filename="intel_hw_status_page..vma">vma</dfn>;</td></tr>
<tr><th id="25">25</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> *<dfn class="decl field" id="intel_hw_status_page::page_addr" title='intel_hw_status_page::page_addr' data-ref="intel_hw_status_page::page_addr" data-ref-filename="intel_hw_status_page..page_addr">page_addr</dfn>;</td></tr>
<tr><th id="26">26</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_hw_status_page::ggtt_offset" title='intel_hw_status_page::ggtt_offset' data-ref="intel_hw_status_page::ggtt_offset" data-ref-filename="intel_hw_status_page..ggtt_offset">ggtt_offset</dfn>;</td></tr>
<tr><th id="27">27</th><td>};</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/I915_READ_TAIL" data-ref="_M/I915_READ_TAIL">I915_READ_TAIL</dfn>(engine) I915_READ(RING_TAIL((engine)-&gt;mmio_base))</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/I915_WRITE_TAIL" data-ref="_M/I915_WRITE_TAIL">I915_WRITE_TAIL</dfn>(engine, val) I915_WRITE(RING_TAIL((engine)-&gt;mmio_base), val)</u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/I915_READ_START" data-ref="_M/I915_READ_START">I915_READ_START</dfn>(engine) I915_READ(RING_START((engine)-&gt;mmio_base))</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/I915_WRITE_START" data-ref="_M/I915_WRITE_START">I915_WRITE_START</dfn>(engine, val) I915_WRITE(RING_START((engine)-&gt;mmio_base), val)</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/I915_READ_HEAD" data-ref="_M/I915_READ_HEAD">I915_READ_HEAD</dfn>(engine)  I915_READ(RING_HEAD((engine)-&gt;mmio_base))</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/I915_WRITE_HEAD" data-ref="_M/I915_WRITE_HEAD">I915_WRITE_HEAD</dfn>(engine, val) I915_WRITE(RING_HEAD((engine)-&gt;mmio_base), val)</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/I915_READ_CTL" data-ref="_M/I915_READ_CTL">I915_READ_CTL</dfn>(engine) I915_READ(RING_CTL((engine)-&gt;mmio_base))</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/I915_WRITE_CTL" data-ref="_M/I915_WRITE_CTL">I915_WRITE_CTL</dfn>(engine, val) I915_WRITE(RING_CTL((engine)-&gt;mmio_base), val)</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/I915_READ_IMR" data-ref="_M/I915_READ_IMR">I915_READ_IMR</dfn>(engine) I915_READ(RING_IMR((engine)-&gt;mmio_base))</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/I915_WRITE_IMR" data-ref="_M/I915_WRITE_IMR">I915_WRITE_IMR</dfn>(engine, val) I915_WRITE(RING_IMR((engine)-&gt;mmio_base), val)</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/I915_READ_MODE" data-ref="_M/I915_READ_MODE">I915_READ_MODE</dfn>(engine) I915_READ(RING_MI_MODE((engine)-&gt;mmio_base))</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/I915_WRITE_MODE" data-ref="_M/I915_WRITE_MODE">I915_WRITE_MODE</dfn>(engine, val) I915_WRITE(RING_MI_MODE((engine)-&gt;mmio_base), val)</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i>/* seqno size is actually only a uint32, but since we plan to use MI_FLUSH_DW to</i></td></tr>
<tr><th id="48">48</th><td><i> * do the writes, and that must have qw aligned offsets, simply pretend it's 8b.</i></td></tr>
<tr><th id="49">49</th><td><i> */</i></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/gen8_semaphore_seqno_size" data-ref="_M/gen8_semaphore_seqno_size">gen8_semaphore_seqno_size</dfn> sizeof(uint64_t)</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/GEN8_SEMAPHORE_OFFSET" data-ref="_M/GEN8_SEMAPHORE_OFFSET">GEN8_SEMAPHORE_OFFSET</dfn>(__from, __to)			     \</u></td></tr>
<tr><th id="52">52</th><td><u>	(((__from) * I915_NUM_ENGINES  + (__to)) * gen8_semaphore_seqno_size)</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/GEN8_SIGNAL_OFFSET" data-ref="_M/GEN8_SIGNAL_OFFSET">GEN8_SIGNAL_OFFSET</dfn>(__ring, to)			     \</u></td></tr>
<tr><th id="54">54</th><td><u>	(dev_priv-&gt;semaphore-&gt;node.start + \</u></td></tr>
<tr><th id="55">55</th><td><u>	 GEN8_SEMAPHORE_OFFSET((__ring)-&gt;id, (to)))</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/GEN8_WAIT_OFFSET" data-ref="_M/GEN8_WAIT_OFFSET">GEN8_WAIT_OFFSET</dfn>(__ring, from)			     \</u></td></tr>
<tr><th id="57">57</th><td><u>	(dev_priv-&gt;semaphore-&gt;node.start + \</u></td></tr>
<tr><th id="58">58</th><td><u>	 GEN8_SEMAPHORE_OFFSET(from, (__ring)-&gt;id))</u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><b>enum</b> <dfn class="type def" id="intel_engine_hangcheck_action" title='intel_engine_hangcheck_action' data-ref="intel_engine_hangcheck_action" data-ref-filename="intel_engine_hangcheck_action">intel_engine_hangcheck_action</dfn> {</td></tr>
<tr><th id="61">61</th><td>	<dfn class="enum" id="ENGINE_IDLE" title='ENGINE_IDLE' data-ref="ENGINE_IDLE" data-ref-filename="ENGINE_IDLE">ENGINE_IDLE</dfn> = <var>0</var>,</td></tr>
<tr><th id="62">62</th><td>	<dfn class="enum" id="ENGINE_WAIT" title='ENGINE_WAIT' data-ref="ENGINE_WAIT" data-ref-filename="ENGINE_WAIT">ENGINE_WAIT</dfn>,</td></tr>
<tr><th id="63">63</th><td>	<dfn class="enum" id="ENGINE_ACTIVE_SEQNO" title='ENGINE_ACTIVE_SEQNO' data-ref="ENGINE_ACTIVE_SEQNO" data-ref-filename="ENGINE_ACTIVE_SEQNO">ENGINE_ACTIVE_SEQNO</dfn>,</td></tr>
<tr><th id="64">64</th><td>	<dfn class="enum" id="ENGINE_ACTIVE_HEAD" title='ENGINE_ACTIVE_HEAD' data-ref="ENGINE_ACTIVE_HEAD" data-ref-filename="ENGINE_ACTIVE_HEAD">ENGINE_ACTIVE_HEAD</dfn>,</td></tr>
<tr><th id="65">65</th><td>	<dfn class="enum" id="ENGINE_ACTIVE_SUBUNITS" title='ENGINE_ACTIVE_SUBUNITS' data-ref="ENGINE_ACTIVE_SUBUNITS" data-ref-filename="ENGINE_ACTIVE_SUBUNITS">ENGINE_ACTIVE_SUBUNITS</dfn>,</td></tr>
<tr><th id="66">66</th><td>	<dfn class="enum" id="ENGINE_WAIT_KICK" title='ENGINE_WAIT_KICK' data-ref="ENGINE_WAIT_KICK" data-ref-filename="ENGINE_WAIT_KICK">ENGINE_WAIT_KICK</dfn>,</td></tr>
<tr><th id="67">67</th><td>	<dfn class="enum" id="ENGINE_DEAD" title='ENGINE_DEAD' data-ref="ENGINE_DEAD" data-ref-filename="ENGINE_DEAD">ENGINE_DEAD</dfn>,</td></tr>
<tr><th id="68">68</th><td>};</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>const</em> <em>char</em> *</td></tr>
<tr><th id="71">71</th><td><dfn class="decl def fn" id="hangcheck_action_to_str" title='hangcheck_action_to_str' data-ref="hangcheck_action_to_str" data-ref-filename="hangcheck_action_to_str">hangcheck_action_to_str</dfn>(<em>const</em> <b>enum</b> <a class="type" href="#intel_engine_hangcheck_action" title='intel_engine_hangcheck_action' data-ref="intel_engine_hangcheck_action" data-ref-filename="intel_engine_hangcheck_action">intel_engine_hangcheck_action</a> <dfn class="local col1 decl" id="901a" title='a' data-type='const enum intel_engine_hangcheck_action' data-ref="901a" data-ref-filename="901a">a</dfn>)</td></tr>
<tr><th id="72">72</th><td>{</td></tr>
<tr><th id="73">73</th><td>	<b>switch</b> (<a class="local col1 ref" href="#901a" title='a' data-ref="901a" data-ref-filename="901a">a</a>) {</td></tr>
<tr><th id="74">74</th><td>	<b>case</b> <a class="enum" href="#ENGINE_IDLE" title='ENGINE_IDLE' data-ref="ENGINE_IDLE" data-ref-filename="ENGINE_IDLE">ENGINE_IDLE</a>:</td></tr>
<tr><th id="75">75</th><td>		<b>return</b> <q>"idle"</q>;</td></tr>
<tr><th id="76">76</th><td>	<b>case</b> <a class="enum" href="#ENGINE_WAIT" title='ENGINE_WAIT' data-ref="ENGINE_WAIT" data-ref-filename="ENGINE_WAIT">ENGINE_WAIT</a>:</td></tr>
<tr><th id="77">77</th><td>		<b>return</b> <q>"wait"</q>;</td></tr>
<tr><th id="78">78</th><td>	<b>case</b> <a class="enum" href="#ENGINE_ACTIVE_SEQNO" title='ENGINE_ACTIVE_SEQNO' data-ref="ENGINE_ACTIVE_SEQNO" data-ref-filename="ENGINE_ACTIVE_SEQNO">ENGINE_ACTIVE_SEQNO</a>:</td></tr>
<tr><th id="79">79</th><td>		<b>return</b> <q>"active seqno"</q>;</td></tr>
<tr><th id="80">80</th><td>	<b>case</b> <a class="enum" href="#ENGINE_ACTIVE_HEAD" title='ENGINE_ACTIVE_HEAD' data-ref="ENGINE_ACTIVE_HEAD" data-ref-filename="ENGINE_ACTIVE_HEAD">ENGINE_ACTIVE_HEAD</a>:</td></tr>
<tr><th id="81">81</th><td>		<b>return</b> <q>"active head"</q>;</td></tr>
<tr><th id="82">82</th><td>	<b>case</b> <a class="enum" href="#ENGINE_ACTIVE_SUBUNITS" title='ENGINE_ACTIVE_SUBUNITS' data-ref="ENGINE_ACTIVE_SUBUNITS" data-ref-filename="ENGINE_ACTIVE_SUBUNITS">ENGINE_ACTIVE_SUBUNITS</a>:</td></tr>
<tr><th id="83">83</th><td>		<b>return</b> <q>"active subunits"</q>;</td></tr>
<tr><th id="84">84</th><td>	<b>case</b> <a class="enum" href="#ENGINE_WAIT_KICK" title='ENGINE_WAIT_KICK' data-ref="ENGINE_WAIT_KICK" data-ref-filename="ENGINE_WAIT_KICK">ENGINE_WAIT_KICK</a>:</td></tr>
<tr><th id="85">85</th><td>		<b>return</b> <q>"wait kick"</q>;</td></tr>
<tr><th id="86">86</th><td>	<b>case</b> <a class="enum" href="#ENGINE_DEAD" title='ENGINE_DEAD' data-ref="ENGINE_DEAD" data-ref-filename="ENGINE_DEAD">ENGINE_DEAD</a>:</td></tr>
<tr><th id="87">87</th><td>		<b>return</b> <q>"dead"</q>;</td></tr>
<tr><th id="88">88</th><td>	}</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>	<b>return</b> <q>"unknown"</q>;</td></tr>
<tr><th id="91">91</th><td>}</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/I915_MAX_SLICES" data-ref="_M/I915_MAX_SLICES">I915_MAX_SLICES</dfn>	3</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/I915_MAX_SUBSLICES" data-ref="_M/I915_MAX_SUBSLICES">I915_MAX_SUBSLICES</dfn> 3</u></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/instdone_slice_mask" data-ref="_M/instdone_slice_mask">instdone_slice_mask</dfn>(dev_priv__) \</u></td></tr>
<tr><th id="97">97</th><td><u>	(INTEL_GEN(dev_priv__) == 7 ? \</u></td></tr>
<tr><th id="98">98</th><td><u>	 1 : INTEL_INFO(dev_priv__)-&gt;sseu.slice_mask)</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/instdone_subslice_mask" data-ref="_M/instdone_subslice_mask">instdone_subslice_mask</dfn>(dev_priv__) \</u></td></tr>
<tr><th id="101">101</th><td><u>	(INTEL_GEN(dev_priv__) == 7 ? \</u></td></tr>
<tr><th id="102">102</th><td><u>	 1 : INTEL_INFO(dev_priv__)-&gt;sseu.subslice_mask)</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/for_each_instdone_slice_subslice" data-ref="_M/for_each_instdone_slice_subslice">for_each_instdone_slice_subslice</dfn>(dev_priv__, slice__, subslice__) \</u></td></tr>
<tr><th id="105">105</th><td><u>	for ((slice__) = 0, (subslice__) = 0; \</u></td></tr>
<tr><th id="106">106</th><td><u>	     (slice__) &lt; I915_MAX_SLICES; \</u></td></tr>
<tr><th id="107">107</th><td><u>	     (subslice__) = ((subslice__) + 1) &lt; I915_MAX_SUBSLICES ? (subslice__) + 1 : 0, \</u></td></tr>
<tr><th id="108">108</th><td><u>	       (slice__) += ((subslice__) == 0)) \</u></td></tr>
<tr><th id="109">109</th><td><u>		for_each_if((BIT(slice__) &amp; instdone_slice_mask(dev_priv__)) &amp;&amp; \</u></td></tr>
<tr><th id="110">110</th><td><u>			    (BIT(subslice__) &amp; instdone_subslice_mask(dev_priv__)))</u></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><b>struct</b> <dfn class="type def" id="intel_instdone" title='intel_instdone' data-ref="intel_instdone" data-ref-filename="intel_instdone">intel_instdone</dfn> {</td></tr>
<tr><th id="113">113</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_instdone::instdone" title='intel_instdone::instdone' data-ref="intel_instdone::instdone" data-ref-filename="intel_instdone..instdone">instdone</dfn>;</td></tr>
<tr><th id="114">114</th><td>	<i>/* The following exist only in the RCS engine */</i></td></tr>
<tr><th id="115">115</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_instdone::slice_common" title='intel_instdone::slice_common' data-ref="intel_instdone::slice_common" data-ref-filename="intel_instdone..slice_common">slice_common</dfn>;</td></tr>
<tr><th id="116">116</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_instdone::sampler" title='intel_instdone::sampler' data-ref="intel_instdone::sampler" data-ref-filename="intel_instdone..sampler">sampler</dfn>[<a class="macro" href="#93" title="3" data-ref="_M/I915_MAX_SLICES">I915_MAX_SLICES</a>][<a class="macro" href="#94" title="3" data-ref="_M/I915_MAX_SUBSLICES">I915_MAX_SUBSLICES</a>];</td></tr>
<tr><th id="117">117</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_instdone::row" title='intel_instdone::row' data-ref="intel_instdone::row" data-ref-filename="intel_instdone..row">row</dfn>[<a class="macro" href="#93" title="3" data-ref="_M/I915_MAX_SLICES">I915_MAX_SLICES</a>][<a class="macro" href="#94" title="3" data-ref="_M/I915_MAX_SUBSLICES">I915_MAX_SUBSLICES</a>];</td></tr>
<tr><th id="118">118</th><td>};</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><b>struct</b> <dfn class="type def" id="intel_engine_hangcheck" title='intel_engine_hangcheck' data-ref="intel_engine_hangcheck" data-ref-filename="intel_engine_hangcheck">intel_engine_hangcheck</dfn> {</td></tr>
<tr><th id="121">121</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="decl field" id="intel_engine_hangcheck::acthd" title='intel_engine_hangcheck::acthd' data-ref="intel_engine_hangcheck::acthd" data-ref-filename="intel_engine_hangcheck..acthd">acthd</dfn>;</td></tr>
<tr><th id="122">122</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_engine_hangcheck::seqno" title='intel_engine_hangcheck::seqno' data-ref="intel_engine_hangcheck::seqno" data-ref-filename="intel_engine_hangcheck..seqno">seqno</dfn>;</td></tr>
<tr><th id="123">123</th><td>	<b>enum</b> <a class="type" href="#intel_engine_hangcheck_action" title='intel_engine_hangcheck_action' data-ref="intel_engine_hangcheck_action" data-ref-filename="intel_engine_hangcheck_action">intel_engine_hangcheck_action</a> <dfn class="decl field" id="intel_engine_hangcheck::action" title='intel_engine_hangcheck::action' data-ref="intel_engine_hangcheck::action" data-ref-filename="intel_engine_hangcheck..action">action</dfn>;</td></tr>
<tr><th id="124">124</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="intel_engine_hangcheck::action_timestamp" title='intel_engine_hangcheck::action_timestamp' data-ref="intel_engine_hangcheck::action_timestamp" data-ref-filename="intel_engine_hangcheck..action_timestamp">action_timestamp</dfn>;</td></tr>
<tr><th id="125">125</th><td>	<em>int</em> <dfn class="decl field" id="intel_engine_hangcheck::deadlock" title='intel_engine_hangcheck::deadlock' data-ref="intel_engine_hangcheck::deadlock" data-ref-filename="intel_engine_hangcheck..deadlock">deadlock</dfn>;</td></tr>
<tr><th id="126">126</th><td>	<b>struct</b> <a class="type" href="#intel_instdone" title='intel_instdone' data-ref="intel_instdone" data-ref-filename="intel_instdone">intel_instdone</a> <dfn class="decl field" id="intel_engine_hangcheck::instdone" title='intel_engine_hangcheck::instdone' data-ref="intel_engine_hangcheck::instdone" data-ref-filename="intel_engine_hangcheck..instdone">instdone</dfn>;</td></tr>
<tr><th id="127">127</th><td>	<b>struct</b> <a class="type" href="i915_gem_request.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="decl field" id="intel_engine_hangcheck::active_request" title='intel_engine_hangcheck::active_request' data-ref="intel_engine_hangcheck::active_request" data-ref-filename="intel_engine_hangcheck..active_request">active_request</dfn>;</td></tr>
<tr><th id="128">128</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl field" id="intel_engine_hangcheck::stalled" title='intel_engine_hangcheck::stalled' data-ref="intel_engine_hangcheck::stalled" data-ref-filename="intel_engine_hangcheck..stalled">stalled</dfn>;</td></tr>
<tr><th id="129">129</th><td>};</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><b>struct</b> <dfn class="type def" id="intel_ring" title='intel_ring' data-ref="intel_ring" data-ref-filename="intel_ring">intel_ring</dfn> {</td></tr>
<tr><th id="132">132</th><td>	<b>struct</b> <a class="type" href="i915_vma.h.html#i915_vma" title='i915_vma' data-ref="i915_vma" data-ref-filename="i915_vma">i915_vma</a> *<dfn class="decl field" id="intel_ring::vma" title='intel_ring::vma' data-ref="intel_ring::vma" data-ref-filename="intel_ring..vma">vma</dfn>;</td></tr>
<tr><th id="133">133</th><td>	<em>void</em> *<dfn class="decl field" id="intel_ring::vaddr" title='intel_ring::vaddr' data-ref="intel_ring::vaddr" data-ref-filename="intel_ring..vaddr">vaddr</dfn>;</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/types.h.html#list_head" title='list_head' data-ref="list_head" data-ref-filename="list_head">list_head</a> <dfn class="decl field" id="intel_ring::request_list" title='intel_ring::request_list' data-ref="intel_ring::request_list" data-ref-filename="intel_ring..request_list">request_list</dfn>;</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_ring::head" title='intel_ring::head' data-ref="intel_ring::head" data-ref-filename="intel_ring..head">head</dfn>;</td></tr>
<tr><th id="138">138</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_ring::tail" title='intel_ring::tail' data-ref="intel_ring::tail" data-ref-filename="intel_ring..tail">tail</dfn>;</td></tr>
<tr><th id="139">139</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_ring::emit" title='intel_ring::emit' data-ref="intel_ring::emit" data-ref-filename="intel_ring..emit">emit</dfn>;</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_ring::space" title='intel_ring::space' data-ref="intel_ring::space" data-ref-filename="intel_ring..space">space</dfn>;</td></tr>
<tr><th id="142">142</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_ring::size" title='intel_ring::size' data-ref="intel_ring::size" data-ref-filename="intel_ring..size">size</dfn>;</td></tr>
<tr><th id="143">143</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_ring::effective_size" title='intel_ring::effective_size' data-ref="intel_ring::effective_size" data-ref-filename="intel_ring..effective_size">effective_size</dfn>;</td></tr>
<tr><th id="144">144</th><td>};</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><b>struct</b> <a class="type" href="i915_gem_context.h.html#i915_gem_context" title='i915_gem_context' data-ref="i915_gem_context" data-ref-filename="i915_gem_context" id="i915_gem_context">i915_gem_context</a>;</td></tr>
<tr><th id="147">147</th><td><b>struct</b> <dfn class="type" id="drm_i915_reg_table" title='drm_i915_reg_table' data-ref="drm_i915_reg_table" data-ref-filename="drm_i915_reg_table">drm_i915_reg_table</dfn>;</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><i>/*</i></td></tr>
<tr><th id="150">150</th><td><i> * we use a single page to load ctx workarounds so all of these</i></td></tr>
<tr><th id="151">151</th><td><i> * values are referred in terms of dwords</i></td></tr>
<tr><th id="152">152</th><td><i> *</i></td></tr>
<tr><th id="153">153</th><td><i> * struct i915_wa_ctx_bb:</i></td></tr>
<tr><th id="154">154</th><td><i> *  offset: specifies batch starting position, also helpful in case</i></td></tr>
<tr><th id="155">155</th><td><i> *    if we want to have multiple batches at different offsets based on</i></td></tr>
<tr><th id="156">156</th><td><i> *    some criteria. It is not a requirement at the moment but provides</i></td></tr>
<tr><th id="157">157</th><td><i> *    an option for future use.</i></td></tr>
<tr><th id="158">158</th><td><i> *  size: size of the batch in DWORDS</i></td></tr>
<tr><th id="159">159</th><td><i> */</i></td></tr>
<tr><th id="160">160</th><td><b>struct</b> <dfn class="type def" id="i915_ctx_workarounds" title='i915_ctx_workarounds' data-ref="i915_ctx_workarounds" data-ref-filename="i915_ctx_workarounds">i915_ctx_workarounds</dfn> {</td></tr>
<tr><th id="161">161</th><td>	<b>struct</b> <dfn class="type def" id="i915_wa_ctx_bb" title='i915_wa_ctx_bb' data-ref="i915_wa_ctx_bb" data-ref-filename="i915_wa_ctx_bb"><a class="type" href="#i915_wa_ctx_bb" title='i915_wa_ctx_bb' data-ref="i915_wa_ctx_bb" data-ref-filename="i915_wa_ctx_bb"><a class="type" href="#i915_wa_ctx_bb" title='i915_wa_ctx_bb' data-ref="i915_wa_ctx_bb" data-ref-filename="i915_wa_ctx_bb">i915_wa_ctx_bb</a></a></dfn> {</td></tr>
<tr><th id="162">162</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="i915_wa_ctx_bb::offset" title='i915_wa_ctx_bb::offset' data-ref="i915_wa_ctx_bb::offset" data-ref-filename="i915_wa_ctx_bb..offset">offset</dfn>;</td></tr>
<tr><th id="163">163</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="i915_wa_ctx_bb::size" title='i915_wa_ctx_bb::size' data-ref="i915_wa_ctx_bb::size" data-ref-filename="i915_wa_ctx_bb..size">size</dfn>;</td></tr>
<tr><th id="164">164</th><td>	} <dfn class="decl field" id="i915_ctx_workarounds::indirect_ctx" title='i915_ctx_workarounds::indirect_ctx' data-ref="i915_ctx_workarounds::indirect_ctx" data-ref-filename="i915_ctx_workarounds..indirect_ctx">indirect_ctx</dfn>, <dfn class="decl field" id="i915_ctx_workarounds::per_ctx" title='i915_ctx_workarounds::per_ctx' data-ref="i915_ctx_workarounds::per_ctx" data-ref-filename="i915_ctx_workarounds..per_ctx">per_ctx</dfn>;</td></tr>
<tr><th id="165">165</th><td>	<b>struct</b> <a class="type" href="i915_vma.h.html#i915_vma" title='i915_vma' data-ref="i915_vma" data-ref-filename="i915_vma">i915_vma</a> *<dfn class="decl field" id="i915_ctx_workarounds::vma" title='i915_ctx_workarounds::vma' data-ref="i915_ctx_workarounds::vma" data-ref-filename="i915_ctx_workarounds..vma">vma</dfn>;</td></tr>
<tr><th id="166">166</th><td>};</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><b>struct</b> <a class="type" href="i915_gem_request.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request" id="drm_i915_gem_request">drm_i915_gem_request</a>;</td></tr>
<tr><th id="169">169</th><td><b>struct</b> <dfn class="type" id="intel_render_state" title='intel_render_state' data-ref="intel_render_state" data-ref-filename="intel_render_state">intel_render_state</dfn>;</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><i>/*</i></td></tr>
<tr><th id="172">172</th><td><i> * Engine IDs definitions.</i></td></tr>
<tr><th id="173">173</th><td><i> * Keep instances of the same type engine together.</i></td></tr>
<tr><th id="174">174</th><td><i> */</i></td></tr>
<tr><th id="175">175</th><td><b>enum</b> <dfn class="type def" id="intel_engine_id" title='intel_engine_id' data-ref="intel_engine_id" data-ref-filename="intel_engine_id">intel_engine_id</dfn> {</td></tr>
<tr><th id="176">176</th><td>	<dfn class="enum" id="RCS" title='RCS' data-ref="RCS" data-ref-filename="RCS">RCS</dfn> = <var>0</var>,</td></tr>
<tr><th id="177">177</th><td>	<dfn class="enum" id="BCS" title='BCS' data-ref="BCS" data-ref-filename="BCS">BCS</dfn>,</td></tr>
<tr><th id="178">178</th><td>	<dfn class="enum" id="VCS" title='VCS' data-ref="VCS" data-ref-filename="VCS">VCS</dfn>,</td></tr>
<tr><th id="179">179</th><td>	<dfn class="enum" id="VCS2" title='VCS2' data-ref="VCS2" data-ref-filename="VCS2">VCS2</dfn>,</td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/_VCS" data-ref="_M/_VCS">_VCS</dfn>(n) (VCS + (n))</u></td></tr>
<tr><th id="181">181</th><td>	<dfn class="enum" id="VECS" title='VECS' data-ref="VECS" data-ref-filename="VECS">VECS</dfn></td></tr>
<tr><th id="182">182</th><td>};</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><b>struct</b> <dfn class="type def" id="i915_priolist" title='i915_priolist' data-ref="i915_priolist" data-ref-filename="i915_priolist">i915_priolist</dfn> {</td></tr>
<tr><th id="185">185</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/rbtree.h.html#rb_node" title='rb_node' data-ref="rb_node" data-ref-filename="rb_node">rb_node</a> <dfn class="decl field" id="i915_priolist::node" title='i915_priolist::node' data-ref="i915_priolist::node" data-ref-filename="i915_priolist..node">node</dfn>;</td></tr>
<tr><th id="186">186</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/types.h.html#list_head" title='list_head' data-ref="list_head" data-ref-filename="list_head">list_head</a> <dfn class="decl field" id="i915_priolist::requests" title='i915_priolist::requests' data-ref="i915_priolist::requests" data-ref-filename="i915_priolist..requests">requests</dfn>;</td></tr>
<tr><th id="187">187</th><td>	<em>int</em> <dfn class="decl field" id="i915_priolist::priority" title='i915_priolist::priority' data-ref="i915_priolist::priority" data-ref-filename="i915_priolist..priority">priority</dfn>;</td></tr>
<tr><th id="188">188</th><td>};</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><i class="doc">/**</i></td></tr>
<tr><th id="191">191</th><td><i class="doc"> * struct intel_engine_execlists - execlist submission queue and port state</i></td></tr>
<tr><th id="192">192</th><td><i class="doc"> *</i></td></tr>
<tr><th id="193">193</th><td><i class="doc"> * The struct intel_engine_execlists represents the combined logical state of</i></td></tr>
<tr><th id="194">194</th><td><i class="doc"> * driver and the hardware state for execlist mode of submission.</i></td></tr>
<tr><th id="195">195</th><td><i class="doc"> */</i></td></tr>
<tr><th id="196">196</th><td><b>struct</b> <dfn class="type def" id="intel_engine_execlists" title='intel_engine_execlists' data-ref="intel_engine_execlists" data-ref-filename="intel_engine_execlists">intel_engine_execlists</dfn> {</td></tr>
<tr><th id="197">197</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="198">198</th><td><i class="doc">	 *<span class="command"> @irq</span>_tasklet: softirq tasklet for bottom handler</i></td></tr>
<tr><th id="199">199</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="200">200</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/interrupt.h.html#tasklet_struct" title='tasklet_struct' data-ref="tasklet_struct" data-ref-filename="tasklet_struct">tasklet_struct</a> <dfn class="decl field" id="intel_engine_execlists::irq_tasklet" title='intel_engine_execlists::irq_tasklet' data-ref="intel_engine_execlists::irq_tasklet" data-ref-filename="intel_engine_execlists..irq_tasklet">irq_tasklet</dfn>;</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="203">203</th><td><i class="doc">	 *<span class="command"> @default</span>_priolist: priority list for I915_PRIORITY_NORMAL</i></td></tr>
<tr><th id="204">204</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="205">205</th><td>	<b>struct</b> <a class="type" href="#i915_priolist" title='i915_priolist' data-ref="i915_priolist" data-ref-filename="i915_priolist">i915_priolist</a> <dfn class="decl field" id="intel_engine_execlists::default_priolist" title='intel_engine_execlists::default_priolist' data-ref="intel_engine_execlists::default_priolist" data-ref-filename="intel_engine_execlists..default_priolist">default_priolist</dfn>;</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="208">208</th><td><i class="doc">	 *<span class="command"> @no</span>_priolist: priority lists disabled</i></td></tr>
<tr><th id="209">209</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="210">210</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl field" id="intel_engine_execlists::no_priolist" title='intel_engine_execlists::no_priolist' data-ref="intel_engine_execlists::no_priolist" data-ref-filename="intel_engine_execlists..no_priolist">no_priolist</dfn>;</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="213">213</th><td><i class="doc">	 * <span class="command">@port</span>: execlist port states</i></td></tr>
<tr><th id="214">214</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="215">215</th><td><i class="doc">	 * For each hardware ELSP (ExecList Submission Port) we keep</i></td></tr>
<tr><th id="216">216</th><td><i class="doc">	 * track of the last request and the number of times we submitted</i></td></tr>
<tr><th id="217">217</th><td><i class="doc">	 * that port to hw. We then count the number of times the hw reports</i></td></tr>
<tr><th id="218">218</th><td><i class="doc">	 * a context completion or preemption. As only one context can</i></td></tr>
<tr><th id="219">219</th><td><i class="doc">	 * be active on hw, we limit resubmission of context to port[0]. This</i></td></tr>
<tr><th id="220">220</th><td><i class="doc">	 * is called Lite Restore, of the context.</i></td></tr>
<tr><th id="221">221</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="222">222</th><td>	<b>struct</b> <dfn class="type def" id="execlist_port" title='execlist_port' data-ref="execlist_port" data-ref-filename="execlist_port"><a class="type" href="#execlist_port" title='execlist_port' data-ref="execlist_port" data-ref-filename="execlist_port">execlist_port</a></dfn> {</td></tr>
<tr><th id="223">223</th><td>		<i class="doc">/**</i></td></tr>
<tr><th id="224">224</th><td><i class="doc">		 *<span class="command"> @request</span>_count: combined request and submission count</i></td></tr>
<tr><th id="225">225</th><td><i class="doc">		 */</i></td></tr>
<tr><th id="226">226</th><td>		<b>struct</b> <a class="type" href="i915_gem_request.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="decl field" id="execlist_port::request_count" title='execlist_port::request_count' data-ref="execlist_port::request_count" data-ref-filename="execlist_port..request_count">request_count</dfn>;</td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/EXECLIST_COUNT_BITS" data-ref="_M/EXECLIST_COUNT_BITS">EXECLIST_COUNT_BITS</dfn> 2</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/port_request" data-ref="_M/port_request">port_request</dfn>(p) ptr_mask_bits((p)-&gt;request_count, EXECLIST_COUNT_BITS)</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/port_count" data-ref="_M/port_count">port_count</dfn>(p) ptr_unmask_bits((p)-&gt;request_count, EXECLIST_COUNT_BITS)</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/port_pack" data-ref="_M/port_pack">port_pack</dfn>(rq, count) ptr_pack_bits(rq, count, EXECLIST_COUNT_BITS)</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/port_unpack" data-ref="_M/port_unpack">port_unpack</dfn>(p, count) ptr_unpack_bits((p)-&gt;request_count, count, EXECLIST_COUNT_BITS)</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/port_set" data-ref="_M/port_set">port_set</dfn>(p, packed) ((p)-&gt;request_count = (packed))</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/port_isset" data-ref="_M/port_isset">port_isset</dfn>(p) ((p)-&gt;request_count)</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/port_index" data-ref="_M/port_index">port_index</dfn>(p, execlists) ((p) - (execlists)-&gt;<a class="ref field" href="#intel_engine_execlists::port" title='intel_engine_execlists::port' data-ref="intel_engine_execlists::port" data-ref-filename="intel_engine_execlists..port">port</a>)</u></td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>		<i class="doc">/**</i></td></tr>
<tr><th id="237">237</th><td><i class="doc">		 *<span class="command"> @context</span>_id: context ID for port</i></td></tr>
<tr><th id="238">238</th><td><i class="doc">		 */</i></td></tr>
<tr><th id="239">239</th><td>		<a class="macro" href="i915_gem.h.html#42" title="" data-ref="_M/GEM_DEBUG_DECL">GEM_DEBUG_DECL</a>(u32 context_id);</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/EXECLIST_MAX_PORTS" data-ref="_M/EXECLIST_MAX_PORTS">EXECLIST_MAX_PORTS</dfn> 2</u></td></tr>
<tr><th id="242">242</th><td>	} <dfn class="decl field" id="intel_engine_execlists::port" title='intel_engine_execlists::port' data-ref="intel_engine_execlists::port" data-ref-filename="intel_engine_execlists..port">port</dfn>[<a class="macro" href="#241" title="2" data-ref="_M/EXECLIST_MAX_PORTS">EXECLIST_MAX_PORTS</a>];</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="245">245</th><td><i class="doc">	 *<span class="command"> @active</span>: is the HW active? We consider the HW as active after</i></td></tr>
<tr><th id="246">246</th><td><i class="doc">	 * submitting any context for execution and until we have seen the</i></td></tr>
<tr><th id="247">247</th><td><i class="doc">	 * last context completion event. After that, we do not expect any</i></td></tr>
<tr><th id="248">248</th><td><i class="doc">	 * more events until we submit, and so can park the HW.</i></td></tr>
<tr><th id="249">249</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="250">250</th><td><i class="doc">	 * As we have a small number of different sources from which we feed</i></td></tr>
<tr><th id="251">251</th><td><i class="doc">	 * the HW, we track the state of each inside a single bitfield.</i></td></tr>
<tr><th id="252">252</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="253">253</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="intel_engine_execlists::active" title='intel_engine_execlists::active' data-ref="intel_engine_execlists::active" data-ref-filename="intel_engine_execlists..active">active</dfn>;</td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/EXECLISTS_ACTIVE_USER" data-ref="_M/EXECLISTS_ACTIVE_USER">EXECLISTS_ACTIVE_USER</dfn> 0</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/EXECLISTS_ACTIVE_PREEMPT" data-ref="_M/EXECLISTS_ACTIVE_PREEMPT">EXECLISTS_ACTIVE_PREEMPT</dfn> 1</u></td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="258">258</th><td><i class="doc">	 * <span class="command">@port</span>_mask: number of execlist ports - 1</i></td></tr>
<tr><th id="259">259</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="260">260</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="intel_engine_execlists::port_mask" title='intel_engine_execlists::port_mask' data-ref="intel_engine_execlists::port_mask" data-ref-filename="intel_engine_execlists..port_mask">port_mask</dfn>;</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="263">263</th><td><i class="doc">	 *<span class="command"> @queue</span>: queue of requests, in priority lists</i></td></tr>
<tr><th id="264">264</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="265">265</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/rbtree.h.html#rb_root" title='rb_root' data-ref="rb_root" data-ref-filename="rb_root">rb_root</a> <dfn class="decl field" id="intel_engine_execlists::queue" title='intel_engine_execlists::queue' data-ref="intel_engine_execlists::queue" data-ref-filename="intel_engine_execlists..queue">queue</dfn>;</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="268">268</th><td><i class="doc">	 *<span class="command"> @first</span>: leftmost level in priority<span class="command"> @queue</span></i></td></tr>
<tr><th id="269">269</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="270">270</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/rbtree.h.html#rb_node" title='rb_node' data-ref="rb_node" data-ref-filename="rb_node">rb_node</a> *<dfn class="decl field" id="intel_engine_execlists::first" title='intel_engine_execlists::first' data-ref="intel_engine_execlists::first" data-ref-filename="intel_engine_execlists..first">first</dfn>;</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="273">273</th><td><i class="doc">	 *<span class="command"> @fw</span>_domains: forcewake domains for irq tasklet</i></td></tr>
<tr><th id="274">274</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="275">275</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="intel_engine_execlists::fw_domains" title='intel_engine_execlists::fw_domains' data-ref="intel_engine_execlists::fw_domains" data-ref-filename="intel_engine_execlists..fw_domains">fw_domains</dfn>;</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="278">278</th><td><i class="doc">	 *<span class="command"> @csb</span>_head: context status buffer head</i></td></tr>
<tr><th id="279">279</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="280">280</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="intel_engine_execlists::csb_head" title='intel_engine_execlists::csb_head' data-ref="intel_engine_execlists::csb_head" data-ref-filename="intel_engine_execlists..csb_head">csb_head</dfn>;</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="283">283</th><td><i class="doc">	 *<span class="command"> @csb</span>_use_mmio: access csb through mmio, instead of hwsp</i></td></tr>
<tr><th id="284">284</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="285">285</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl field" id="intel_engine_execlists::csb_use_mmio" title='intel_engine_execlists::csb_use_mmio' data-ref="intel_engine_execlists::csb_use_mmio" data-ref-filename="intel_engine_execlists..csb_use_mmio">csb_use_mmio</dfn>;</td></tr>
<tr><th id="286">286</th><td>};</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/INTEL_ENGINE_CS_MAX_NAME" data-ref="_M/INTEL_ENGINE_CS_MAX_NAME">INTEL_ENGINE_CS_MAX_NAME</dfn> 8</u></td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td><b>struct</b> <dfn class="type def" id="intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</dfn> {</td></tr>
<tr><th id="291">291</th><td>	<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="decl field" id="intel_engine_cs::i915" title='intel_engine_cs::i915' data-ref="intel_engine_cs::i915" data-ref-filename="intel_engine_cs..i915">i915</dfn>;</td></tr>
<tr><th id="292">292</th><td>	<em>char</em> <dfn class="decl field" id="intel_engine_cs::name" title='intel_engine_cs::name' data-ref="intel_engine_cs::name" data-ref-filename="intel_engine_cs..name">name</dfn>[<a class="macro" href="#288" title="8" data-ref="_M/INTEL_ENGINE_CS_MAX_NAME">INTEL_ENGINE_CS_MAX_NAME</a>];</td></tr>
<tr><th id="293">293</th><td>	<b>enum</b> <a class="type" href="#intel_engine_id" title='intel_engine_id' data-ref="intel_engine_id" data-ref-filename="intel_engine_id">intel_engine_id</a> <dfn class="decl field" id="intel_engine_cs::id" title='intel_engine_cs::id' data-ref="intel_engine_cs::id" data-ref-filename="intel_engine_cs..id">id</dfn>;</td></tr>
<tr><th id="294">294</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="intel_engine_cs::uabi_id" title='intel_engine_cs::uabi_id' data-ref="intel_engine_cs::uabi_id" data-ref-filename="intel_engine_cs..uabi_id">uabi_id</dfn>;</td></tr>
<tr><th id="295">295</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="intel_engine_cs::hw_id" title='intel_engine_cs::hw_id' data-ref="intel_engine_cs::hw_id" data-ref-filename="intel_engine_cs..hw_id">hw_id</dfn>;</td></tr>
<tr><th id="296">296</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="intel_engine_cs::guc_id" title='intel_engine_cs::guc_id' data-ref="intel_engine_cs::guc_id" data-ref-filename="intel_engine_cs..guc_id">guc_id</dfn>;</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="decl field" id="intel_engine_cs::class" title='intel_engine_cs::class' data-ref="intel_engine_cs::class" data-ref-filename="intel_engine_cs..class">class</dfn>;</td></tr>
<tr><th id="299">299</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8" data-ref-filename="u8">u8</a> <dfn class="decl field" id="intel_engine_cs::instance" title='intel_engine_cs::instance' data-ref="intel_engine_cs::instance" data-ref-filename="intel_engine_cs..instance">instance</dfn>;</td></tr>
<tr><th id="300">300</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_engine_cs::context_size" title='intel_engine_cs::context_size' data-ref="intel_engine_cs::context_size" data-ref-filename="intel_engine_cs..context_size">context_size</dfn>;</td></tr>
<tr><th id="301">301</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl field" id="intel_engine_cs::mmio_base" title='intel_engine_cs::mmio_base' data-ref="intel_engine_cs::mmio_base" data-ref-filename="intel_engine_cs..mmio_base">mmio_base</dfn>;</td></tr>
<tr><th id="302">302</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="intel_engine_cs::irq_shift" title='intel_engine_cs::irq_shift' data-ref="intel_engine_cs::irq_shift" data-ref-filename="intel_engine_cs..irq_shift">irq_shift</dfn>;</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>	<b>struct</b> <a class="type" href="#intel_ring" title='intel_ring' data-ref="intel_ring" data-ref-filename="intel_ring">intel_ring</a> *<dfn class="decl field" id="intel_engine_cs::buffer" title='intel_engine_cs::buffer' data-ref="intel_engine_cs::buffer" data-ref-filename="intel_engine_cs..buffer">buffer</dfn>;</td></tr>
<tr><th id="305">305</th><td>	<b>struct</b> <a class="type" href="i915_gem_timeline.h.html#intel_timeline" title='intel_timeline' data-ref="intel_timeline" data-ref-filename="intel_timeline">intel_timeline</a> *<dfn class="decl field" id="intel_engine_cs::timeline" title='intel_engine_cs::timeline' data-ref="intel_engine_cs::timeline" data-ref-filename="intel_engine_cs..timeline">timeline</dfn>;</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>	<b>struct</b> <a class="type" href="#intel_render_state" title='intel_render_state' data-ref="intel_render_state" data-ref-filename="intel_render_state">intel_render_state</a> *<dfn class="decl field" id="intel_engine_cs::render_state" title='intel_engine_cs::render_state' data-ref="intel_engine_cs::render_state" data-ref-filename="intel_engine_cs..render_state">render_state</dfn>;</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#atomic_t" title='atomic_t' data-type='struct atomic_t' data-ref="atomic_t" data-ref-filename="atomic_t">atomic_t</a> <dfn class="decl field" id="intel_engine_cs::irq_count" title='intel_engine_cs::irq_count' data-ref="intel_engine_cs::irq_count" data-ref-filename="intel_engine_cs..irq_count">irq_count</dfn>;</td></tr>
<tr><th id="310">310</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="intel_engine_cs::irq_posted" title='intel_engine_cs::irq_posted' data-ref="intel_engine_cs::irq_posted" data-ref-filename="intel_engine_cs..irq_posted">irq_posted</dfn>;</td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/ENGINE_IRQ_BREADCRUMB" data-ref="_M/ENGINE_IRQ_BREADCRUMB">ENGINE_IRQ_BREADCRUMB</dfn> 0</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/ENGINE_IRQ_EXECLIST" data-ref="_M/ENGINE_IRQ_EXECLIST">ENGINE_IRQ_EXECLIST</dfn> 1</u></td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>	<i>/* Rather than have every client wait upon all user interrupts,</i></td></tr>
<tr><th id="315">315</th><td><i>	 * with the herd waking after every interrupt and each doing the</i></td></tr>
<tr><th id="316">316</th><td><i>	 * heavyweight seqno dance, we delegate the task (of being the</i></td></tr>
<tr><th id="317">317</th><td><i>	 * bottom-half of the user interrupt) to the first client. After</i></td></tr>
<tr><th id="318">318</th><td><i>	 * every interrupt, we wake up one client, who does the heavyweight</i></td></tr>
<tr><th id="319">319</th><td><i>	 * coherent seqno read and either goes back to sleep (if incomplete),</i></td></tr>
<tr><th id="320">320</th><td><i>	 * or wakes up all the completed clients in parallel, before then</i></td></tr>
<tr><th id="321">321</th><td><i>	 * transferring the bottom-half status to the next client in the queue.</i></td></tr>
<tr><th id="322">322</th><td><i>	 *</i></td></tr>
<tr><th id="323">323</th><td><i>	 * Compared to walking the entire list of waiters in a single dedicated</i></td></tr>
<tr><th id="324">324</th><td><i>	 * bottom-half, we reduce the latency of the first waiter by avoiding</i></td></tr>
<tr><th id="325">325</th><td><i>	 * a context switch, but incur additional coherent seqno reads when</i></td></tr>
<tr><th id="326">326</th><td><i>	 * following the chain of request breadcrumbs. Since it is most likely</i></td></tr>
<tr><th id="327">327</th><td><i>	 * that we have a single client waiting on each seqno, then reducing</i></td></tr>
<tr><th id="328">328</th><td><i>	 * the overhead of waking that client is much preferred.</i></td></tr>
<tr><th id="329">329</th><td><i>	 */</i></td></tr>
<tr><th id="330">330</th><td>	<b>struct</b> <dfn class="type def" id="intel_breadcrumbs" title='intel_breadcrumbs' data-ref="intel_breadcrumbs" data-ref-filename="intel_breadcrumbs"><a class="type" href="#intel_breadcrumbs" title='intel_breadcrumbs' data-ref="intel_breadcrumbs" data-ref-filename="intel_breadcrumbs">intel_breadcrumbs</a></dfn> {</td></tr>
<tr><th id="331">331</th><td>		<a class="typedef" href="../../../../include/linux/spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t" data-ref-filename="spinlock_t">spinlock_t</a> <dfn class="decl field" id="intel_breadcrumbs::irq_lock" title='intel_breadcrumbs::irq_lock' data-ref="intel_breadcrumbs::irq_lock" data-ref-filename="intel_breadcrumbs..irq_lock">irq_lock</dfn>; <i>/* protects irq_*; irqsafe */</i></td></tr>
<tr><th id="332">332</th><td>		<b>struct</b> <a class="type" href="i915_gem_request.h.html#intel_wait" title='intel_wait' data-ref="intel_wait" data-ref-filename="intel_wait">intel_wait</a> *<dfn class="decl field" id="intel_breadcrumbs::irq_wait" title='intel_breadcrumbs::irq_wait' data-ref="intel_breadcrumbs::irq_wait" data-ref-filename="intel_breadcrumbs..irq_wait">irq_wait</dfn>; <i>/* oldest waiter by retirement */</i></td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td>		<a class="typedef" href="../../../../include/linux/spinlock_types.h.html#spinlock_t" title='spinlock_t' data-type='struct spinlock' data-ref="spinlock_t" data-ref-filename="spinlock_t">spinlock_t</a> <dfn class="decl field" id="intel_breadcrumbs::rb_lock" title='intel_breadcrumbs::rb_lock' data-ref="intel_breadcrumbs::rb_lock" data-ref-filename="intel_breadcrumbs..rb_lock">rb_lock</dfn>; <i>/* protects the rb and wraps irq_lock */</i></td></tr>
<tr><th id="335">335</th><td>		<b>struct</b> <a class="type" href="../../../../include/linux/rbtree.h.html#rb_root" title='rb_root' data-ref="rb_root" data-ref-filename="rb_root">rb_root</a> <dfn class="decl field" id="intel_breadcrumbs::waiters" title='intel_breadcrumbs::waiters' data-ref="intel_breadcrumbs::waiters" data-ref-filename="intel_breadcrumbs..waiters">waiters</dfn>; <i>/* sorted by retirement, priority */</i></td></tr>
<tr><th id="336">336</th><td>		<b>struct</b> <a class="type" href="../../../../include/linux/rbtree.h.html#rb_root" title='rb_root' data-ref="rb_root" data-ref-filename="rb_root">rb_root</a> <dfn class="decl field" id="intel_breadcrumbs::signals" title='intel_breadcrumbs::signals' data-ref="intel_breadcrumbs::signals" data-ref-filename="intel_breadcrumbs..signals">signals</dfn>; <i>/* sorted by retirement */</i></td></tr>
<tr><th id="337">337</th><td>		<b>struct</b> <a class="type" href="../../../../include/linux/sched.h.html#task_struct" title='task_struct' data-ref="task_struct" data-ref-filename="task_struct">task_struct</a> *<dfn class="decl field" id="intel_breadcrumbs::signaler" title='intel_breadcrumbs::signaler' data-ref="intel_breadcrumbs::signaler" data-ref-filename="intel_breadcrumbs..signaler">signaler</dfn>; <i>/* used for fence signalling */</i></td></tr>
<tr><th id="338">338</th><td>		<b>struct</b> <a class="type" href="i915_gem_request.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> <a class="macro" href="../../../../include/linux/compiler_types.h.html#46" title="" data-ref="_M/__rcu">__rcu</a> *<dfn class="decl field" id="intel_breadcrumbs::first_signal" title='intel_breadcrumbs::first_signal' data-ref="intel_breadcrumbs::first_signal" data-ref-filename="intel_breadcrumbs..first_signal">first_signal</dfn>;</td></tr>
<tr><th id="339">339</th><td>		<b>struct</b> <a class="type" href="../../../../include/linux/timer.h.html#timer_list" title='timer_list' data-ref="timer_list" data-ref-filename="timer_list">timer_list</a> <dfn class="decl field" id="intel_breadcrumbs::fake_irq" title='intel_breadcrumbs::fake_irq' data-ref="intel_breadcrumbs::fake_irq" data-ref-filename="intel_breadcrumbs..fake_irq">fake_irq</dfn>; <i>/* used after a missed interrupt */</i></td></tr>
<tr><th id="340">340</th><td>		<b>struct</b> <a class="type" href="../../../../include/linux/timer.h.html#timer_list" title='timer_list' data-ref="timer_list" data-ref-filename="timer_list">timer_list</a> <dfn class="decl field" id="intel_breadcrumbs::hangcheck" title='intel_breadcrumbs::hangcheck' data-ref="intel_breadcrumbs::hangcheck" data-ref-filename="intel_breadcrumbs..hangcheck">hangcheck</dfn>; <i>/* detect missed interrupts */</i></td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>		<em>unsigned</em> <em>int</em> <dfn class="decl field" id="intel_breadcrumbs::hangcheck_interrupts" title='intel_breadcrumbs::hangcheck_interrupts' data-ref="intel_breadcrumbs::hangcheck_interrupts" data-ref-filename="intel_breadcrumbs..hangcheck_interrupts">hangcheck_interrupts</dfn>;</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>		<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl field" id="intel_breadcrumbs::irq_armed" title='intel_breadcrumbs::irq_armed' data-ref="intel_breadcrumbs::irq_armed" data-ref-filename="intel_breadcrumbs..irq_armed">irq_armed</dfn> : <var>1</var>;</td></tr>
<tr><th id="345">345</th><td>		<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl field" id="intel_breadcrumbs::irq_enabled" title='intel_breadcrumbs::irq_enabled' data-ref="intel_breadcrumbs::irq_enabled" data-ref-filename="intel_breadcrumbs..irq_enabled">irq_enabled</dfn> : <var>1</var>;</td></tr>
<tr><th id="346">346</th><td>		<a class="macro" href="i915_selftest.h.html#85" title="" data-ref="_M/I915_SELFTEST_DECLARE">I915_SELFTEST_DECLARE</a>(bool mock : <var>1</var>);</td></tr>
<tr><th id="347">347</th><td>	} <dfn class="decl field" id="intel_engine_cs::breadcrumbs" title='intel_engine_cs::breadcrumbs' data-ref="intel_engine_cs::breadcrumbs" data-ref-filename="intel_engine_cs..breadcrumbs">breadcrumbs</dfn>;</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>	<i>/*</i></td></tr>
<tr><th id="350">350</th><td><i>	 * A pool of objects to use as shadow copies of client batch buffers</i></td></tr>
<tr><th id="351">351</th><td><i>	 * when the command parser is enabled. Prevents the client from</i></td></tr>
<tr><th id="352">352</th><td><i>	 * modifying the batch contents after software parsing.</i></td></tr>
<tr><th id="353">353</th><td><i>	 */</i></td></tr>
<tr><th id="354">354</th><td>	<b>struct</b> <a class="type" href="i915_gem_batch_pool.h.html#i915_gem_batch_pool" title='i915_gem_batch_pool' data-ref="i915_gem_batch_pool" data-ref-filename="i915_gem_batch_pool">i915_gem_batch_pool</a> <dfn class="decl field" id="intel_engine_cs::batch_pool" title='intel_engine_cs::batch_pool' data-ref="intel_engine_cs::batch_pool" data-ref-filename="intel_engine_cs..batch_pool">batch_pool</dfn>;</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>	<b>struct</b> <a class="type" href="#intel_hw_status_page" title='intel_hw_status_page' data-ref="intel_hw_status_page" data-ref-filename="intel_hw_status_page">intel_hw_status_page</a> <dfn class="decl field" id="intel_engine_cs::status_page" title='intel_engine_cs::status_page' data-ref="intel_engine_cs::status_page" data-ref-filename="intel_engine_cs..status_page">status_page</dfn>;</td></tr>
<tr><th id="357">357</th><td>	<b>struct</b> <a class="type" href="#i915_ctx_workarounds" title='i915_ctx_workarounds' data-ref="i915_ctx_workarounds" data-ref-filename="i915_ctx_workarounds">i915_ctx_workarounds</a> <dfn class="decl field" id="intel_engine_cs::wa_ctx" title='intel_engine_cs::wa_ctx' data-ref="intel_engine_cs::wa_ctx" data-ref-filename="intel_engine_cs..wa_ctx">wa_ctx</dfn>;</td></tr>
<tr><th id="358">358</th><td>	<b>struct</b> <a class="type" href="i915_vma.h.html#i915_vma" title='i915_vma' data-ref="i915_vma" data-ref-filename="i915_vma">i915_vma</a> *<dfn class="decl field" id="intel_engine_cs::scratch" title='intel_engine_cs::scratch' data-ref="intel_engine_cs::scratch" data-ref-filename="intel_engine_cs..scratch">scratch</dfn>;</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a>             <dfn class="decl field" id="intel_engine_cs::irq_keep_mask" title='intel_engine_cs::irq_keep_mask' data-ref="intel_engine_cs::irq_keep_mask" data-ref-filename="intel_engine_cs..irq_keep_mask">irq_keep_mask</dfn>; <i>/* always keep these interrupts */</i></td></tr>
<tr><th id="361">361</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a>		<dfn class="decl field" id="intel_engine_cs::irq_enable_mask" title='intel_engine_cs::irq_enable_mask' data-ref="intel_engine_cs::irq_enable_mask" data-ref-filename="intel_engine_cs..irq_enable_mask">irq_enable_mask</dfn>; <i>/* bitmask to enable ring interrupt */</i></td></tr>
<tr><th id="362">362</th><td>	<em>void</em>		(*<dfn class="decl field" id="intel_engine_cs::irq_enable" title='intel_engine_cs::irq_enable' data-ref="intel_engine_cs::irq_enable" data-ref-filename="intel_engine_cs..irq_enable">irq_enable</dfn>)(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col2 decl" id="902engine" title='engine' data-type='struct intel_engine_cs *' data-ref="902engine" data-ref-filename="902engine">engine</dfn>);</td></tr>
<tr><th id="363">363</th><td>	<em>void</em>		(*<dfn class="decl field" id="intel_engine_cs::irq_disable" title='intel_engine_cs::irq_disable' data-ref="intel_engine_cs::irq_disable" data-ref-filename="intel_engine_cs..irq_disable">irq_disable</dfn>)(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col3 decl" id="903engine" title='engine' data-type='struct intel_engine_cs *' data-ref="903engine" data-ref-filename="903engine">engine</dfn>);</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>	<em>int</em>		(*<dfn class="decl field" id="intel_engine_cs::init_hw" title='intel_engine_cs::init_hw' data-ref="intel_engine_cs::init_hw" data-ref-filename="intel_engine_cs..init_hw">init_hw</dfn>)(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col4 decl" id="904engine" title='engine' data-type='struct intel_engine_cs *' data-ref="904engine" data-ref-filename="904engine">engine</dfn>);</td></tr>
<tr><th id="366">366</th><td>	<em>void</em>		(*<dfn class="decl field" id="intel_engine_cs::reset_hw" title='intel_engine_cs::reset_hw' data-ref="intel_engine_cs::reset_hw" data-ref-filename="intel_engine_cs..reset_hw">reset_hw</dfn>)(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col5 decl" id="905engine" title='engine' data-type='struct intel_engine_cs *' data-ref="905engine" data-ref-filename="905engine">engine</dfn>,</td></tr>
<tr><th id="367">367</th><td>				    <b>struct</b> <a class="type" href="i915_gem_request.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col6 decl" id="906req" title='req' data-type='struct drm_i915_gem_request *' data-ref="906req" data-ref-filename="906req">req</dfn>);</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>	<em>void</em>		(*<dfn class="decl field" id="intel_engine_cs::set_default_submission" title='intel_engine_cs::set_default_submission' data-ref="intel_engine_cs::set_default_submission" data-ref-filename="intel_engine_cs..set_default_submission">set_default_submission</dfn>)(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col7 decl" id="907engine" title='engine' data-type='struct intel_engine_cs *' data-ref="907engine" data-ref-filename="907engine">engine</dfn>);</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>	<b>struct</b> <a class="type" href="#intel_ring" title='intel_ring' data-ref="intel_ring" data-ref-filename="intel_ring">intel_ring</a> *(*<dfn class="decl field" id="intel_engine_cs::context_pin" title='intel_engine_cs::context_pin' data-ref="intel_engine_cs::context_pin" data-ref-filename="intel_engine_cs..context_pin">context_pin</dfn>)(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col8 decl" id="908engine" title='engine' data-type='struct intel_engine_cs *' data-ref="908engine" data-ref-filename="908engine">engine</dfn>,</td></tr>
<tr><th id="372">372</th><td>					  <b>struct</b> <a class="type" href="i915_gem_context.h.html#i915_gem_context" title='i915_gem_context' data-ref="i915_gem_context" data-ref-filename="i915_gem_context">i915_gem_context</a> *<dfn class="local col9 decl" id="909ctx" title='ctx' data-type='struct i915_gem_context *' data-ref="909ctx" data-ref-filename="909ctx">ctx</dfn>);</td></tr>
<tr><th id="373">373</th><td>	<em>void</em>		(*<dfn class="decl field" id="intel_engine_cs::context_unpin" title='intel_engine_cs::context_unpin' data-ref="intel_engine_cs::context_unpin" data-ref-filename="intel_engine_cs..context_unpin">context_unpin</dfn>)(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col0 decl" id="910engine" title='engine' data-type='struct intel_engine_cs *' data-ref="910engine" data-ref-filename="910engine">engine</dfn>,</td></tr>
<tr><th id="374">374</th><td>					 <b>struct</b> <a class="type" href="i915_gem_context.h.html#i915_gem_context" title='i915_gem_context' data-ref="i915_gem_context" data-ref-filename="i915_gem_context">i915_gem_context</a> *<dfn class="local col1 decl" id="911ctx" title='ctx' data-type='struct i915_gem_context *' data-ref="911ctx" data-ref-filename="911ctx">ctx</dfn>);</td></tr>
<tr><th id="375">375</th><td>	<em>int</em>		(*<dfn class="decl field" id="intel_engine_cs::request_alloc" title='intel_engine_cs::request_alloc' data-ref="intel_engine_cs::request_alloc" data-ref-filename="intel_engine_cs..request_alloc">request_alloc</dfn>)(<b>struct</b> <a class="type" href="i915_gem_request.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col2 decl" id="912req" title='req' data-type='struct drm_i915_gem_request *' data-ref="912req" data-ref-filename="912req">req</dfn>);</td></tr>
<tr><th id="376">376</th><td>	<em>int</em>		(*<dfn class="decl field" id="intel_engine_cs::init_context" title='intel_engine_cs::init_context' data-ref="intel_engine_cs::init_context" data-ref-filename="intel_engine_cs..init_context">init_context</dfn>)(<b>struct</b> <a class="type" href="i915_gem_request.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col3 decl" id="913req" title='req' data-type='struct drm_i915_gem_request *' data-ref="913req" data-ref-filename="913req">req</dfn>);</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>	<em>int</em>		(*<dfn class="decl field" id="intel_engine_cs::emit_flush" title='intel_engine_cs::emit_flush' data-ref="intel_engine_cs::emit_flush" data-ref-filename="intel_engine_cs..emit_flush">emit_flush</dfn>)(<b>struct</b> <a class="type" href="i915_gem_request.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col4 decl" id="914request" title='request' data-type='struct drm_i915_gem_request *' data-ref="914request" data-ref-filename="914request">request</dfn>,</td></tr>
<tr><th id="379">379</th><td>				      <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col5 decl" id="915mode" title='mode' data-type='u32' data-ref="915mode" data-ref-filename="915mode">mode</dfn>);</td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/EMIT_INVALIDATE" data-ref="_M/EMIT_INVALIDATE">EMIT_INVALIDATE</dfn>	BIT(0)</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/EMIT_FLUSH" data-ref="_M/EMIT_FLUSH">EMIT_FLUSH</dfn>	BIT(1)</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/EMIT_BARRIER" data-ref="_M/EMIT_BARRIER">EMIT_BARRIER</dfn>	(EMIT_INVALIDATE | EMIT_FLUSH)</u></td></tr>
<tr><th id="383">383</th><td>	<em>int</em>		(*<dfn class="decl field" id="intel_engine_cs::emit_bb_start" title='intel_engine_cs::emit_bb_start' data-ref="intel_engine_cs::emit_bb_start" data-ref-filename="intel_engine_cs..emit_bb_start">emit_bb_start</dfn>)(<b>struct</b> <a class="type" href="i915_gem_request.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col6 decl" id="916req" title='req' data-type='struct drm_i915_gem_request *' data-ref="916req" data-ref-filename="916req">req</dfn>,</td></tr>
<tr><th id="384">384</th><td>					 <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="local col7 decl" id="917offset" title='offset' data-type='u64' data-ref="917offset" data-ref-filename="917offset">offset</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col8 decl" id="918length" title='length' data-type='u32' data-ref="918length" data-ref-filename="918length">length</dfn>,</td></tr>
<tr><th id="385">385</th><td>					 <em>unsigned</em> <em>int</em> <dfn class="local col9 decl" id="919dispatch_flags" title='dispatch_flags' data-type='unsigned int' data-ref="919dispatch_flags" data-ref-filename="919dispatch_flags">dispatch_flags</dfn>);</td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/I915_DISPATCH_SECURE" data-ref="_M/I915_DISPATCH_SECURE">I915_DISPATCH_SECURE</dfn> BIT(0)</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/I915_DISPATCH_PINNED" data-ref="_M/I915_DISPATCH_PINNED">I915_DISPATCH_PINNED</dfn> BIT(1)</u></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/I915_DISPATCH_RS" data-ref="_M/I915_DISPATCH_RS">I915_DISPATCH_RS</dfn>     BIT(2)</u></td></tr>
<tr><th id="389">389</th><td>	<em>void</em>		(*<dfn class="decl field" id="intel_engine_cs::emit_breadcrumb" title='intel_engine_cs::emit_breadcrumb' data-ref="intel_engine_cs::emit_breadcrumb" data-ref-filename="intel_engine_cs..emit_breadcrumb">emit_breadcrumb</dfn>)(<b>struct</b> <a class="type" href="i915_gem_request.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col0 decl" id="920req" title='req' data-type='struct drm_i915_gem_request *' data-ref="920req" data-ref-filename="920req">req</dfn>,</td></tr>
<tr><th id="390">390</th><td>					   <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> *<dfn class="local col1 decl" id="921cs" title='cs' data-type='u32 *' data-ref="921cs" data-ref-filename="921cs">cs</dfn>);</td></tr>
<tr><th id="391">391</th><td>	<em>int</em>		<dfn class="decl field" id="intel_engine_cs::emit_breadcrumb_sz" title='intel_engine_cs::emit_breadcrumb_sz' data-ref="intel_engine_cs::emit_breadcrumb_sz" data-ref-filename="intel_engine_cs..emit_breadcrumb_sz">emit_breadcrumb_sz</dfn>;</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>	<i>/* Pass the request to the hardware queue (e.g. directly into</i></td></tr>
<tr><th id="394">394</th><td><i>	 * the legacy ringbuffer or to the end of an execlist).</i></td></tr>
<tr><th id="395">395</th><td><i>	 *</i></td></tr>
<tr><th id="396">396</th><td><i>	 * This is called from an atomic context with irqs disabled; must</i></td></tr>
<tr><th id="397">397</th><td><i>	 * be irq safe.</i></td></tr>
<tr><th id="398">398</th><td><i>	 */</i></td></tr>
<tr><th id="399">399</th><td>	<em>void</em>		(*<dfn class="decl field" id="intel_engine_cs::submit_request" title='intel_engine_cs::submit_request' data-ref="intel_engine_cs::submit_request" data-ref-filename="intel_engine_cs..submit_request">submit_request</dfn>)(<b>struct</b> <a class="type" href="i915_gem_request.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col2 decl" id="922req" title='req' data-type='struct drm_i915_gem_request *' data-ref="922req" data-ref-filename="922req">req</dfn>);</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>	<i>/* Call when the priority on a request has changed and it and its</i></td></tr>
<tr><th id="402">402</th><td><i>	 * dependencies may need rescheduling. Note the request itself may</i></td></tr>
<tr><th id="403">403</th><td><i>	 * not be ready to run!</i></td></tr>
<tr><th id="404">404</th><td><i>	 *</i></td></tr>
<tr><th id="405">405</th><td><i>	 * Called under the struct_mutex.</i></td></tr>
<tr><th id="406">406</th><td><i>	 */</i></td></tr>
<tr><th id="407">407</th><td>	<em>void</em>		(*<dfn class="decl field" id="intel_engine_cs::schedule" title='intel_engine_cs::schedule' data-ref="intel_engine_cs::schedule" data-ref-filename="intel_engine_cs..schedule">schedule</dfn>)(<b>struct</b> <a class="type" href="i915_gem_request.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col3 decl" id="923request" title='request' data-type='struct drm_i915_gem_request *' data-ref="923request" data-ref-filename="923request">request</dfn>,</td></tr>
<tr><th id="408">408</th><td>				    <em>int</em> <dfn class="local col4 decl" id="924priority" title='priority' data-type='int' data-ref="924priority" data-ref-filename="924priority">priority</dfn>);</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td>	<i>/*</i></td></tr>
<tr><th id="411">411</th><td><i>	 * Cancel all requests on the hardware, or queued for execution.</i></td></tr>
<tr><th id="412">412</th><td><i>	 * This should only cancel the ready requests that have been</i></td></tr>
<tr><th id="413">413</th><td><i>	 * submitted to the engine (via the engine-&gt;submit_request callback).</i></td></tr>
<tr><th id="414">414</th><td><i>	 * This is called when marking the device as wedged.</i></td></tr>
<tr><th id="415">415</th><td><i>	 */</i></td></tr>
<tr><th id="416">416</th><td>	<em>void</em>		(*<dfn class="decl field" id="intel_engine_cs::cancel_requests" title='intel_engine_cs::cancel_requests' data-ref="intel_engine_cs::cancel_requests" data-ref-filename="intel_engine_cs..cancel_requests">cancel_requests</dfn>)(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col5 decl" id="925engine" title='engine' data-type='struct intel_engine_cs *' data-ref="925engine" data-ref-filename="925engine">engine</dfn>);</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>	<i>/* Some chipsets are not quite as coherent as advertised and need</i></td></tr>
<tr><th id="419">419</th><td><i>	 * an expensive kick to force a true read of the up-to-date seqno.</i></td></tr>
<tr><th id="420">420</th><td><i>	 * However, the up-to-date seqno is not always required and the last</i></td></tr>
<tr><th id="421">421</th><td><i>	 * seen value is good enough. Note that the seqno will always be</i></td></tr>
<tr><th id="422">422</th><td><i>	 * monotonic, even if not coherent.</i></td></tr>
<tr><th id="423">423</th><td><i>	 */</i></td></tr>
<tr><th id="424">424</th><td>	<em>void</em>		(*<dfn class="decl field" id="intel_engine_cs::irq_seqno_barrier" title='intel_engine_cs::irq_seqno_barrier' data-ref="intel_engine_cs::irq_seqno_barrier" data-ref-filename="intel_engine_cs..irq_seqno_barrier">irq_seqno_barrier</dfn>)(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col6 decl" id="926engine" title='engine' data-type='struct intel_engine_cs *' data-ref="926engine" data-ref-filename="926engine">engine</dfn>);</td></tr>
<tr><th id="425">425</th><td>	<em>void</em>		(*<dfn class="decl field" id="intel_engine_cs::cleanup" title='intel_engine_cs::cleanup' data-ref="intel_engine_cs::cleanup" data-ref-filename="intel_engine_cs..cleanup">cleanup</dfn>)(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col7 decl" id="927engine" title='engine' data-type='struct intel_engine_cs *' data-ref="927engine" data-ref-filename="927engine">engine</dfn>);</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>	<i>/* GEN8 signal/wait table - never trust comments!</i></td></tr>
<tr><th id="428">428</th><td><i>	 *	  signal to	signal to    signal to   signal to      signal to</i></td></tr>
<tr><th id="429">429</th><td><i>	 *	    RCS		   VCS          BCS        VECS		 VCS2</i></td></tr>
<tr><th id="430">430</th><td><i>	 *      --------------------------------------------------------------------</i></td></tr>
<tr><th id="431">431</th><td><i>	 *  RCS | NOP (0x00) | VCS (0x08) | BCS (0x10) | VECS (0x18) | VCS2 (0x20) |</i></td></tr>
<tr><th id="432">432</th><td><i>	 *	|-------------------------------------------------------------------</i></td></tr>
<tr><th id="433">433</th><td><i>	 *  VCS | RCS (0x28) | NOP (0x30) | BCS (0x38) | VECS (0x40) | VCS2 (0x48) |</i></td></tr>
<tr><th id="434">434</th><td><i>	 *	|-------------------------------------------------------------------</i></td></tr>
<tr><th id="435">435</th><td><i>	 *  BCS | RCS (0x50) | VCS (0x58) | NOP (0x60) | VECS (0x68) | VCS2 (0x70) |</i></td></tr>
<tr><th id="436">436</th><td><i>	 *	|-------------------------------------------------------------------</i></td></tr>
<tr><th id="437">437</th><td><i>	 * VECS | RCS (0x78) | VCS (0x80) | BCS (0x88) |  NOP (0x90) | VCS2 (0x98) |</i></td></tr>
<tr><th id="438">438</th><td><i>	 *	|-------------------------------------------------------------------</i></td></tr>
<tr><th id="439">439</th><td><i>	 * VCS2 | RCS (0xa0) | VCS (0xa8) | BCS (0xb0) | VECS (0xb8) | NOP  (0xc0) |</i></td></tr>
<tr><th id="440">440</th><td><i>	 *	|-------------------------------------------------------------------</i></td></tr>
<tr><th id="441">441</th><td><i>	 *</i></td></tr>
<tr><th id="442">442</th><td><i>	 * Generalization:</i></td></tr>
<tr><th id="443">443</th><td><i>	 *  f(x, y) := (x-&gt;id * NUM_RINGS * seqno_size) + (seqno_size * y-&gt;id)</i></td></tr>
<tr><th id="444">444</th><td><i>	 *  ie. transpose of g(x, y)</i></td></tr>
<tr><th id="445">445</th><td><i>	 *</i></td></tr>
<tr><th id="446">446</th><td><i>	 *	 sync from	sync from    sync from    sync from	sync from</i></td></tr>
<tr><th id="447">447</th><td><i>	 *	    RCS		   VCS          BCS        VECS		 VCS2</i></td></tr>
<tr><th id="448">448</th><td><i>	 *      --------------------------------------------------------------------</i></td></tr>
<tr><th id="449">449</th><td><i>	 *  RCS | NOP (0x00) | VCS (0x28) | BCS (0x50) | VECS (0x78) | VCS2 (0xa0) |</i></td></tr>
<tr><th id="450">450</th><td><i>	 *	|-------------------------------------------------------------------</i></td></tr>
<tr><th id="451">451</th><td><i>	 *  VCS | RCS (0x08) | NOP (0x30) | BCS (0x58) | VECS (0x80) | VCS2 (0xa8) |</i></td></tr>
<tr><th id="452">452</th><td><i>	 *	|-------------------------------------------------------------------</i></td></tr>
<tr><th id="453">453</th><td><i>	 *  BCS | RCS (0x10) | VCS (0x38) | NOP (0x60) | VECS (0x88) | VCS2 (0xb0) |</i></td></tr>
<tr><th id="454">454</th><td><i>	 *	|-------------------------------------------------------------------</i></td></tr>
<tr><th id="455">455</th><td><i>	 * VECS | RCS (0x18) | VCS (0x40) | BCS (0x68) |  NOP (0x90) | VCS2 (0xb8) |</i></td></tr>
<tr><th id="456">456</th><td><i>	 *	|-------------------------------------------------------------------</i></td></tr>
<tr><th id="457">457</th><td><i>	 * VCS2 | RCS (0x20) | VCS (0x48) | BCS (0x70) | VECS (0x98) |  NOP (0xc0) |</i></td></tr>
<tr><th id="458">458</th><td><i>	 *	|-------------------------------------------------------------------</i></td></tr>
<tr><th id="459">459</th><td><i>	 *</i></td></tr>
<tr><th id="460">460</th><td><i>	 * Generalization:</i></td></tr>
<tr><th id="461">461</th><td><i>	 *  g(x, y) := (y-&gt;id * NUM_RINGS * seqno_size) + (seqno_size * x-&gt;id)</i></td></tr>
<tr><th id="462">462</th><td><i>	 *  ie. transpose of f(x, y)</i></td></tr>
<tr><th id="463">463</th><td><i>	 */</i></td></tr>
<tr><th id="464">464</th><td>	<b>struct</b> {</td></tr>
<tr><th id="465">465</th><td>		<b>union</b> {</td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/GEN6_SEMAPHORE_LAST" data-ref="_M/GEN6_SEMAPHORE_LAST">GEN6_SEMAPHORE_LAST</dfn>	VECS_HW</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/GEN6_NUM_SEMAPHORES" data-ref="_M/GEN6_NUM_SEMAPHORES">GEN6_NUM_SEMAPHORES</dfn>	(GEN6_SEMAPHORE_LAST + 1)</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/GEN6_SEMAPHORES_MASK" data-ref="_M/GEN6_SEMAPHORES_MASK">GEN6_SEMAPHORES_MASK</dfn>	GENMASK(GEN6_SEMAPHORE_LAST, 0)</u></td></tr>
<tr><th id="469">469</th><td>			<b>struct</b> {</td></tr>
<tr><th id="470">470</th><td>				<i>/* our mbox written by others */</i></td></tr>
<tr><th id="471">471</th><td>				<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a>		<dfn class="decl field" id="intel_engine_cs::(anonymousstruct)::(anonymousunion)::(anonymous)::wait" title='intel_engine_cs::(anonymous struct)::(anonymous union)::(anonymous struct)::wait' data-ref="intel_engine_cs::(anonymousstruct)::(anonymousunion)::(anonymous)::wait" data-ref-filename="intel_engine_cs..(anonymousstruct)..(anonymousunion)..(anonymous)..wait">wait</dfn>[<a class="macro" href="#467" title="(3 + 1)" data-ref="_M/GEN6_NUM_SEMAPHORES">GEN6_NUM_SEMAPHORES</a>];</td></tr>
<tr><th id="472">472</th><td>				<i>/* mboxes this ring signals to */</i></td></tr>
<tr><th id="473">473</th><td>				<a class="typedef" href="i915_reg.h.html#i915_reg_t" title='i915_reg_t' data-type='struct i915_reg_t' data-ref="i915_reg_t" data-ref-filename="i915_reg_t">i915_reg_t</a>	<dfn class="decl field" id="intel_engine_cs::(anonymousstruct)::(anonymousunion)::(anonymous)::signal" title='intel_engine_cs::(anonymous struct)::(anonymous union)::(anonymous struct)::signal' data-ref="intel_engine_cs::(anonymousstruct)::(anonymousunion)::(anonymous)::signal" data-ref-filename="intel_engine_cs..(anonymousstruct)..(anonymousunion)..(anonymous)..signal">signal</dfn>[<a class="macro" href="#467" title="(3 + 1)" data-ref="_M/GEN6_NUM_SEMAPHORES">GEN6_NUM_SEMAPHORES</a>];</td></tr>
<tr><th id="474">474</th><td>			} <dfn class="decl field" id="intel_engine_cs::(anonymousstruct)::(anonymous)::mbox" title='intel_engine_cs::(anonymous struct)::(anonymous union)::mbox' data-ref="intel_engine_cs::(anonymousstruct)::(anonymous)::mbox" data-ref-filename="intel_engine_cs..(anonymousstruct)..(anonymous)..mbox">mbox</dfn>;</td></tr>
<tr><th id="475">475</th><td>			<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64" data-ref-filename="u64">u64</a>		<dfn class="decl field" id="intel_engine_cs::(anonymousstruct)::(anonymous)::signal_ggtt" title='intel_engine_cs::(anonymous struct)::(anonymous union)::signal_ggtt' data-ref="intel_engine_cs::(anonymousstruct)::(anonymous)::signal_ggtt" data-ref-filename="intel_engine_cs..(anonymousstruct)..(anonymous)..signal_ggtt">signal_ggtt</dfn>[<a class="macro" href="i915_gem.h.html#47" title="5" data-ref="_M/I915_NUM_ENGINES">I915_NUM_ENGINES</a>];</td></tr>
<tr><th id="476">476</th><td>		};</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>		<i>/* AKA wait() */</i></td></tr>
<tr><th id="479">479</th><td>		<em>int</em>	(*<dfn class="decl field" id="intel_engine_cs::(anonymous)::sync_to" title='intel_engine_cs::(anonymous struct)::sync_to' data-ref="intel_engine_cs::(anonymous)::sync_to" data-ref-filename="intel_engine_cs..(anonymous)..sync_to">sync_to</dfn>)(<b>struct</b> <a class="type" href="i915_gem_request.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col8 decl" id="928req" title='req' data-type='struct drm_i915_gem_request *' data-ref="928req" data-ref-filename="928req">req</dfn>,</td></tr>
<tr><th id="480">480</th><td>				   <b>struct</b> <a class="type" href="i915_gem_request.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col9 decl" id="929signal" title='signal' data-type='struct drm_i915_gem_request *' data-ref="929signal" data-ref-filename="929signal">signal</dfn>);</td></tr>
<tr><th id="481">481</th><td>		<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a>	*(*<dfn class="decl field" id="intel_engine_cs::(anonymous)::signal" title='intel_engine_cs::(anonymous struct)::signal' data-ref="intel_engine_cs::(anonymous)::signal" data-ref-filename="intel_engine_cs..(anonymous)..signal">signal</dfn>)(<b>struct</b> <a class="type" href="i915_gem_request.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col0 decl" id="930req" title='req' data-type='struct drm_i915_gem_request *' data-ref="930req" data-ref-filename="930req">req</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> *<dfn class="local col1 decl" id="931cs" title='cs' data-type='u32 *' data-ref="931cs" data-ref-filename="931cs">cs</dfn>);</td></tr>
<tr><th id="482">482</th><td>	} <dfn class="decl field" id="intel_engine_cs::semaphore" title='intel_engine_cs::semaphore' data-ref="intel_engine_cs::semaphore" data-ref-filename="intel_engine_cs..semaphore">semaphore</dfn>;</td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td>	<b>struct</b> <a class="type" href="#intel_engine_execlists" title='intel_engine_execlists' data-ref="intel_engine_execlists" data-ref-filename="intel_engine_execlists">intel_engine_execlists</a> <dfn class="decl field" id="intel_engine_cs::execlists" title='intel_engine_cs::execlists' data-ref="intel_engine_cs::execlists" data-ref-filename="intel_engine_cs..execlists">execlists</dfn>;</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td>	<i>/* Contexts are pinned whilst they are active on the GPU. The last</i></td></tr>
<tr><th id="487">487</th><td><i>	 * context executed remains active whilst the GPU is idle - the</i></td></tr>
<tr><th id="488">488</th><td><i>	 * switch away and write to the context object only occurs on the</i></td></tr>
<tr><th id="489">489</th><td><i>	 * next execution.  Contexts are only unpinned on retirement of the</i></td></tr>
<tr><th id="490">490</th><td><i>	 * following request ensuring that we can always write to the object</i></td></tr>
<tr><th id="491">491</th><td><i>	 * on the context switch even after idling. Across suspend, we switch</i></td></tr>
<tr><th id="492">492</th><td><i>	 * to the kernel context and trash it as the save may not happen</i></td></tr>
<tr><th id="493">493</th><td><i>	 * before the hardware is powered down.</i></td></tr>
<tr><th id="494">494</th><td><i>	 */</i></td></tr>
<tr><th id="495">495</th><td>	<b>struct</b> <a class="type" href="i915_gem_context.h.html#i915_gem_context" title='i915_gem_context' data-ref="i915_gem_context" data-ref-filename="i915_gem_context">i915_gem_context</a> *<dfn class="decl field" id="intel_engine_cs::last_retired_context" title='intel_engine_cs::last_retired_context' data-ref="intel_engine_cs::last_retired_context" data-ref-filename="intel_engine_cs..last_retired_context">last_retired_context</dfn>;</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>	<i>/* We track the current MI_SET_CONTEXT in order to eliminate</i></td></tr>
<tr><th id="498">498</th><td><i>	 * redudant context switches. This presumes that requests are not</i></td></tr>
<tr><th id="499">499</th><td><i>	 * reordered! Or when they are the tracking is updated along with</i></td></tr>
<tr><th id="500">500</th><td><i>	 * the emission of individual requests into the legacy command</i></td></tr>
<tr><th id="501">501</th><td><i>	 * stream (ring).</i></td></tr>
<tr><th id="502">502</th><td><i>	 */</i></td></tr>
<tr><th id="503">503</th><td>	<b>struct</b> <a class="type" href="i915_gem_context.h.html#i915_gem_context" title='i915_gem_context' data-ref="i915_gem_context" data-ref-filename="i915_gem_context">i915_gem_context</a> *<dfn class="decl field" id="intel_engine_cs::legacy_active_context" title='intel_engine_cs::legacy_active_context' data-ref="intel_engine_cs::legacy_active_context" data-ref-filename="intel_engine_cs..legacy_active_context">legacy_active_context</dfn>;</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>	<i>/* status_notifier: list of callbacks for context-switch changes */</i></td></tr>
<tr><th id="506">506</th><td>	<b>struct</b> <a class="type" href="../../../../include/linux/notifier.h.html#atomic_notifier_head" title='atomic_notifier_head' data-ref="atomic_notifier_head" data-ref-filename="atomic_notifier_head">atomic_notifier_head</a> <dfn class="decl field" id="intel_engine_cs::context_status_notifier" title='intel_engine_cs::context_status_notifier' data-ref="intel_engine_cs::context_status_notifier" data-ref-filename="intel_engine_cs..context_status_notifier">context_status_notifier</dfn>;</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>	<b>struct</b> <a class="type" href="#intel_engine_hangcheck" title='intel_engine_hangcheck' data-ref="intel_engine_hangcheck" data-ref-filename="intel_engine_hangcheck">intel_engine_hangcheck</a> <dfn class="decl field" id="intel_engine_cs::hangcheck" title='intel_engine_cs::hangcheck' data-ref="intel_engine_cs::hangcheck" data-ref-filename="intel_engine_cs..hangcheck">hangcheck</dfn>;</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td>	<a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl field" id="intel_engine_cs::needs_cmd_parser" title='intel_engine_cs::needs_cmd_parser' data-ref="intel_engine_cs::needs_cmd_parser" data-ref-filename="intel_engine_cs..needs_cmd_parser">needs_cmd_parser</dfn>;</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>	<i>/*</i></td></tr>
<tr><th id="513">513</th><td><i>	 * Table of commands the command parser needs to know about</i></td></tr>
<tr><th id="514">514</th><td><i>	 * for this engine.</i></td></tr>
<tr><th id="515">515</th><td><i>	 */</i></td></tr>
<tr><th id="516">516</th><td>	<a class="macro" href="../../../../include/linux/hashtable.h.html#24" title="struct hlist_head cmd_hash[1 &lt;&lt; (9)]" data-ref="_M/DECLARE_HASHTABLE">DECLARE_HASHTABLE</a>(<dfn class="decl field" id="intel_engine_cs::cmd_hash" title='intel_engine_cs::cmd_hash' data-ref="intel_engine_cs::cmd_hash" data-ref-filename="intel_engine_cs..cmd_hash">cmd_hash</dfn>, <a class="macro" href="#13" title="9" data-ref="_M/I915_CMD_HASH_ORDER">I915_CMD_HASH_ORDER</a>);</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td>	<i>/*</i></td></tr>
<tr><th id="519">519</th><td><i>	 * Table of registers allowed in commands that read/write registers.</i></td></tr>
<tr><th id="520">520</th><td><i>	 */</i></td></tr>
<tr><th id="521">521</th><td>	<em>const</em> <b>struct</b> <a class="type" href="#drm_i915_reg_table" title='drm_i915_reg_table' data-ref="drm_i915_reg_table" data-ref-filename="drm_i915_reg_table">drm_i915_reg_table</a> *<dfn class="decl field" id="intel_engine_cs::reg_tables" title='intel_engine_cs::reg_tables' data-ref="intel_engine_cs::reg_tables" data-ref-filename="intel_engine_cs..reg_tables">reg_tables</dfn>;</td></tr>
<tr><th id="522">522</th><td>	<em>int</em> <dfn class="decl field" id="intel_engine_cs::reg_table_count" title='intel_engine_cs::reg_table_count' data-ref="intel_engine_cs::reg_table_count" data-ref-filename="intel_engine_cs..reg_table_count">reg_table_count</dfn>;</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td>	<i>/*</i></td></tr>
<tr><th id="525">525</th><td><i>	 * Returns the bitmask for the length field of the specified command.</i></td></tr>
<tr><th id="526">526</th><td><i>	 * Return 0 for an unrecognized/invalid command.</i></td></tr>
<tr><th id="527">527</th><td><i>	 *</i></td></tr>
<tr><th id="528">528</th><td><i>	 * If the command parser finds an entry for a command in the engine's</i></td></tr>
<tr><th id="529">529</th><td><i>	 * cmd_tables, it gets the command's length based on the table entry.</i></td></tr>
<tr><th id="530">530</th><td><i>	 * If not, it calls this function to determine the per-engine length</i></td></tr>
<tr><th id="531">531</th><td><i>	 * field encoding for the command (i.e. different opcode ranges use</i></td></tr>
<tr><th id="532">532</th><td><i>	 * certain bits to encode the command length in the header).</i></td></tr>
<tr><th id="533">533</th><td><i>	 */</i></td></tr>
<tr><th id="534">534</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> (*<dfn class="decl field" id="intel_engine_cs::get_cmd_length_mask" title='intel_engine_cs::get_cmd_length_mask' data-ref="intel_engine_cs::get_cmd_length_mask" data-ref-filename="intel_engine_cs..get_cmd_length_mask">get_cmd_length_mask</dfn>)(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col2 decl" id="932cmd_header" title='cmd_header' data-type='u32' data-ref="932cmd_header" data-ref-filename="932cmd_header">cmd_header</dfn>);</td></tr>
<tr><th id="535">535</th><td>};</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em></td></tr>
<tr><th id="538">538</th><td><dfn class="decl def fn" id="execlists_set_active" title='execlists_set_active' data-ref="execlists_set_active" data-ref-filename="execlists_set_active">execlists_set_active</dfn>(<b>struct</b> <a class="type" href="#intel_engine_execlists" title='intel_engine_execlists' data-ref="intel_engine_execlists" data-ref-filename="intel_engine_execlists">intel_engine_execlists</a> *<dfn class="local col3 decl" id="933execlists" title='execlists' data-type='struct intel_engine_execlists *' data-ref="933execlists" data-ref-filename="933execlists">execlists</dfn>,</td></tr>
<tr><th id="539">539</th><td>		     <em>unsigned</em> <em>int</em> <dfn class="local col4 decl" id="934bit" title='bit' data-type='unsigned int' data-ref="934bit" data-ref-filename="934bit">bit</dfn>)</td></tr>
<tr><th id="540">540</th><td>{</td></tr>
<tr><th id="541">541</th><td>	<a class="ref fn" href="../../../../arch/x86/include/asm/bitops.h.html#__set_bit" title='__set_bit' data-ref="__set_bit" data-ref-filename="__set_bit">__set_bit</a>(<a class="local col4 ref" href="#934bit" title='bit' data-ref="934bit" data-ref-filename="934bit">bit</a>, (<em>unsigned</em> <em>long</em> *)&amp;<a class="local col3 ref" href="#933execlists" title='execlists' data-ref="933execlists" data-ref-filename="933execlists">execlists</a>-&gt;<a class="ref field" href="#intel_engine_execlists::active" title='intel_engine_execlists::active' data-ref="intel_engine_execlists::active" data-ref-filename="intel_engine_execlists..active">active</a>);</td></tr>
<tr><th id="542">542</th><td>}</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em></td></tr>
<tr><th id="545">545</th><td><dfn class="decl def fn" id="execlists_clear_active" title='execlists_clear_active' data-ref="execlists_clear_active" data-ref-filename="execlists_clear_active">execlists_clear_active</dfn>(<b>struct</b> <a class="type" href="#intel_engine_execlists" title='intel_engine_execlists' data-ref="intel_engine_execlists" data-ref-filename="intel_engine_execlists">intel_engine_execlists</a> *<dfn class="local col5 decl" id="935execlists" title='execlists' data-type='struct intel_engine_execlists *' data-ref="935execlists" data-ref-filename="935execlists">execlists</dfn>,</td></tr>
<tr><th id="546">546</th><td>		       <em>unsigned</em> <em>int</em> <dfn class="local col6 decl" id="936bit" title='bit' data-type='unsigned int' data-ref="936bit" data-ref-filename="936bit">bit</dfn>)</td></tr>
<tr><th id="547">547</th><td>{</td></tr>
<tr><th id="548">548</th><td>	<a class="ref fn" href="../../../../arch/x86/include/asm/bitops.h.html#__clear_bit" title='__clear_bit' data-ref="__clear_bit" data-ref-filename="__clear_bit">__clear_bit</a>(<a class="local col6 ref" href="#936bit" title='bit' data-ref="936bit" data-ref-filename="936bit">bit</a>, (<em>unsigned</em> <em>long</em> *)&amp;<a class="local col5 ref" href="#935execlists" title='execlists' data-ref="935execlists" data-ref-filename="935execlists">execlists</a>-&gt;<a class="ref field" href="#intel_engine_execlists::active" title='intel_engine_execlists::active' data-ref="intel_engine_execlists::active" data-ref-filename="intel_engine_execlists..active">active</a>);</td></tr>
<tr><th id="549">549</th><td>}</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a></td></tr>
<tr><th id="552">552</th><td><dfn class="decl def fn" id="execlists_is_active" title='execlists_is_active' data-ref="execlists_is_active" data-ref-filename="execlists_is_active">execlists_is_active</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#intel_engine_execlists" title='intel_engine_execlists' data-ref="intel_engine_execlists" data-ref-filename="intel_engine_execlists">intel_engine_execlists</a> *<dfn class="local col7 decl" id="937execlists" title='execlists' data-type='const struct intel_engine_execlists *' data-ref="937execlists" data-ref-filename="937execlists">execlists</dfn>,</td></tr>
<tr><th id="553">553</th><td>		    <em>unsigned</em> <em>int</em> <dfn class="local col8 decl" id="938bit" title='bit' data-type='unsigned int' data-ref="938bit" data-ref-filename="938bit">bit</dfn>)</td></tr>
<tr><th id="554">554</th><td>{</td></tr>
<tr><th id="555">555</th><td>	<b>return</b> <a class="macro" href="../../../../arch/x86/include/asm/bitops.h.html#349" title="(__builtin_constant_p((bit)) ? constant_test_bit((bit), ((unsigned long *)&amp;execlists-&gt;active)) : variable_test_bit((bit), ((unsigned long *)&amp;execlists-&gt;active)))" data-ref="_M/test_bit">test_bit</a>(<a class="local col8 ref" href="#938bit" title='bit' data-ref="938bit" data-ref-filename="938bit">bit</a>, (<em>unsigned</em> <em>long</em> *)&amp;<a class="local col7 ref" href="#937execlists" title='execlists' data-ref="937execlists" data-ref-filename="937execlists">execlists</a>-&gt;<a class="ref field" href="#intel_engine_execlists::active" title='intel_engine_execlists::active' data-ref="intel_engine_execlists::active" data-ref-filename="intel_engine_execlists..active">active</a>);</td></tr>
<tr><th id="556">556</th><td>}</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>unsigned</em> <em>int</em></td></tr>
<tr><th id="559">559</th><td><dfn class="decl def fn" id="execlists_num_ports" title='execlists_num_ports' data-ref="execlists_num_ports" data-ref-filename="execlists_num_ports">execlists_num_ports</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#intel_engine_execlists" title='intel_engine_execlists' data-ref="intel_engine_execlists" data-ref-filename="intel_engine_execlists">intel_engine_execlists</a> * <em>const</em> <dfn class="local col9 decl" id="939execlists" title='execlists' data-type='const struct intel_engine_execlists *const' data-ref="939execlists" data-ref-filename="939execlists">execlists</dfn>)</td></tr>
<tr><th id="560">560</th><td>{</td></tr>
<tr><th id="561">561</th><td>	<b>return</b> <a class="local col9 ref" href="#939execlists" title='execlists' data-ref="939execlists" data-ref-filename="939execlists">execlists</a>-&gt;<a class="ref field" href="#intel_engine_execlists::port_mask" title='intel_engine_execlists::port_mask' data-ref="intel_engine_execlists::port_mask" data-ref-filename="intel_engine_execlists..port_mask">port_mask</a> + <var>1</var>;</td></tr>
<tr><th id="562">562</th><td>}</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em></td></tr>
<tr><th id="565">565</th><td><dfn class="decl def fn" id="execlists_port_complete" title='execlists_port_complete' data-ref="execlists_port_complete" data-ref-filename="execlists_port_complete">execlists_port_complete</dfn>(<b>struct</b> <a class="type" href="#intel_engine_execlists" title='intel_engine_execlists' data-ref="intel_engine_execlists" data-ref-filename="intel_engine_execlists">intel_engine_execlists</a> * <em>const</em> <dfn class="local col0 decl" id="940execlists" title='execlists' data-type='struct intel_engine_execlists *const' data-ref="940execlists" data-ref-filename="940execlists">execlists</dfn>,</td></tr>
<tr><th id="566">566</th><td>			<b>struct</b> <a class="type" href="#execlist_port" title='execlist_port' data-ref="execlist_port" data-ref-filename="execlist_port">execlist_port</a> * <em>const</em> <dfn class="local col1 decl" id="941port" title='port' data-type='struct execlist_port *const' data-ref="941port" data-ref-filename="941port">port</dfn>)</td></tr>
<tr><th id="567">567</th><td>{</td></tr>
<tr><th id="568">568</th><td>	<em>const</em> <em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="942m" title='m' data-type='const unsigned int' data-ref="942m" data-ref-filename="942m">m</dfn> = <a class="local col0 ref" href="#940execlists" title='execlists' data-ref="940execlists" data-ref-filename="940execlists">execlists</a>-&gt;<a class="ref field" href="#intel_engine_execlists::port_mask" title='intel_engine_execlists::port_mask' data-ref="intel_engine_execlists::port_mask" data-ref-filename="intel_engine_execlists..port_mask">port_mask</a>;</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td>	<a class="macro" href="i915_gem.h.html#39" title="((void)(sizeof(( long)(((port) - (execlists)-&gt;port) != 0))))" data-ref="_M/GEM_BUG_ON">GEM_BUG_ON</a>(<a class="macro" href="#234" title="((port) - (execlists)-&gt;port)" data-ref="_M/port_index">port_index</a>(<a class="local col1 ref" href="#941port" title='port' data-ref="941port" data-ref-filename="941port">port</a>, <a class="local col0 ref" href="#940execlists" title='execlists' data-ref="940execlists" data-ref-filename="940execlists">execlists</a>) != <var>0</var>);</td></tr>
<tr><th id="571">571</th><td>	<a class="macro" href="i915_gem.h.html#39" title="((void)(sizeof(( long)(!execlists_is_active(execlists, 0)))))" data-ref="_M/GEM_BUG_ON">GEM_BUG_ON</a>(!<a class="ref fn" href="#execlists_is_active" title='execlists_is_active' data-ref="execlists_is_active" data-ref-filename="execlists_is_active">execlists_is_active</a>(<a class="local col0 ref" href="#940execlists" title='execlists' data-ref="940execlists" data-ref-filename="940execlists">execlists</a>, <a class="macro" href="#254" title="0" data-ref="_M/EXECLISTS_ACTIVE_USER">EXECLISTS_ACTIVE_USER</a>));</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>	<a class="ref fn" href="../../../../arch/x86/include/asm/string_64.h.html#memmove" title='memmove' data-ref="memmove" data-ref-filename="memmove">memmove</a>(<a class="local col1 ref" href="#941port" title='port' data-ref="941port" data-ref-filename="941port">port</a>, <a class="local col1 ref" href="#941port" title='port' data-ref="941port" data-ref-filename="941port">port</a> + <var>1</var>, <a class="local col2 ref" href="#942m" title='m' data-ref="942m" data-ref-filename="942m">m</a> * <b>sizeof</b>(<b>struct</b> <a class="type" href="#execlist_port" title='execlist_port' data-ref="execlist_port" data-ref-filename="execlist_port">execlist_port</a>));</td></tr>
<tr><th id="574">574</th><td>	<a class="ref fn" href="../../../../arch/x86/include/asm/string_64.h.html#memset" title='memset' data-ref="memset" data-ref-filename="memset">memset</a>(<a class="local col1 ref" href="#941port" title='port' data-ref="941port" data-ref-filename="941port">port</a> + <a class="local col2 ref" href="#942m" title='m' data-ref="942m" data-ref-filename="942m">m</a>, <var>0</var>, <b>sizeof</b>(<b>struct</b> <a class="type" href="#execlist_port" title='execlist_port' data-ref="execlist_port" data-ref-filename="execlist_port">execlist_port</a>));</td></tr>
<tr><th id="575">575</th><td>}</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>unsigned</em> <em>int</em></td></tr>
<tr><th id="578">578</th><td><dfn class="decl def fn" id="intel_engine_flag" title='intel_engine_flag' data-ref="intel_engine_flag" data-ref-filename="intel_engine_flag">intel_engine_flag</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col3 decl" id="943engine" title='engine' data-type='const struct intel_engine_cs *' data-ref="943engine" data-ref-filename="943engine">engine</dfn>)</td></tr>
<tr><th id="579">579</th><td>{</td></tr>
<tr><th id="580">580</th><td>	<b>return</b> <a class="macro" href="../../../../include/linux/bitops.h.html#7" title="(1UL &lt;&lt; (engine-&gt;id))" data-ref="_M/BIT">BIT</a>(<a class="local col3 ref" href="#943engine" title='engine' data-ref="943engine" data-ref-filename="943engine">engine</a>-&gt;<a class="ref field" href="#intel_engine_cs::id" title='intel_engine_cs::id' data-ref="intel_engine_cs::id" data-ref-filename="intel_engine_cs..id">id</a>);</td></tr>
<tr><th id="581">581</th><td>}</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a></td></tr>
<tr><th id="584">584</th><td><dfn class="decl def fn" id="intel_read_status_page" title='intel_read_status_page' data-ref="intel_read_status_page" data-ref-filename="intel_read_status_page">intel_read_status_page</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col4 decl" id="944engine" title='engine' data-type='struct intel_engine_cs *' data-ref="944engine" data-ref-filename="944engine">engine</dfn>, <em>int</em> <dfn class="local col5 decl" id="945reg" title='reg' data-type='int' data-ref="945reg" data-ref-filename="945reg">reg</dfn>)</td></tr>
<tr><th id="585">585</th><td>{</td></tr>
<tr><th id="586">586</th><td>	<i>/* Ensure that the compiler doesn't optimize away the load. */</i></td></tr>
<tr><th id="587">587</th><td>	<b>return</b> <a class="macro" href="../../../../include/linux/compiler.h.html#254" title="({ union { typeof(engine-&gt;status_page.page_addr[reg]) __val; char __c[1]; } __u; if (1) __read_once_size(&amp;(engine-&gt;status_page.page_addr[reg]), __u.__c, sizeof(engine-&gt;status_page.page_addr[reg])); else __read_once_size_nocheck(&amp;(engine-&gt;status_page.page_addr[reg]), __u.__c, sizeof(engine-&gt;status_page.page_addr[reg])); do { } while (0); __u.__val; })" data-ref="_M/READ_ONCE">READ_ONCE</a>(<a class="local col4 ref" href="#944engine" title='engine' data-ref="944engine" data-ref-filename="944engine">engine</a>-&gt;<a class="ref field" href="#intel_engine_cs::status_page" title='intel_engine_cs::status_page' data-ref="intel_engine_cs::status_page" data-ref-filename="intel_engine_cs..status_page">status_page</a>.<a class="ref field" href="#intel_hw_status_page::page_addr" title='intel_hw_status_page::page_addr' data-ref="intel_hw_status_page::page_addr" data-ref-filename="intel_hw_status_page..page_addr">page_addr</a>[<a class="local col5 ref" href="#945reg" title='reg' data-ref="945reg" data-ref-filename="945reg">reg</a>]);</td></tr>
<tr><th id="588">588</th><td>}</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em></td></tr>
<tr><th id="591">591</th><td><dfn class="decl def fn" id="intel_write_status_page" title='intel_write_status_page' data-ref="intel_write_status_page" data-ref-filename="intel_write_status_page">intel_write_status_page</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col6 decl" id="946engine" title='engine' data-type='struct intel_engine_cs *' data-ref="946engine" data-ref-filename="946engine">engine</dfn>, <em>int</em> <dfn class="local col7 decl" id="947reg" title='reg' data-type='int' data-ref="947reg" data-ref-filename="947reg">reg</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col8 decl" id="948value" title='value' data-type='u32' data-ref="948value" data-ref-filename="948value">value</dfn>)</td></tr>
<tr><th id="592">592</th><td>{</td></tr>
<tr><th id="593">593</th><td>	<i>/* Writing into the status page should be done sparingly. Since</i></td></tr>
<tr><th id="594">594</th><td><i>	 * we do when we are uncertain of the device state, we take a bit</i></td></tr>
<tr><th id="595">595</th><td><i>	 * of extra paranoia to try and ensure that the HWS takes the value</i></td></tr>
<tr><th id="596">596</th><td><i>	 * we give and that it doesn't end up trapped inside the CPU!</i></td></tr>
<tr><th id="597">597</th><td><i>	 */</i></td></tr>
<tr><th id="598">598</th><td>	<b>if</b> (<a class="macro" href="../../../../arch/x86/include/asm/cpufeature.h.html#192" title="( __builtin_constant_p((__builtin_constant_p(( 0*32+19)) &amp;&amp; ( (((( 0*32+19))&gt;&gt;5)==(0) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; ((1&lt;&lt;(( 0*32+ 0) &amp; 31))|(1&lt;&lt;(( 0*32+ 3)) &amp; 31)|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|(1&lt;&lt;(( 0*32+13)) &amp; 31)|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31))) )) || (((( 0*32+19))&gt;&gt;5)==(1) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; ((1&lt;&lt;(( 1*32+29) &amp; 31))|0) )) || (((( 0*32+19))&gt;&gt;5)==(2) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(3) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; ((1&lt;&lt;(( 3*32+20) &amp; 31))) )) || (((( 0*32+19))&gt;&gt;5)==(4) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; (0) )) || (((( 0*32+19))&gt;&gt;5)==(5) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(6) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(7) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(8) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(9) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(10) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(11) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(12) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(13) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(14) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(15) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(16) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; (0) )) || (((( 0*32+19))&gt;&gt;5)==(17) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(18) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (sizeof(struct { int:(-!!(19 != 19)); })) || (sizeof(struct { int:(-!!(19 != 19)); }))) ? 1 : (__builtin_constant_p((( 0*32+19))) ? constant_test_bit((( 0*32+19)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability))) : variable_test_bit((( 0*32+19)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability)))))) ? (__builtin_constant_p(( 0*32+19)) &amp;&amp; ( (((( 0*32+19))&gt;&gt;5)==(0) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; ((1&lt;&lt;(( 0*32+ 0) &amp; 31))|(1&lt;&lt;(( 0*32+ 3)) &amp; 31)|(1&lt;&lt;(( 0*32+ 5) &amp; 31))|(1&lt;&lt;(( 0*32+ 6) &amp; 31))| (1&lt;&lt;(( 0*32+ 8) &amp; 31))|(1&lt;&lt;(( 0*32+13)) &amp; 31)|(1&lt;&lt;(( 0*32+24) &amp; 31))|(1&lt;&lt;(( 0*32+15) &amp; 31))| (1&lt;&lt;(( 0*32+25) &amp; 31))|(1&lt;&lt;(( 0*32+26) &amp; 31))) )) || (((( 0*32+19))&gt;&gt;5)==(1) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; ((1&lt;&lt;(( 1*32+29) &amp; 31))|0) )) || (((( 0*32+19))&gt;&gt;5)==(2) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(3) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; ((1&lt;&lt;(( 3*32+20) &amp; 31))) )) || (((( 0*32+19))&gt;&gt;5)==(4) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; (0) )) || (((( 0*32+19))&gt;&gt;5)==(5) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(6) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(7) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(8) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(9) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(10) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(11) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(12) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(13) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(14) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(15) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(16) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; (0) )) || (((( 0*32+19))&gt;&gt;5)==(17) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (((( 0*32+19))&gt;&gt;5)==(18) &amp;&amp; (1UL&lt;&lt;((( 0*32+19))&amp;31) &amp; 0 )) || (sizeof(struct { int:(-!!(19 != 19)); })) || (sizeof(struct { int:(-!!(19 != 19)); }))) ? 1 : (__builtin_constant_p((( 0*32+19))) ? constant_test_bit((( 0*32+19)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability))) : variable_test_bit((( 0*32+19)), ((unsigned long *)((&amp;boot_cpu_data)-&gt;x86_capability))))) : _static_cpu_has(( 0*32+19)) )" data-ref="_M/static_cpu_has">static_cpu_has</a>(<a class="macro" href="../../../../arch/x86/include/asm/cpufeatures.h.html#47" title="( 0*32+19)" data-ref="_M/X86_FEATURE_CLFLUSH">X86_FEATURE_CLFLUSH</a>)) {</td></tr>
<tr><th id="599">599</th><td>		<a class="macro" href="../../../../arch/x86/include/asm/barrier.h.html#22" title="asm volatile(&quot;mfence&quot;:::&quot;memory&quot;)" data-ref="_M/mb">mb</a>();</td></tr>
<tr><th id="600">600</th><td>		<a class="ref fn" href="../../../../arch/x86/include/asm/special_insns.h.html#clflush" title='clflush' data-ref="clflush" data-ref-filename="clflush">clflush</a>(&amp;<a class="local col6 ref" href="#946engine" title='engine' data-ref="946engine" data-ref-filename="946engine">engine</a>-&gt;<a class="ref field" href="#intel_engine_cs::status_page" title='intel_engine_cs::status_page' data-ref="intel_engine_cs::status_page" data-ref-filename="intel_engine_cs..status_page">status_page</a>.<a class="ref field" href="#intel_hw_status_page::page_addr" title='intel_hw_status_page::page_addr' data-ref="intel_hw_status_page::page_addr" data-ref-filename="intel_hw_status_page..page_addr">page_addr</a>[<a class="local col7 ref" href="#947reg" title='reg' data-ref="947reg" data-ref-filename="947reg">reg</a>]);</td></tr>
<tr><th id="601">601</th><td>		<a class="local col6 ref" href="#946engine" title='engine' data-ref="946engine" data-ref-filename="946engine">engine</a>-&gt;<a class="ref field" href="#intel_engine_cs::status_page" title='intel_engine_cs::status_page' data-ref="intel_engine_cs::status_page" data-ref-filename="intel_engine_cs..status_page">status_page</a>.<a class="ref field" href="#intel_hw_status_page::page_addr" title='intel_hw_status_page::page_addr' data-ref="intel_hw_status_page::page_addr" data-ref-filename="intel_hw_status_page..page_addr">page_addr</a>[<a class="local col7 ref" href="#947reg" title='reg' data-ref="947reg" data-ref-filename="947reg">reg</a>] = <a class="local col8 ref" href="#948value" title='value' data-ref="948value" data-ref-filename="948value">value</a>;</td></tr>
<tr><th id="602">602</th><td>		<a class="ref fn" href="../../../../arch/x86/include/asm/special_insns.h.html#clflush" title='clflush' data-ref="clflush" data-ref-filename="clflush">clflush</a>(&amp;<a class="local col6 ref" href="#946engine" title='engine' data-ref="946engine" data-ref-filename="946engine">engine</a>-&gt;<a class="ref field" href="#intel_engine_cs::status_page" title='intel_engine_cs::status_page' data-ref="intel_engine_cs::status_page" data-ref-filename="intel_engine_cs..status_page">status_page</a>.<a class="ref field" href="#intel_hw_status_page::page_addr" title='intel_hw_status_page::page_addr' data-ref="intel_hw_status_page::page_addr" data-ref-filename="intel_hw_status_page..page_addr">page_addr</a>[<a class="local col7 ref" href="#947reg" title='reg' data-ref="947reg" data-ref-filename="947reg">reg</a>]);</td></tr>
<tr><th id="603">603</th><td>		<a class="macro" href="../../../../arch/x86/include/asm/barrier.h.html#22" title="asm volatile(&quot;mfence&quot;:::&quot;memory&quot;)" data-ref="_M/mb">mb</a>();</td></tr>
<tr><th id="604">604</th><td>	} <b>else</b> {</td></tr>
<tr><th id="605">605</th><td>		<a class="macro" href="../../../../include/linux/compiler.h.html#262" title="({ union { typeof(engine-&gt;status_page.page_addr[reg]) __val; char __c[1]; } __u = { .__val = ( typeof(engine-&gt;status_page.page_addr[reg])) (value) }; __write_once_size(&amp;(engine-&gt;status_page.page_addr[reg]), __u.__c, sizeof(engine-&gt;status_page.page_addr[reg])); __u.__val; })" data-ref="_M/WRITE_ONCE">WRITE_ONCE</a>(<a class="local col6 ref" href="#946engine" title='engine' data-ref="946engine" data-ref-filename="946engine">engine</a>-&gt;<a class="ref field" href="#intel_engine_cs::status_page" title='intel_engine_cs::status_page' data-ref="intel_engine_cs::status_page" data-ref-filename="intel_engine_cs..status_page">status_page</a>.<a class="ref field" href="#intel_hw_status_page::page_addr" title='intel_hw_status_page::page_addr' data-ref="intel_hw_status_page::page_addr" data-ref-filename="intel_hw_status_page..page_addr">page_addr</a>[<a class="local col7 ref" href="#947reg" title='reg' data-ref="947reg" data-ref-filename="947reg">reg</a>], <a class="local col8 ref" href="#948value" title='value' data-ref="948value" data-ref-filename="948value">value</a>);</td></tr>
<tr><th id="606">606</th><td>	}</td></tr>
<tr><th id="607">607</th><td>}</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td><i>/*</i></td></tr>
<tr><th id="610">610</th><td><i> * Reads a dword out of the status page, which is written to from the command</i></td></tr>
<tr><th id="611">611</th><td><i> * queue by automatic updates, MI_REPORT_HEAD, MI_STORE_DATA_INDEX, or</i></td></tr>
<tr><th id="612">612</th><td><i> * MI_STORE_DATA_IMM.</i></td></tr>
<tr><th id="613">613</th><td><i> *</i></td></tr>
<tr><th id="614">614</th><td><i> * The following dwords have a reserved meaning:</i></td></tr>
<tr><th id="615">615</th><td><i> * 0x00: ISR copy, updated when an ISR bit not set in the HWSTAM changes.</i></td></tr>
<tr><th id="616">616</th><td><i> * 0x04: ring 0 head pointer</i></td></tr>
<tr><th id="617">617</th><td><i> * 0x05: ring 1 head pointer (915-class)</i></td></tr>
<tr><th id="618">618</th><td><i> * 0x06: ring 2 head pointer (915-class)</i></td></tr>
<tr><th id="619">619</th><td><i> * 0x10-0x1b: Context status DWords (GM45)</i></td></tr>
<tr><th id="620">620</th><td><i> * 0x1f: Last written status offset. (GM45)</i></td></tr>
<tr><th id="621">621</th><td><i> * 0x20-0x2f: Reserved (Gen6+)</i></td></tr>
<tr><th id="622">622</th><td><i> *</i></td></tr>
<tr><th id="623">623</th><td><i> * The area from dword 0x30 to 0x3ff is available for driver usage.</i></td></tr>
<tr><th id="624">624</th><td><i> */</i></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/I915_GEM_HWS_INDEX" data-ref="_M/I915_GEM_HWS_INDEX">I915_GEM_HWS_INDEX</dfn>		0x30</u></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/I915_GEM_HWS_INDEX_ADDR" data-ref="_M/I915_GEM_HWS_INDEX_ADDR">I915_GEM_HWS_INDEX_ADDR</dfn> (I915_GEM_HWS_INDEX &lt;&lt; MI_STORE_DWORD_INDEX_SHIFT)</u></td></tr>
<tr><th id="627">627</th><td><u>#define <dfn class="macro" id="_M/I915_GEM_HWS_SCRATCH_INDEX" data-ref="_M/I915_GEM_HWS_SCRATCH_INDEX">I915_GEM_HWS_SCRATCH_INDEX</dfn>	0x40</u></td></tr>
<tr><th id="628">628</th><td><u>#define <dfn class="macro" id="_M/I915_GEM_HWS_SCRATCH_ADDR" data-ref="_M/I915_GEM_HWS_SCRATCH_ADDR">I915_GEM_HWS_SCRATCH_ADDR</dfn> (I915_GEM_HWS_SCRATCH_INDEX &lt;&lt; MI_STORE_DWORD_INDEX_SHIFT)</u></td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/I915_HWS_CSB_BUF0_INDEX" data-ref="_M/I915_HWS_CSB_BUF0_INDEX">I915_HWS_CSB_BUF0_INDEX</dfn>		0x10</u></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/I915_HWS_CSB_WRITE_INDEX" data-ref="_M/I915_HWS_CSB_WRITE_INDEX">I915_HWS_CSB_WRITE_INDEX</dfn>	0x1f</u></td></tr>
<tr><th id="632">632</th><td><u>#define <dfn class="macro" id="_M/CNL_HWS_CSB_WRITE_INDEX" data-ref="_M/CNL_HWS_CSB_WRITE_INDEX">CNL_HWS_CSB_WRITE_INDEX</dfn>		0x2f</u></td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td><b>struct</b> <a class="type" href="#intel_ring" title='intel_ring' data-ref="intel_ring" data-ref-filename="intel_ring">intel_ring</a> *</td></tr>
<tr><th id="635">635</th><td><dfn class="decl fn" id="intel_engine_create_ring" title='intel_engine_create_ring' data-ref="intel_engine_create_ring" data-ref-filename="intel_engine_create_ring">intel_engine_create_ring</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col9 decl" id="949engine" title='engine' data-type='struct intel_engine_cs *' data-ref="949engine" data-ref-filename="949engine">engine</dfn>, <em>int</em> <dfn class="local col0 decl" id="950size" title='size' data-type='int' data-ref="950size" data-ref-filename="950size">size</dfn>);</td></tr>
<tr><th id="636">636</th><td><em>int</em> <dfn class="decl fn" id="intel_ring_pin" title='intel_ring_pin' data-ref="intel_ring_pin" data-ref-filename="intel_ring_pin">intel_ring_pin</dfn>(<b>struct</b> <a class="type" href="#intel_ring" title='intel_ring' data-ref="intel_ring" data-ref-filename="intel_ring">intel_ring</a> *<dfn class="local col1 decl" id="951ring" title='ring' data-type='struct intel_ring *' data-ref="951ring" data-ref-filename="951ring">ring</dfn>,</td></tr>
<tr><th id="637">637</th><td>		   <b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col2 decl" id="952i915" title='i915' data-type='struct drm_i915_private *' data-ref="952i915" data-ref-filename="952i915">i915</dfn>,</td></tr>
<tr><th id="638">638</th><td>		   <em>unsigned</em> <em>int</em> <dfn class="local col3 decl" id="953offset_bias" title='offset_bias' data-type='unsigned int' data-ref="953offset_bias" data-ref-filename="953offset_bias">offset_bias</dfn>);</td></tr>
<tr><th id="639">639</th><td><em>void</em> <dfn class="decl fn" id="intel_ring_reset" title='intel_ring_reset' data-ref="intel_ring_reset" data-ref-filename="intel_ring_reset">intel_ring_reset</dfn>(<b>struct</b> <a class="type" href="#intel_ring" title='intel_ring' data-ref="intel_ring" data-ref-filename="intel_ring">intel_ring</a> *<dfn class="local col4 decl" id="954ring" title='ring' data-type='struct intel_ring *' data-ref="954ring" data-ref-filename="954ring">ring</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col5 decl" id="955tail" title='tail' data-type='u32' data-ref="955tail" data-ref-filename="955tail">tail</dfn>);</td></tr>
<tr><th id="640">640</th><td><em>unsigned</em> <em>int</em> <dfn class="decl fn" id="intel_ring_update_space" title='intel_ring_update_space' data-ref="intel_ring_update_space" data-ref-filename="intel_ring_update_space">intel_ring_update_space</dfn>(<b>struct</b> <a class="type" href="#intel_ring" title='intel_ring' data-ref="intel_ring" data-ref-filename="intel_ring">intel_ring</a> *<dfn class="local col6 decl" id="956ring" title='ring' data-type='struct intel_ring *' data-ref="956ring" data-ref-filename="956ring">ring</dfn>);</td></tr>
<tr><th id="641">641</th><td><em>void</em> <dfn class="decl fn" id="intel_ring_unpin" title='intel_ring_unpin' data-ref="intel_ring_unpin" data-ref-filename="intel_ring_unpin">intel_ring_unpin</dfn>(<b>struct</b> <a class="type" href="#intel_ring" title='intel_ring' data-ref="intel_ring" data-ref-filename="intel_ring">intel_ring</a> *<dfn class="local col7 decl" id="957ring" title='ring' data-type='struct intel_ring *' data-ref="957ring" data-ref-filename="957ring">ring</dfn>);</td></tr>
<tr><th id="642">642</th><td><em>void</em> <dfn class="decl fn" id="intel_ring_free" title='intel_ring_free' data-ref="intel_ring_free" data-ref-filename="intel_ring_free">intel_ring_free</dfn>(<b>struct</b> <a class="type" href="#intel_ring" title='intel_ring' data-ref="intel_ring" data-ref-filename="intel_ring">intel_ring</a> *<dfn class="local col8 decl" id="958ring" title='ring' data-type='struct intel_ring *' data-ref="958ring" data-ref-filename="958ring">ring</dfn>);</td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td><em>void</em> <dfn class="decl fn" id="intel_engine_stop" title='intel_engine_stop' data-ref="intel_engine_stop" data-ref-filename="intel_engine_stop">intel_engine_stop</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col9 decl" id="959engine" title='engine' data-type='struct intel_engine_cs *' data-ref="959engine" data-ref-filename="959engine">engine</dfn>);</td></tr>
<tr><th id="645">645</th><td><em>void</em> <dfn class="decl fn" id="intel_engine_cleanup" title='intel_engine_cleanup' data-ref="intel_engine_cleanup" data-ref-filename="intel_engine_cleanup">intel_engine_cleanup</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col0 decl" id="960engine" title='engine' data-type='struct intel_engine_cs *' data-ref="960engine" data-ref-filename="960engine">engine</dfn>);</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td><em>void</em> <dfn class="decl fn" id="intel_legacy_submission_resume" title='intel_legacy_submission_resume' data-ref="intel_legacy_submission_resume" data-ref-filename="intel_legacy_submission_resume">intel_legacy_submission_resume</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="961dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="961dev_priv" data-ref-filename="961dev_priv">dev_priv</dfn>);</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td><em>int</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#155" title="__attribute__((warn_unused_result))" data-ref="_M/__must_check">__must_check</a> <dfn class="decl fn" id="intel_ring_cacheline_align" title='intel_ring_cacheline_align' data-ref="intel_ring_cacheline_align" data-ref-filename="intel_ring_cacheline_align">intel_ring_cacheline_align</dfn>(<b>struct</b> <a class="type" href="i915_gem_request.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col2 decl" id="962req" title='req' data-type='struct drm_i915_gem_request *' data-ref="962req" data-ref-filename="962req">req</dfn>);</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td><a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#155" title="__attribute__((warn_unused_result))" data-ref="_M/__must_check">__must_check</a> *<dfn class="decl fn" id="intel_ring_begin" title='intel_ring_begin' data-ref="intel_ring_begin" data-ref-filename="intel_ring_begin">intel_ring_begin</dfn>(<b>struct</b> <a class="type" href="i915_gem_request.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col3 decl" id="963req" title='req' data-type='struct drm_i915_gem_request *' data-ref="963req" data-ref-filename="963req">req</dfn>,</td></tr>
<tr><th id="652">652</th><td>				   <em>unsigned</em> <em>int</em> <dfn class="local col4 decl" id="964n" title='n' data-type='unsigned int' data-ref="964n" data-ref-filename="964n">n</dfn>);</td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em></td></tr>
<tr><th id="655">655</th><td><dfn class="decl def fn" id="intel_ring_advance" title='intel_ring_advance' data-ref="intel_ring_advance" data-ref-filename="intel_ring_advance">intel_ring_advance</dfn>(<b>struct</b> <a class="type" href="i915_gem_request.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col5 decl" id="965req" title='req' data-type='struct drm_i915_gem_request *' data-ref="965req" data-ref-filename="965req">req</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> *<dfn class="local col6 decl" id="966cs" title='cs' data-type='u32 *' data-ref="966cs" data-ref-filename="966cs">cs</dfn>)</td></tr>
<tr><th id="656">656</th><td>{</td></tr>
<tr><th id="657">657</th><td>	<i>/* Dummy function.</i></td></tr>
<tr><th id="658">658</th><td><i>	 *</i></td></tr>
<tr><th id="659">659</th><td><i>	 * This serves as a placeholder in the code so that the reader</i></td></tr>
<tr><th id="660">660</th><td><i>	 * can compare against the preceding intel_ring_begin() and</i></td></tr>
<tr><th id="661">661</th><td><i>	 * check that the number of dwords emitted matches the space</i></td></tr>
<tr><th id="662">662</th><td><i>	 * reserved for the command packet (i.e. the value passed to</i></td></tr>
<tr><th id="663">663</th><td><i>	 * intel_ring_begin()).</i></td></tr>
<tr><th id="664">664</th><td><i>	 */</i></td></tr>
<tr><th id="665">665</th><td>	<a class="macro" href="i915_gem.h.html#39" title="((void)(sizeof(( long)((req-&gt;ring-&gt;vaddr + req-&gt;ring-&gt;emit) != cs))))" data-ref="_M/GEM_BUG_ON">GEM_BUG_ON</a>((<a class="local col5 ref" href="#965req" title='req' data-ref="965req" data-ref-filename="965req">req</a>-&gt;<a class="ref field" href="i915_gem_request.h.html#drm_i915_gem_request::ring" title='drm_i915_gem_request::ring' data-ref="drm_i915_gem_request::ring" data-ref-filename="drm_i915_gem_request..ring">ring</a>-&gt;<a class="ref field" href="#intel_ring::vaddr" title='intel_ring::vaddr' data-ref="intel_ring::vaddr" data-ref-filename="intel_ring..vaddr">vaddr</a> + <a class="local col5 ref" href="#965req" title='req' data-ref="965req" data-ref-filename="965req">req</a>-&gt;<a class="ref field" href="i915_gem_request.h.html#drm_i915_gem_request::ring" title='drm_i915_gem_request::ring' data-ref="drm_i915_gem_request::ring" data-ref-filename="drm_i915_gem_request..ring">ring</a>-&gt;<a class="ref field" href="#intel_ring::emit" title='intel_ring::emit' data-ref="intel_ring::emit" data-ref-filename="intel_ring..emit">emit</a>) != <a class="local col6 ref" href="#966cs" title='cs' data-ref="966cs" data-ref-filename="966cs">cs</a>);</td></tr>
<tr><th id="666">666</th><td>}</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a></td></tr>
<tr><th id="669">669</th><td><dfn class="decl def fn" id="intel_ring_wrap" title='intel_ring_wrap' data-ref="intel_ring_wrap" data-ref-filename="intel_ring_wrap">intel_ring_wrap</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#intel_ring" title='intel_ring' data-ref="intel_ring" data-ref-filename="intel_ring">intel_ring</a> *<dfn class="local col7 decl" id="967ring" title='ring' data-type='const struct intel_ring *' data-ref="967ring" data-ref-filename="967ring">ring</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col8 decl" id="968pos" title='pos' data-type='u32' data-ref="968pos" data-ref-filename="968pos">pos</dfn>)</td></tr>
<tr><th id="670">670</th><td>{</td></tr>
<tr><th id="671">671</th><td>	<b>return</b> <a class="local col8 ref" href="#968pos" title='pos' data-ref="968pos" data-ref-filename="968pos">pos</a> &amp; (<a class="local col7 ref" href="#967ring" title='ring' data-ref="967ring" data-ref-filename="967ring">ring</a>-&gt;<a class="ref field" href="#intel_ring::size" title='intel_ring::size' data-ref="intel_ring::size" data-ref-filename="intel_ring..size">size</a> - <var>1</var>);</td></tr>
<tr><th id="672">672</th><td>}</td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a></td></tr>
<tr><th id="675">675</th><td><dfn class="decl def fn" id="intel_ring_offset" title='intel_ring_offset' data-ref="intel_ring_offset" data-ref-filename="intel_ring_offset">intel_ring_offset</dfn>(<em>const</em> <b>struct</b> <a class="type" href="i915_gem_request.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col9 decl" id="969req" title='req' data-type='const struct drm_i915_gem_request *' data-ref="969req" data-ref-filename="969req">req</dfn>, <em>void</em> *<dfn class="local col0 decl" id="970addr" title='addr' data-type='void *' data-ref="970addr" data-ref-filename="970addr">addr</dfn>)</td></tr>
<tr><th id="676">676</th><td>{</td></tr>
<tr><th id="677">677</th><td>	<i>/* Don't write ring-&gt;size (equivalent to 0) as that hangs some GPUs. */</i></td></tr>
<tr><th id="678">678</th><td>	<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col1 decl" id="971offset" title='offset' data-type='u32' data-ref="971offset" data-ref-filename="971offset">offset</dfn> = <a class="local col0 ref" href="#970addr" title='addr' data-ref="970addr" data-ref-filename="970addr">addr</a> - <a class="local col9 ref" href="#969req" title='req' data-ref="969req" data-ref-filename="969req">req</a>-&gt;<a class="ref field" href="i915_gem_request.h.html#drm_i915_gem_request::ring" title='drm_i915_gem_request::ring' data-ref="drm_i915_gem_request::ring" data-ref-filename="drm_i915_gem_request..ring">ring</a>-&gt;<a class="ref field" href="#intel_ring::vaddr" title='intel_ring::vaddr' data-ref="intel_ring::vaddr" data-ref-filename="intel_ring..vaddr">vaddr</a>;</td></tr>
<tr><th id="679">679</th><td>	<a class="macro" href="i915_gem.h.html#39" title="((void)(sizeof(( long)(offset &gt; req-&gt;ring-&gt;size))))" data-ref="_M/GEM_BUG_ON">GEM_BUG_ON</a>(<a class="local col1 ref" href="#971offset" title='offset' data-ref="971offset" data-ref-filename="971offset">offset</a> &gt; <a class="local col9 ref" href="#969req" title='req' data-ref="969req" data-ref-filename="969req">req</a>-&gt;<a class="ref field" href="i915_gem_request.h.html#drm_i915_gem_request::ring" title='drm_i915_gem_request::ring' data-ref="drm_i915_gem_request::ring" data-ref-filename="drm_i915_gem_request..ring">ring</a>-&gt;<a class="ref field" href="#intel_ring::size" title='intel_ring::size' data-ref="intel_ring::size" data-ref-filename="intel_ring..size">size</a>);</td></tr>
<tr><th id="680">680</th><td>	<b>return</b> <a class="ref fn" href="#intel_ring_wrap" title='intel_ring_wrap' data-ref="intel_ring_wrap" data-ref-filename="intel_ring_wrap">intel_ring_wrap</a>(<a class="local col9 ref" href="#969req" title='req' data-ref="969req" data-ref-filename="969req">req</a>-&gt;<a class="ref field" href="i915_gem_request.h.html#drm_i915_gem_request::ring" title='drm_i915_gem_request::ring' data-ref="drm_i915_gem_request::ring" data-ref-filename="drm_i915_gem_request..ring">ring</a>, <a class="local col1 ref" href="#971offset" title='offset' data-ref="971offset" data-ref-filename="971offset">offset</a>);</td></tr>
<tr><th id="681">681</th><td>}</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em></td></tr>
<tr><th id="684">684</th><td><dfn class="decl def fn" id="assert_ring_tail_valid" title='assert_ring_tail_valid' data-ref="assert_ring_tail_valid" data-ref-filename="assert_ring_tail_valid">assert_ring_tail_valid</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#intel_ring" title='intel_ring' data-ref="intel_ring" data-ref-filename="intel_ring">intel_ring</a> *<dfn class="local col2 decl" id="972ring" title='ring' data-type='const struct intel_ring *' data-ref="972ring" data-ref-filename="972ring">ring</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col3 decl" id="973tail" title='tail' data-type='unsigned int' data-ref="973tail" data-ref-filename="973tail">tail</dfn>)</td></tr>
<tr><th id="685">685</th><td>{</td></tr>
<tr><th id="686">686</th><td>	<i>/* We could combine these into a single tail operation, but keeping</i></td></tr>
<tr><th id="687">687</th><td><i>	 * them as seperate tests will help identify the cause should one</i></td></tr>
<tr><th id="688">688</th><td><i>	 * ever fire.</i></td></tr>
<tr><th id="689">689</th><td><i>	 */</i></td></tr>
<tr><th id="690">690</th><td>	<a class="macro" href="i915_gem.h.html#39" title="((void)(sizeof(( long)(!(((tail) &amp; ((typeof(tail))(8) - 1)) == 0)))))" data-ref="_M/GEM_BUG_ON">GEM_BUG_ON</a>(!<a class="macro" href="../../../../include/linux/kernel.h.html#61" title="(((tail) &amp; ((typeof(tail))(8) - 1)) == 0)" data-ref="_M/IS_ALIGNED">IS_ALIGNED</a>(<a class="local col3 ref" href="#973tail" title='tail' data-ref="973tail" data-ref-filename="973tail">tail</a>, <var>8</var>));</td></tr>
<tr><th id="691">691</th><td>	<a class="macro" href="i915_gem.h.html#39" title="((void)(sizeof(( long)(tail &gt;= ring-&gt;size))))" data-ref="_M/GEM_BUG_ON">GEM_BUG_ON</a>(<a class="local col3 ref" href="#973tail" title='tail' data-ref="973tail" data-ref-filename="973tail">tail</a> &gt;= <a class="local col2 ref" href="#972ring" title='ring' data-ref="972ring" data-ref-filename="972ring">ring</a>-&gt;<a class="ref field" href="#intel_ring::size" title='intel_ring::size' data-ref="intel_ring::size" data-ref-filename="intel_ring..size">size</a>);</td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td>	<i>/*</i></td></tr>
<tr><th id="694">694</th><td><i>	 * "Ring Buffer Use"</i></td></tr>
<tr><th id="695">695</th><td><i>	 *	Gen2 BSpec "1. Programming Environment" / 1.4.4.6</i></td></tr>
<tr><th id="696">696</th><td><i>	 *	Gen3 BSpec "1c Memory Interface Functions" / 2.3.4.5</i></td></tr>
<tr><th id="697">697</th><td><i>	 *	Gen4+ BSpec "1c Memory Interface and Command Stream" / 5.3.4.5</i></td></tr>
<tr><th id="698">698</th><td><i>	 * "If the Ring Buffer Head Pointer and the Tail Pointer are on the</i></td></tr>
<tr><th id="699">699</th><td><i>	 * same cacheline, the Head Pointer must not be greater than the Tail</i></td></tr>
<tr><th id="700">700</th><td><i>	 * Pointer."</i></td></tr>
<tr><th id="701">701</th><td><i>	 *</i></td></tr>
<tr><th id="702">702</th><td><i>	 * We use ring-&gt;head as the last known location of the actual RING_HEAD,</i></td></tr>
<tr><th id="703">703</th><td><i>	 * it may have advanced but in the worst case it is equally the same</i></td></tr>
<tr><th id="704">704</th><td><i>	 * as ring-&gt;head and so we should never program RING_TAIL to advance</i></td></tr>
<tr><th id="705">705</th><td><i>	 * into the same cacheline as ring-&gt;head.</i></td></tr>
<tr><th id="706">706</th><td><i>	 */</i></td></tr>
<tr><th id="707">707</th><td><u>#define <dfn class="macro" id="_M/cacheline" data-ref="_M/cacheline">cacheline</dfn>(a) round_down(a, CACHELINE_BYTES)</u></td></tr>
<tr><th id="708">708</th><td>	<a class="macro" href="i915_gem.h.html#39" title="((void)(sizeof(( long)(((tail) &amp; ~((__typeof__(tail))((64)-1))) == ((ring-&gt;head) &amp; ~((__typeof__(ring-&gt;head))((64)-1))) &amp;&amp; tail &lt; ring-&gt;head))))" data-ref="_M/GEM_BUG_ON">GEM_BUG_ON</a>(<a class="macro" href="#707" title="((tail) &amp; ~((__typeof__(tail))((64)-1)))" data-ref="_M/cacheline">cacheline</a>(<a class="local col3 ref" href="#973tail" title='tail' data-ref="973tail" data-ref-filename="973tail">tail</a>) == <a class="macro" href="#707" title="((ring-&gt;head) &amp; ~((__typeof__(ring-&gt;head))((64)-1)))" data-ref="_M/cacheline">cacheline</a>(<a class="local col2 ref" href="#972ring" title='ring' data-ref="972ring" data-ref-filename="972ring">ring</a>-&gt;<a class="ref field" href="#intel_ring::head" title='intel_ring::head' data-ref="intel_ring::head" data-ref-filename="intel_ring..head">head</a>) &amp;&amp;</td></tr>
<tr><th id="709">709</th><td>		   <a class="local col3 ref" href="#973tail" title='tail' data-ref="973tail" data-ref-filename="973tail">tail</a> &lt; <a class="local col2 ref" href="#972ring" title='ring' data-ref="972ring" data-ref-filename="972ring">ring</a>-&gt;<a class="ref field" href="#intel_ring::head" title='intel_ring::head' data-ref="intel_ring::head" data-ref-filename="intel_ring..head">head</a>);</td></tr>
<tr><th id="710">710</th><td><u>#undef <a class="macro" href="#707" data-ref="_M/cacheline">cacheline</a></u></td></tr>
<tr><th id="711">711</th><td>}</td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>unsigned</em> <em>int</em></td></tr>
<tr><th id="714">714</th><td><dfn class="decl def fn" id="intel_ring_set_tail" title='intel_ring_set_tail' data-ref="intel_ring_set_tail" data-ref-filename="intel_ring_set_tail">intel_ring_set_tail</dfn>(<b>struct</b> <a class="type" href="#intel_ring" title='intel_ring' data-ref="intel_ring" data-ref-filename="intel_ring">intel_ring</a> *<dfn class="local col4 decl" id="974ring" title='ring' data-type='struct intel_ring *' data-ref="974ring" data-ref-filename="974ring">ring</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col5 decl" id="975tail" title='tail' data-type='unsigned int' data-ref="975tail" data-ref-filename="975tail">tail</dfn>)</td></tr>
<tr><th id="715">715</th><td>{</td></tr>
<tr><th id="716">716</th><td>	<i>/* Whilst writes to the tail are strictly order, there is no</i></td></tr>
<tr><th id="717">717</th><td><i>	 * serialisation between readers and the writers. The tail may be</i></td></tr>
<tr><th id="718">718</th><td><i>	 * read by i915_gem_request_retire() just as it is being updated</i></td></tr>
<tr><th id="719">719</th><td><i>	 * by execlists, as although the breadcrumb is complete, the context</i></td></tr>
<tr><th id="720">720</th><td><i>	 * switch hasn't been seen.</i></td></tr>
<tr><th id="721">721</th><td><i>	 */</i></td></tr>
<tr><th id="722">722</th><td>	<a class="ref fn" href="#assert_ring_tail_valid" title='assert_ring_tail_valid' data-ref="assert_ring_tail_valid" data-ref-filename="assert_ring_tail_valid">assert_ring_tail_valid</a>(<a class="local col4 ref" href="#974ring" title='ring' data-ref="974ring" data-ref-filename="974ring">ring</a>, <a class="local col5 ref" href="#975tail" title='tail' data-ref="975tail" data-ref-filename="975tail">tail</a>);</td></tr>
<tr><th id="723">723</th><td>	<a class="local col4 ref" href="#974ring" title='ring' data-ref="974ring" data-ref-filename="974ring">ring</a>-&gt;<a class="ref field" href="#intel_ring::tail" title='intel_ring::tail' data-ref="intel_ring::tail" data-ref-filename="intel_ring..tail">tail</a> = <a class="local col5 ref" href="#975tail" title='tail' data-ref="975tail" data-ref-filename="975tail">tail</a>;</td></tr>
<tr><th id="724">724</th><td>	<b>return</b> <a class="local col5 ref" href="#975tail" title='tail' data-ref="975tail" data-ref-filename="975tail">tail</a>;</td></tr>
<tr><th id="725">725</th><td>}</td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td><em>void</em> <dfn class="decl fn" id="intel_engine_init_global_seqno" title='intel_engine_init_global_seqno' data-ref="intel_engine_init_global_seqno" data-ref-filename="intel_engine_init_global_seqno">intel_engine_init_global_seqno</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col6 decl" id="976engine" title='engine' data-type='struct intel_engine_cs *' data-ref="976engine" data-ref-filename="976engine">engine</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col7 decl" id="977seqno" title='seqno' data-type='u32' data-ref="977seqno" data-ref-filename="977seqno">seqno</dfn>);</td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td><em>void</em> <dfn class="decl fn" id="intel_engine_setup_common" title='intel_engine_setup_common' data-ref="intel_engine_setup_common" data-ref-filename="intel_engine_setup_common">intel_engine_setup_common</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col8 decl" id="978engine" title='engine' data-type='struct intel_engine_cs *' data-ref="978engine" data-ref-filename="978engine">engine</dfn>);</td></tr>
<tr><th id="730">730</th><td><em>int</em> <dfn class="decl fn" id="intel_engine_init_common" title='intel_engine_init_common' data-ref="intel_engine_init_common" data-ref-filename="intel_engine_init_common">intel_engine_init_common</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col9 decl" id="979engine" title='engine' data-type='struct intel_engine_cs *' data-ref="979engine" data-ref-filename="979engine">engine</dfn>);</td></tr>
<tr><th id="731">731</th><td><em>int</em> <dfn class="decl fn" id="intel_engine_create_scratch" title='intel_engine_create_scratch' data-ref="intel_engine_create_scratch" data-ref-filename="intel_engine_create_scratch">intel_engine_create_scratch</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col0 decl" id="980engine" title='engine' data-type='struct intel_engine_cs *' data-ref="980engine" data-ref-filename="980engine">engine</dfn>, <em>int</em> <dfn class="local col1 decl" id="981size" title='size' data-type='int' data-ref="981size" data-ref-filename="981size">size</dfn>);</td></tr>
<tr><th id="732">732</th><td><em>void</em> <dfn class="decl fn" id="intel_engine_cleanup_common" title='intel_engine_cleanup_common' data-ref="intel_engine_cleanup_common" data-ref-filename="intel_engine_cleanup_common">intel_engine_cleanup_common</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col2 decl" id="982engine" title='engine' data-type='struct intel_engine_cs *' data-ref="982engine" data-ref-filename="982engine">engine</dfn>);</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td><em>int</em> <dfn class="decl fn" id="intel_init_render_ring_buffer" title='intel_init_render_ring_buffer' data-ref="intel_init_render_ring_buffer" data-ref-filename="intel_init_render_ring_buffer">intel_init_render_ring_buffer</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col3 decl" id="983engine" title='engine' data-type='struct intel_engine_cs *' data-ref="983engine" data-ref-filename="983engine">engine</dfn>);</td></tr>
<tr><th id="735">735</th><td><em>int</em> <dfn class="decl fn" id="intel_init_bsd_ring_buffer" title='intel_init_bsd_ring_buffer' data-ref="intel_init_bsd_ring_buffer" data-ref-filename="intel_init_bsd_ring_buffer">intel_init_bsd_ring_buffer</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col4 decl" id="984engine" title='engine' data-type='struct intel_engine_cs *' data-ref="984engine" data-ref-filename="984engine">engine</dfn>);</td></tr>
<tr><th id="736">736</th><td><em>int</em> <dfn class="decl fn" id="intel_init_blt_ring_buffer" title='intel_init_blt_ring_buffer' data-ref="intel_init_blt_ring_buffer" data-ref-filename="intel_init_blt_ring_buffer">intel_init_blt_ring_buffer</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col5 decl" id="985engine" title='engine' data-type='struct intel_engine_cs *' data-ref="985engine" data-ref-filename="985engine">engine</dfn>);</td></tr>
<tr><th id="737">737</th><td><em>int</em> <dfn class="decl fn" id="intel_init_vebox_ring_buffer" title='intel_init_vebox_ring_buffer' data-ref="intel_init_vebox_ring_buffer" data-ref-filename="intel_init_vebox_ring_buffer">intel_init_vebox_ring_buffer</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col6 decl" id="986engine" title='engine' data-type='struct intel_engine_cs *' data-ref="986engine" data-ref-filename="986engine">engine</dfn>);</td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td><a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="decl fn" id="intel_engine_get_active_head" title='intel_engine_get_active_head' data-ref="intel_engine_get_active_head" data-ref-filename="intel_engine_get_active_head">intel_engine_get_active_head</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col7 decl" id="987engine" title='engine' data-type='struct intel_engine_cs *' data-ref="987engine" data-ref-filename="987engine">engine</dfn>);</td></tr>
<tr><th id="740">740</th><td><a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u64" title='u64' data-type='unsigned long long' data-ref="u64" data-ref-filename="u64">u64</a> <dfn class="decl fn" id="intel_engine_get_last_batch_head" title='intel_engine_get_last_batch_head' data-ref="intel_engine_get_last_batch_head" data-ref-filename="intel_engine_get_last_batch_head">intel_engine_get_last_batch_head</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col8 decl" id="988engine" title='engine' data-type='struct intel_engine_cs *' data-ref="988engine" data-ref-filename="988engine">engine</dfn>);</td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl def fn" id="intel_engine_get_seqno" title='intel_engine_get_seqno' data-ref="intel_engine_get_seqno" data-ref-filename="intel_engine_get_seqno">intel_engine_get_seqno</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col9 decl" id="989engine" title='engine' data-type='struct intel_engine_cs *' data-ref="989engine" data-ref-filename="989engine">engine</dfn>)</td></tr>
<tr><th id="743">743</th><td>{</td></tr>
<tr><th id="744">744</th><td>	<b>return</b> <a class="ref fn" href="#intel_read_status_page" title='intel_read_status_page' data-ref="intel_read_status_page" data-ref-filename="intel_read_status_page">intel_read_status_page</a>(<a class="local col9 ref" href="#989engine" title='engine' data-ref="989engine" data-ref-filename="989engine">engine</a>, <a class="macro" href="#625" title="0x30" data-ref="_M/I915_GEM_HWS_INDEX">I915_GEM_HWS_INDEX</a>);</td></tr>
<tr><th id="745">745</th><td>}</td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl def fn" id="intel_engine_last_submit" title='intel_engine_last_submit' data-ref="intel_engine_last_submit" data-ref-filename="intel_engine_last_submit">intel_engine_last_submit</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col0 decl" id="990engine" title='engine' data-type='struct intel_engine_cs *' data-ref="990engine" data-ref-filename="990engine">engine</dfn>)</td></tr>
<tr><th id="748">748</th><td>{</td></tr>
<tr><th id="749">749</th><td>	<i>/* We are only peeking at the tail of the submit queue (and not the</i></td></tr>
<tr><th id="750">750</th><td><i>	 * queue itself) in order to gain a hint as to the current active</i></td></tr>
<tr><th id="751">751</th><td><i>	 * state of the engine. Callers are not expected to be taking</i></td></tr>
<tr><th id="752">752</th><td><i>	 * engine-&gt;timeline-&gt;lock, nor are they expected to be concerned</i></td></tr>
<tr><th id="753">753</th><td><i>	 * wtih serialising this hint with anything, so document it as</i></td></tr>
<tr><th id="754">754</th><td><i>	 * a hint and nothing more.</i></td></tr>
<tr><th id="755">755</th><td><i>	 */</i></td></tr>
<tr><th id="756">756</th><td>	<b>return</b> <a class="macro" href="../../../../include/linux/compiler.h.html#254" title="({ union { typeof(engine-&gt;timeline-&gt;seqno) __val; char __c[1]; } __u; if (1) __read_once_size(&amp;(engine-&gt;timeline-&gt;seqno), __u.__c, sizeof(engine-&gt;timeline-&gt;seqno)); else __read_once_size_nocheck(&amp;(engine-&gt;timeline-&gt;seqno), __u.__c, sizeof(engine-&gt;timeline-&gt;seqno)); do { } while (0); __u.__val; })" data-ref="_M/READ_ONCE">READ_ONCE</a>(<a class="local col0 ref" href="#990engine" title='engine' data-ref="990engine" data-ref-filename="990engine">engine</a>-&gt;<a class="ref field" href="#intel_engine_cs::timeline" title='intel_engine_cs::timeline' data-ref="intel_engine_cs::timeline" data-ref-filename="intel_engine_cs..timeline">timeline</a>-&gt;<a class="ref field" href="i915_gem_timeline.h.html#intel_timeline::seqno" title='intel_timeline::seqno' data-ref="intel_timeline::seqno" data-ref-filename="intel_timeline..seqno">seqno</a>);</td></tr>
<tr><th id="757">757</th><td>}</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td><em>int</em> <dfn class="decl fn" id="init_workarounds_ring" title='init_workarounds_ring' data-ref="init_workarounds_ring" data-ref-filename="init_workarounds_ring">init_workarounds_ring</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col1 decl" id="991engine" title='engine' data-type='struct intel_engine_cs *' data-ref="991engine" data-ref-filename="991engine">engine</dfn>);</td></tr>
<tr><th id="760">760</th><td><em>int</em> <dfn class="decl fn" id="intel_ring_workarounds_emit" title='intel_ring_workarounds_emit' data-ref="intel_ring_workarounds_emit" data-ref-filename="intel_ring_workarounds_emit">intel_ring_workarounds_emit</dfn>(<b>struct</b> <a class="type" href="i915_gem_request.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col2 decl" id="992req" title='req' data-type='struct drm_i915_gem_request *' data-ref="992req" data-ref-filename="992req">req</dfn>);</td></tr>
<tr><th id="761">761</th><td></td></tr>
<tr><th id="762">762</th><td><em>void</em> <dfn class="decl fn" id="intel_engine_get_instdone" title='intel_engine_get_instdone' data-ref="intel_engine_get_instdone" data-ref-filename="intel_engine_get_instdone">intel_engine_get_instdone</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col3 decl" id="993engine" title='engine' data-type='struct intel_engine_cs *' data-ref="993engine" data-ref-filename="993engine">engine</dfn>,</td></tr>
<tr><th id="763">763</th><td>			       <b>struct</b> <a class="type" href="#intel_instdone" title='intel_instdone' data-ref="intel_instdone" data-ref-filename="intel_instdone">intel_instdone</a> *<dfn class="local col4 decl" id="994instdone" title='instdone' data-type='struct intel_instdone *' data-ref="994instdone" data-ref-filename="994instdone">instdone</dfn>);</td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td><i>/*</i></td></tr>
<tr><th id="766">766</th><td><i> * Arbitrary size for largest possible 'add request' sequence. The code paths</i></td></tr>
<tr><th id="767">767</th><td><i> * are complex and variable. Empirical measurement shows that the worst case</i></td></tr>
<tr><th id="768">768</th><td><i> * is BDW at 192 bytes (6 + 6 + 36 dwords), then ILK at 136 bytes. However,</i></td></tr>
<tr><th id="769">769</th><td><i> * we need to allocate double the largest single packet within that emission</i></td></tr>
<tr><th id="770">770</th><td><i> * to account for tail wraparound (so 6 + 6 + 72 dwords for BDW).</i></td></tr>
<tr><th id="771">771</th><td><i> */</i></td></tr>
<tr><th id="772">772</th><td><u>#define <dfn class="macro" id="_M/MIN_SPACE_FOR_ADD_REQUEST" data-ref="_M/MIN_SPACE_FOR_ADD_REQUEST">MIN_SPACE_FOR_ADD_REQUEST</dfn> 336</u></td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="decl def fn" id="intel_hws_seqno_address" title='intel_hws_seqno_address' data-ref="intel_hws_seqno_address" data-ref-filename="intel_hws_seqno_address">intel_hws_seqno_address</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col5 decl" id="995engine" title='engine' data-type='struct intel_engine_cs *' data-ref="995engine" data-ref-filename="995engine">engine</dfn>)</td></tr>
<tr><th id="775">775</th><td>{</td></tr>
<tr><th id="776">776</th><td>	<b>return</b> <a class="local col5 ref" href="#995engine" title='engine' data-ref="995engine" data-ref-filename="995engine">engine</a>-&gt;<a class="ref field" href="#intel_engine_cs::status_page" title='intel_engine_cs::status_page' data-ref="intel_engine_cs::status_page" data-ref-filename="intel_engine_cs..status_page">status_page</a>.<a class="ref field" href="#intel_hw_status_page::ggtt_offset" title='intel_hw_status_page::ggtt_offset' data-ref="intel_hw_status_page::ggtt_offset" data-ref-filename="intel_hw_status_page..ggtt_offset">ggtt_offset</a> + <a class="macro" href="#626" title="(0x30 &lt;&lt; 2)" data-ref="_M/I915_GEM_HWS_INDEX_ADDR">I915_GEM_HWS_INDEX_ADDR</a>;</td></tr>
<tr><th id="777">777</th><td>}</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td><i>/* intel_breadcrumbs.c -- user interrupt bottom-half for waiters */</i></td></tr>
<tr><th id="780">780</th><td><em>int</em> <dfn class="decl fn" id="intel_engine_init_breadcrumbs" title='intel_engine_init_breadcrumbs' data-ref="intel_engine_init_breadcrumbs" data-ref-filename="intel_engine_init_breadcrumbs">intel_engine_init_breadcrumbs</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col6 decl" id="996engine" title='engine' data-type='struct intel_engine_cs *' data-ref="996engine" data-ref-filename="996engine">engine</dfn>);</td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="intel_wait_init" title='intel_wait_init' data-ref="intel_wait_init" data-ref-filename="intel_wait_init">intel_wait_init</dfn>(<b>struct</b> <a class="type" href="i915_gem_request.h.html#intel_wait" title='intel_wait' data-ref="intel_wait" data-ref-filename="intel_wait">intel_wait</a> *<dfn class="local col7 decl" id="997wait" title='wait' data-type='struct intel_wait *' data-ref="997wait" data-ref-filename="997wait">wait</dfn>,</td></tr>
<tr><th id="783">783</th><td>				   <b>struct</b> <a class="type" href="i915_gem_request.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col8 decl" id="998rq" title='rq' data-type='struct drm_i915_gem_request *' data-ref="998rq" data-ref-filename="998rq">rq</dfn>)</td></tr>
<tr><th id="784">784</th><td>{</td></tr>
<tr><th id="785">785</th><td>	<a class="local col7 ref" href="#997wait" title='wait' data-ref="997wait" data-ref-filename="997wait">wait</a>-&gt;<a class="ref field" href="i915_gem_request.h.html#intel_wait::tsk" title='intel_wait::tsk' data-ref="intel_wait::tsk" data-ref-filename="intel_wait..tsk">tsk</a> = <a class="macro" href="../../../../arch/x86/include/asm/current.h.html#18" title="get_current()" data-ref="_M/current">current</a>;</td></tr>
<tr><th id="786">786</th><td>	<a class="local col7 ref" href="#997wait" title='wait' data-ref="997wait" data-ref-filename="997wait">wait</a>-&gt;<a class="ref field" href="i915_gem_request.h.html#intel_wait::request" title='intel_wait::request' data-ref="intel_wait::request" data-ref-filename="intel_wait..request">request</a> = <a class="local col8 ref" href="#998rq" title='rq' data-ref="998rq" data-ref-filename="998rq">rq</a>;</td></tr>
<tr><th id="787">787</th><td>}</td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="intel_wait_init_for_seqno" title='intel_wait_init_for_seqno' data-ref="intel_wait_init_for_seqno" data-ref-filename="intel_wait_init_for_seqno">intel_wait_init_for_seqno</dfn>(<b>struct</b> <a class="type" href="i915_gem_request.h.html#intel_wait" title='intel_wait' data-ref="intel_wait" data-ref-filename="intel_wait">intel_wait</a> *<dfn class="local col9 decl" id="999wait" title='wait' data-type='struct intel_wait *' data-ref="999wait" data-ref-filename="999wait">wait</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col0 decl" id="1000seqno" title='seqno' data-type='u32' data-ref="1000seqno" data-ref-filename="1000seqno">seqno</dfn>)</td></tr>
<tr><th id="790">790</th><td>{</td></tr>
<tr><th id="791">791</th><td>	<a class="local col9 ref" href="#999wait" title='wait' data-ref="999wait" data-ref-filename="999wait">wait</a>-&gt;<a class="ref field" href="i915_gem_request.h.html#intel_wait::tsk" title='intel_wait::tsk' data-ref="intel_wait::tsk" data-ref-filename="intel_wait..tsk">tsk</a> = <a class="macro" href="../../../../arch/x86/include/asm/current.h.html#18" title="get_current()" data-ref="_M/current">current</a>;</td></tr>
<tr><th id="792">792</th><td>	<a class="local col9 ref" href="#999wait" title='wait' data-ref="999wait" data-ref-filename="999wait">wait</a>-&gt;<a class="ref field" href="i915_gem_request.h.html#intel_wait::seqno" title='intel_wait::seqno' data-ref="intel_wait::seqno" data-ref-filename="intel_wait..seqno">seqno</a> = <a class="local col0 ref" href="#1000seqno" title='seqno' data-ref="1000seqno" data-ref-filename="1000seqno">seqno</a>;</td></tr>
<tr><th id="793">793</th><td>}</td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl def fn" id="intel_wait_has_seqno" title='intel_wait_has_seqno' data-ref="intel_wait_has_seqno" data-ref-filename="intel_wait_has_seqno">intel_wait_has_seqno</dfn>(<em>const</em> <b>struct</b> <a class="type" href="i915_gem_request.h.html#intel_wait" title='intel_wait' data-ref="intel_wait" data-ref-filename="intel_wait">intel_wait</a> *<dfn class="local col1 decl" id="1001wait" title='wait' data-type='const struct intel_wait *' data-ref="1001wait" data-ref-filename="1001wait">wait</dfn>)</td></tr>
<tr><th id="796">796</th><td>{</td></tr>
<tr><th id="797">797</th><td>	<b>return</b> <a class="local col1 ref" href="#1001wait" title='wait' data-ref="1001wait" data-ref-filename="1001wait">wait</a>-&gt;<a class="ref field" href="i915_gem_request.h.html#intel_wait::seqno" title='intel_wait::seqno' data-ref="intel_wait::seqno" data-ref-filename="intel_wait..seqno">seqno</a>;</td></tr>
<tr><th id="798">798</th><td>}</td></tr>
<tr><th id="799">799</th><td></td></tr>
<tr><th id="800">800</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a></td></tr>
<tr><th id="801">801</th><td><dfn class="decl def fn" id="intel_wait_update_seqno" title='intel_wait_update_seqno' data-ref="intel_wait_update_seqno" data-ref-filename="intel_wait_update_seqno">intel_wait_update_seqno</dfn>(<b>struct</b> <a class="type" href="i915_gem_request.h.html#intel_wait" title='intel_wait' data-ref="intel_wait" data-ref-filename="intel_wait">intel_wait</a> *<dfn class="local col2 decl" id="1002wait" title='wait' data-type='struct intel_wait *' data-ref="1002wait" data-ref-filename="1002wait">wait</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col3 decl" id="1003seqno" title='seqno' data-type='u32' data-ref="1003seqno" data-ref-filename="1003seqno">seqno</dfn>)</td></tr>
<tr><th id="802">802</th><td>{</td></tr>
<tr><th id="803">803</th><td>	<a class="local col2 ref" href="#1002wait" title='wait' data-ref="1002wait" data-ref-filename="1002wait">wait</a>-&gt;<a class="ref field" href="i915_gem_request.h.html#intel_wait::seqno" title='intel_wait::seqno' data-ref="intel_wait::seqno" data-ref-filename="intel_wait..seqno">seqno</a> = <a class="local col3 ref" href="#1003seqno" title='seqno' data-ref="1003seqno" data-ref-filename="1003seqno">seqno</a>;</td></tr>
<tr><th id="804">804</th><td>	<b>return</b> <a class="ref fn" href="#intel_wait_has_seqno" title='intel_wait_has_seqno' data-ref="intel_wait_has_seqno" data-ref-filename="intel_wait_has_seqno">intel_wait_has_seqno</a>(<a class="local col2 ref" href="#1002wait" title='wait' data-ref="1002wait" data-ref-filename="1002wait">wait</a>);</td></tr>
<tr><th id="805">805</th><td>}</td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a></td></tr>
<tr><th id="808">808</th><td><dfn class="decl def fn" id="intel_wait_update_request" title='intel_wait_update_request' data-ref="intel_wait_update_request" data-ref-filename="intel_wait_update_request">intel_wait_update_request</dfn>(<b>struct</b> <a class="type" href="i915_gem_request.h.html#intel_wait" title='intel_wait' data-ref="intel_wait" data-ref-filename="intel_wait">intel_wait</a> *<dfn class="local col4 decl" id="1004wait" title='wait' data-type='struct intel_wait *' data-ref="1004wait" data-ref-filename="1004wait">wait</dfn>,</td></tr>
<tr><th id="809">809</th><td>			  <em>const</em> <b>struct</b> <a class="type" href="i915_gem_request.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col5 decl" id="1005rq" title='rq' data-type='const struct drm_i915_gem_request *' data-ref="1005rq" data-ref-filename="1005rq">rq</dfn>)</td></tr>
<tr><th id="810">810</th><td>{</td></tr>
<tr><th id="811">811</th><td>	<b>return</b> <a class="ref fn" href="#intel_wait_update_seqno" title='intel_wait_update_seqno' data-ref="intel_wait_update_seqno" data-ref-filename="intel_wait_update_seqno">intel_wait_update_seqno</a>(<a class="local col4 ref" href="#1004wait" title='wait' data-ref="1004wait" data-ref-filename="1004wait">wait</a>, <a class="ref fn" href="i915_gem_request.h.html#i915_gem_request_global_seqno" title='i915_gem_request_global_seqno' data-ref="i915_gem_request_global_seqno" data-ref-filename="i915_gem_request_global_seqno">i915_gem_request_global_seqno</a>(<a class="local col5 ref" href="#1005rq" title='rq' data-ref="1005rq" data-ref-filename="1005rq">rq</a>));</td></tr>
<tr><th id="812">812</th><td>}</td></tr>
<tr><th id="813">813</th><td></td></tr>
<tr><th id="814">814</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a></td></tr>
<tr><th id="815">815</th><td><dfn class="decl def fn" id="intel_wait_check_seqno" title='intel_wait_check_seqno' data-ref="intel_wait_check_seqno" data-ref-filename="intel_wait_check_seqno">intel_wait_check_seqno</dfn>(<em>const</em> <b>struct</b> <a class="type" href="i915_gem_request.h.html#intel_wait" title='intel_wait' data-ref="intel_wait" data-ref-filename="intel_wait">intel_wait</a> *<dfn class="local col6 decl" id="1006wait" title='wait' data-type='const struct intel_wait *' data-ref="1006wait" data-ref-filename="1006wait">wait</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col7 decl" id="1007seqno" title='seqno' data-type='u32' data-ref="1007seqno" data-ref-filename="1007seqno">seqno</dfn>)</td></tr>
<tr><th id="816">816</th><td>{</td></tr>
<tr><th id="817">817</th><td>	<b>return</b> <a class="local col6 ref" href="#1006wait" title='wait' data-ref="1006wait" data-ref-filename="1006wait">wait</a>-&gt;<a class="ref field" href="i915_gem_request.h.html#intel_wait::seqno" title='intel_wait::seqno' data-ref="intel_wait::seqno" data-ref-filename="intel_wait..seqno">seqno</a> == <a class="local col7 ref" href="#1007seqno" title='seqno' data-ref="1007seqno" data-ref-filename="1007seqno">seqno</a>;</td></tr>
<tr><th id="818">818</th><td>}</td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a></td></tr>
<tr><th id="821">821</th><td><dfn class="decl def fn" id="intel_wait_check_request" title='intel_wait_check_request' data-ref="intel_wait_check_request" data-ref-filename="intel_wait_check_request">intel_wait_check_request</dfn>(<em>const</em> <b>struct</b> <a class="type" href="i915_gem_request.h.html#intel_wait" title='intel_wait' data-ref="intel_wait" data-ref-filename="intel_wait">intel_wait</a> *<dfn class="local col8 decl" id="1008wait" title='wait' data-type='const struct intel_wait *' data-ref="1008wait" data-ref-filename="1008wait">wait</dfn>,</td></tr>
<tr><th id="822">822</th><td>			 <em>const</em> <b>struct</b> <a class="type" href="i915_gem_request.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col9 decl" id="1009rq" title='rq' data-type='const struct drm_i915_gem_request *' data-ref="1009rq" data-ref-filename="1009rq">rq</dfn>)</td></tr>
<tr><th id="823">823</th><td>{</td></tr>
<tr><th id="824">824</th><td>	<b>return</b> <a class="ref fn" href="#intel_wait_check_seqno" title='intel_wait_check_seqno' data-ref="intel_wait_check_seqno" data-ref-filename="intel_wait_check_seqno">intel_wait_check_seqno</a>(<a class="local col8 ref" href="#1008wait" title='wait' data-ref="1008wait" data-ref-filename="1008wait">wait</a>, <a class="ref fn" href="i915_gem_request.h.html#i915_gem_request_global_seqno" title='i915_gem_request_global_seqno' data-ref="i915_gem_request_global_seqno" data-ref-filename="i915_gem_request_global_seqno">i915_gem_request_global_seqno</a>(<a class="local col9 ref" href="#1009rq" title='rq' data-ref="1009rq" data-ref-filename="1009rq">rq</a>));</td></tr>
<tr><th id="825">825</th><td>}</td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl def fn" id="intel_wait_complete" title='intel_wait_complete' data-ref="intel_wait_complete" data-ref-filename="intel_wait_complete">intel_wait_complete</dfn>(<em>const</em> <b>struct</b> <a class="type" href="i915_gem_request.h.html#intel_wait" title='intel_wait' data-ref="intel_wait" data-ref-filename="intel_wait">intel_wait</a> *<dfn class="local col0 decl" id="1010wait" title='wait' data-type='const struct intel_wait *' data-ref="1010wait" data-ref-filename="1010wait">wait</dfn>)</td></tr>
<tr><th id="828">828</th><td>{</td></tr>
<tr><th id="829">829</th><td>	<b>return</b> <a class="macro" href="../../../../include/linux/rbtree.h.html#71" title="((&amp;wait-&gt;node)-&gt;__rb_parent_color == (unsigned long)(&amp;wait-&gt;node))" data-ref="_M/RB_EMPTY_NODE">RB_EMPTY_NODE</a>(&amp;<a class="local col0 ref" href="#1010wait" title='wait' data-ref="1010wait" data-ref-filename="1010wait">wait</a>-&gt;<a class="ref field" href="i915_gem_request.h.html#intel_wait::node" title='intel_wait::node' data-ref="intel_wait::node" data-ref-filename="intel_wait..node">node</a>);</td></tr>
<tr><th id="830">830</th><td>}</td></tr>
<tr><th id="831">831</th><td></td></tr>
<tr><th id="832">832</th><td><a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl fn" id="intel_engine_add_wait" title='intel_engine_add_wait' data-ref="intel_engine_add_wait" data-ref-filename="intel_engine_add_wait">intel_engine_add_wait</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col1 decl" id="1011engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1011engine" data-ref-filename="1011engine">engine</dfn>,</td></tr>
<tr><th id="833">833</th><td>			   <b>struct</b> <a class="type" href="i915_gem_request.h.html#intel_wait" title='intel_wait' data-ref="intel_wait" data-ref-filename="intel_wait">intel_wait</a> *<dfn class="local col2 decl" id="1012wait" title='wait' data-type='struct intel_wait *' data-ref="1012wait" data-ref-filename="1012wait">wait</dfn>);</td></tr>
<tr><th id="834">834</th><td><em>void</em> <dfn class="decl fn" id="intel_engine_remove_wait" title='intel_engine_remove_wait' data-ref="intel_engine_remove_wait" data-ref-filename="intel_engine_remove_wait">intel_engine_remove_wait</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col3 decl" id="1013engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1013engine" data-ref-filename="1013engine">engine</dfn>,</td></tr>
<tr><th id="835">835</th><td>			      <b>struct</b> <a class="type" href="i915_gem_request.h.html#intel_wait" title='intel_wait' data-ref="intel_wait" data-ref-filename="intel_wait">intel_wait</a> *<dfn class="local col4 decl" id="1014wait" title='wait' data-type='struct intel_wait *' data-ref="1014wait" data-ref-filename="1014wait">wait</dfn>);</td></tr>
<tr><th id="836">836</th><td><em>void</em> <dfn class="decl fn" id="intel_engine_enable_signaling" title='intel_engine_enable_signaling' data-ref="intel_engine_enable_signaling" data-ref-filename="intel_engine_enable_signaling">intel_engine_enable_signaling</dfn>(<b>struct</b> <a class="type" href="i915_gem_request.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col5 decl" id="1015request" title='request' data-type='struct drm_i915_gem_request *' data-ref="1015request" data-ref-filename="1015request">request</dfn>,</td></tr>
<tr><th id="837">837</th><td>				   <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="local col6 decl" id="1016wakeup" title='wakeup' data-type='bool' data-ref="1016wakeup" data-ref-filename="1016wakeup">wakeup</dfn>);</td></tr>
<tr><th id="838">838</th><td><em>void</em> <dfn class="decl fn" id="intel_engine_cancel_signaling" title='intel_engine_cancel_signaling' data-ref="intel_engine_cancel_signaling" data-ref-filename="intel_engine_cancel_signaling">intel_engine_cancel_signaling</dfn>(<b>struct</b> <a class="type" href="i915_gem_request.h.html#drm_i915_gem_request" title='drm_i915_gem_request' data-ref="drm_i915_gem_request" data-ref-filename="drm_i915_gem_request">drm_i915_gem_request</a> *<dfn class="local col7 decl" id="1017request" title='request' data-type='struct drm_i915_gem_request *' data-ref="1017request" data-ref-filename="1017request">request</dfn>);</td></tr>
<tr><th id="839">839</th><td></td></tr>
<tr><th id="840">840</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl def fn" id="intel_engine_has_waiter" title='intel_engine_has_waiter' data-ref="intel_engine_has_waiter" data-ref-filename="intel_engine_has_waiter">intel_engine_has_waiter</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col8 decl" id="1018engine" title='engine' data-type='const struct intel_engine_cs *' data-ref="1018engine" data-ref-filename="1018engine">engine</dfn>)</td></tr>
<tr><th id="841">841</th><td>{</td></tr>
<tr><th id="842">842</th><td>	<b>return</b> <a class="macro" href="../../../../include/linux/compiler.h.html#254" title="({ union { typeof(engine-&gt;breadcrumbs.irq_wait) __val; char __c[1]; } __u; if (1) __read_once_size(&amp;(engine-&gt;breadcrumbs.irq_wait), __u.__c, sizeof(engine-&gt;breadcrumbs.irq_wait)); else __read_once_size_nocheck(&amp;(engine-&gt;breadcrumbs.irq_wait), __u.__c, sizeof(engine-&gt;breadcrumbs.irq_wait)); do { } while (0); __u.__val; })" data-ref="_M/READ_ONCE">READ_ONCE</a>(<a class="local col8 ref" href="#1018engine" title='engine' data-ref="1018engine" data-ref-filename="1018engine">engine</a>-&gt;<a class="ref field" href="#intel_engine_cs::breadcrumbs" title='intel_engine_cs::breadcrumbs' data-ref="intel_engine_cs::breadcrumbs" data-ref-filename="intel_engine_cs..breadcrumbs">breadcrumbs</a>.<a class="ref field" href="#intel_breadcrumbs::irq_wait" title='intel_breadcrumbs::irq_wait' data-ref="intel_breadcrumbs::irq_wait" data-ref-filename="intel_breadcrumbs..irq_wait">irq_wait</a>);</td></tr>
<tr><th id="843">843</th><td>}</td></tr>
<tr><th id="844">844</th><td></td></tr>
<tr><th id="845">845</th><td><em>unsigned</em> <em>int</em> <dfn class="decl fn" id="intel_engine_wakeup" title='intel_engine_wakeup' data-ref="intel_engine_wakeup" data-ref-filename="intel_engine_wakeup">intel_engine_wakeup</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col9 decl" id="1019engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1019engine" data-ref-filename="1019engine">engine</dfn>);</td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/ENGINE_WAKEUP_WAITER" data-ref="_M/ENGINE_WAKEUP_WAITER">ENGINE_WAKEUP_WAITER</dfn> BIT(0)</u></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/ENGINE_WAKEUP_ASLEEP" data-ref="_M/ENGINE_WAKEUP_ASLEEP">ENGINE_WAKEUP_ASLEEP</dfn> BIT(1)</u></td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td><em>void</em> <dfn class="decl fn" id="__intel_engine_disarm_breadcrumbs" title='__intel_engine_disarm_breadcrumbs' data-ref="__intel_engine_disarm_breadcrumbs" data-ref-filename="__intel_engine_disarm_breadcrumbs">__intel_engine_disarm_breadcrumbs</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col0 decl" id="1020engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1020engine" data-ref-filename="1020engine">engine</dfn>);</td></tr>
<tr><th id="850">850</th><td><em>void</em> <dfn class="decl fn" id="intel_engine_disarm_breadcrumbs" title='intel_engine_disarm_breadcrumbs' data-ref="intel_engine_disarm_breadcrumbs" data-ref-filename="intel_engine_disarm_breadcrumbs">intel_engine_disarm_breadcrumbs</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col1 decl" id="1021engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1021engine" data-ref-filename="1021engine">engine</dfn>);</td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td><em>void</em> <dfn class="decl fn" id="intel_engine_reset_breadcrumbs" title='intel_engine_reset_breadcrumbs' data-ref="intel_engine_reset_breadcrumbs" data-ref-filename="intel_engine_reset_breadcrumbs">intel_engine_reset_breadcrumbs</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col2 decl" id="1022engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1022engine" data-ref-filename="1022engine">engine</dfn>);</td></tr>
<tr><th id="853">853</th><td><em>void</em> <dfn class="decl fn" id="intel_engine_fini_breadcrumbs" title='intel_engine_fini_breadcrumbs' data-ref="intel_engine_fini_breadcrumbs" data-ref-filename="intel_engine_fini_breadcrumbs">intel_engine_fini_breadcrumbs</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col3 decl" id="1023engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1023engine" data-ref-filename="1023engine">engine</dfn>);</td></tr>
<tr><th id="854">854</th><td><a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl fn" id="intel_breadcrumbs_busy" title='intel_breadcrumbs_busy' data-ref="intel_breadcrumbs_busy" data-ref-filename="intel_breadcrumbs_busy">intel_breadcrumbs_busy</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col4 decl" id="1024engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1024engine" data-ref-filename="1024engine">engine</dfn>);</td></tr>
<tr><th id="855">855</th><td></td></tr>
<tr><th id="856">856</th><td><em>static</em> <a class="macro" href="../../../../include/linux/compiler-gcc.h.html#83" title="inline __attribute__((unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> *<dfn class="decl def fn" id="gen8_emit_pipe_control" title='gen8_emit_pipe_control' data-ref="gen8_emit_pipe_control" data-ref-filename="gen8_emit_pipe_control">gen8_emit_pipe_control</dfn>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> *<dfn class="local col5 decl" id="1025batch" title='batch' data-type='u32 *' data-ref="1025batch" data-ref-filename="1025batch">batch</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col6 decl" id="1026flags" title='flags' data-type='u32' data-ref="1026flags" data-ref-filename="1026flags">flags</dfn>, <a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a> <dfn class="local col7 decl" id="1027offset" title='offset' data-type='u32' data-ref="1027offset" data-ref-filename="1027offset">offset</dfn>)</td></tr>
<tr><th id="857">857</th><td>{</td></tr>
<tr><th id="858">858</th><td>	<a class="ref fn" href="../../../../arch/x86/include/asm/string_64.h.html#memset" title='memset' data-ref="memset" data-ref-filename="memset">memset</a>(<a class="local col5 ref" href="#1025batch" title='batch' data-ref="1025batch" data-ref-filename="1025batch">batch</a>, <var>0</var>, <var>6</var> * <b>sizeof</b>(<a class="typedef" href="../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32" data-ref-filename="u32">u32</a>));</td></tr>
<tr><th id="859">859</th><td></td></tr>
<tr><th id="860">860</th><td>	<a class="local col5 ref" href="#1025batch" title='batch' data-ref="1025batch" data-ref-filename="1025batch">batch</a>[<var>0</var>] = <a class="macro" href="i915_reg.h.html#624" title="((0x3&lt;&lt;29)|(0x3&lt;&lt;27)|(0x2&lt;&lt;24)|((6)-2))" data-ref="_M/GFX_OP_PIPE_CONTROL">GFX_OP_PIPE_CONTROL</a>(<var>6</var>);</td></tr>
<tr><th id="861">861</th><td>	<a class="local col5 ref" href="#1025batch" title='batch' data-ref="1025batch" data-ref-filename="1025batch">batch</a>[<var>1</var>] = <a class="local col6 ref" href="#1026flags" title='flags' data-ref="1026flags" data-ref-filename="1026flags">flags</a>;</td></tr>
<tr><th id="862">862</th><td>	<a class="local col5 ref" href="#1025batch" title='batch' data-ref="1025batch" data-ref-filename="1025batch">batch</a>[<var>2</var>] = <a class="local col7 ref" href="#1027offset" title='offset' data-ref="1027offset" data-ref-filename="1027offset">offset</a>;</td></tr>
<tr><th id="863">863</th><td></td></tr>
<tr><th id="864">864</th><td>	<b>return</b> <a class="local col5 ref" href="#1025batch" title='batch' data-ref="1025batch" data-ref-filename="1025batch">batch</a> + <var>6</var>;</td></tr>
<tr><th id="865">865</th><td>}</td></tr>
<tr><th id="866">866</th><td></td></tr>
<tr><th id="867">867</th><td><a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl fn" id="intel_engine_is_idle" title='intel_engine_is_idle' data-ref="intel_engine_is_idle" data-ref-filename="intel_engine_is_idle">intel_engine_is_idle</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col8 decl" id="1028engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1028engine" data-ref-filename="1028engine">engine</dfn>);</td></tr>
<tr><th id="868">868</th><td><a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl fn" id="intel_engines_are_idle" title='intel_engines_are_idle' data-ref="intel_engines_are_idle" data-ref-filename="intel_engines_are_idle">intel_engines_are_idle</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col9 decl" id="1029dev_priv" title='dev_priv' data-type='struct drm_i915_private *' data-ref="1029dev_priv" data-ref-filename="1029dev_priv">dev_priv</dfn>);</td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td><em>void</em> <dfn class="decl fn" id="intel_engines_mark_idle" title='intel_engines_mark_idle' data-ref="intel_engines_mark_idle" data-ref-filename="intel_engines_mark_idle">intel_engines_mark_idle</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col0 decl" id="1030i915" title='i915' data-type='struct drm_i915_private *' data-ref="1030i915" data-ref-filename="1030i915">i915</dfn>);</td></tr>
<tr><th id="871">871</th><td><em>void</em> <dfn class="decl fn" id="intel_engines_reset_default_submission" title='intel_engines_reset_default_submission' data-ref="intel_engines_reset_default_submission" data-ref-filename="intel_engines_reset_default_submission">intel_engines_reset_default_submission</dfn>(<b>struct</b> <a class="type" href="i915_drv.h.html#drm_i915_private" title='drm_i915_private' data-ref="drm_i915_private" data-ref-filename="drm_i915_private">drm_i915_private</a> *<dfn class="local col1 decl" id="1031i915" title='i915' data-type='struct drm_i915_private *' data-ref="1031i915" data-ref-filename="1031i915">i915</dfn>);</td></tr>
<tr><th id="872">872</th><td></td></tr>
<tr><th id="873">873</th><td><a class="typedef" href="../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool" data-ref-filename="bool">bool</a> <dfn class="decl fn" id="intel_engine_can_store_dword" title='intel_engine_can_store_dword' data-ref="intel_engine_can_store_dword" data-ref-filename="intel_engine_can_store_dword">intel_engine_can_store_dword</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col2 decl" id="1032engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1032engine" data-ref-filename="1032engine">engine</dfn>);</td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td><em>void</em> <dfn class="decl fn" id="intel_engine_dump" title='intel_engine_dump' data-ref="intel_engine_dump" data-ref-filename="intel_engine_dump">intel_engine_dump</dfn>(<b>struct</b> <a class="type" href="#intel_engine_cs" title='intel_engine_cs' data-ref="intel_engine_cs" data-ref-filename="intel_engine_cs">intel_engine_cs</a> *<dfn class="local col3 decl" id="1033engine" title='engine' data-type='struct intel_engine_cs *' data-ref="1033engine" data-ref-filename="1033engine">engine</dfn>, <b>struct</b> <a class="type" href="../../../../include/drm/drm_print.h.html#drm_printer" title='drm_printer' data-ref="drm_printer" data-ref-filename="drm_printer">drm_printer</a> *<dfn class="local col4 decl" id="1034p" title='p' data-type='struct drm_printer *' data-ref="1034p" data-ref-filename="1034p">p</dfn>);</td></tr>
<tr><th id="876">876</th><td></td></tr>
<tr><th id="877">877</th><td><u>#<span data-ppcond="2">endif</span> /* _INTEL_RINGBUFFER_H_ */</u></td></tr>
<tr><th id="878">878</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='dvo_ch7017.c.html'>linux/drivers/gpu/drm/i915/dvo_ch7017.c</a><br/>Generated on <em>2019-Oct-10</em> from project linux revision <em>4.15.10</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
