$date
	Thu Oct  6 10:19:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q1_tb $end
$var wire 1 ! f $end
$var reg 2 " S [1:0] $end
$var reg 4 # W [0:3] $end
$scope module Q $end
$var wire 2 $ S [1:0] $end
$var wire 4 % W [0:3] $end
$var wire 1 & f2 $end
$var wire 1 ' f1 $end
$var wire 1 ! f $end
$scope module mux1 $end
$var wire 1 ( s $end
$var wire 1 ) w0 $end
$var wire 1 * w1 $end
$var reg 1 ' f $end
$upscope $end
$scope module mux2 $end
$var wire 1 + s $end
$var wire 1 , w0 $end
$var wire 1 - w1 $end
$var reg 1 & f $end
$upscope $end
$scope module mux3 $end
$var wire 1 . s $end
$var wire 1 ' w0 $end
$var wire 1 & w1 $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
0-
0,
0+
1*
0)
0(
0'
0&
b100 %
b0 $
b100 #
b0 "
0!
$end
#20
1!
1'
1(
1+
b1 "
b1 $
#40
0'
0!
0(
0+
1.
b10 "
b10 $
#60
1'
1(
1+
b11 "
b11 $
#80
