{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "import mantle lattice ice40\n",
      "import mantle lattice mantle40\n"
     ]
    }
   ],
   "source": [
    "import magma as m\n",
    "from loam.boards.icestick import IceStick"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "![](./images/counter_diagram.jpg)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We will use the `DefineCircuit` pattern to define a counter module.\n",
    "\n",
    "`DefineCircuit` takes as a firt argument the name of the circuit, and then an even number of arguments of the form `port1_name, port1_type, port2_name, port2_type, ...`. By using the python `*` operator, we can programmatically construct a list of argument names and types.\n",
    "\n",
    "For this example we compose a list literal with the output of the `ClockInterface` function which produces a standard set of inputs for a clock, clock enable, and reset. In this case, we only include a clock (by default) and an optional clock enable `has_ce=has_ce`.\n",
    "\n",
    "We instance an n-bit `Adders` and `Register` from the `mantle` library. We wire them up based on our counter diagram above. Finally, we call `m.wireclock` to automatically wire up the clock inputs to the `Register` instance."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "from mantle import Add, Register\n",
    "\n",
    "\n",
    "def DefineCounter(n, has_ce=False):\n",
    "\n",
    "    name = \"Counter{}{}\".format(n, has_ce)\n",
    "\n",
    "    args = [\"O\", m.Out(m.Bits(n)), \"COUT\", m.Out(m.Bit)] + m.ClockInterface(has_ce=has_ce)\n",
    "    Counter = m.DefineCircuit(name, *args)\n",
    "\n",
    "    add = Add(n, cin=False, cout=True)\n",
    "    reg = Register(n, has_ce=has_ce)\n",
    "\n",
    "    m.wire( reg.O, add.I0 )\n",
    "    m.wire( m.bits(1, n), add.I1 )\n",
    "\n",
    "    m.wire(add.O, reg.I)\n",
    "\n",
    "    m.wire( reg.O, Counter.O )\n",
    "\n",
    "    m.wire( add.COUT, Counter.COUT )\n",
    "\n",
    "    m.wireclock(Counter, reg)\n",
    "    m.wiredefaultclock(Counter, reg)\n",
    "\n",
    "    m.EndDefine()\n",
    "    return Counter"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We can inspect the generated verilog"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "compiling FullAdder\n",
      "compiling Add4Cout\n",
      "compiling Register4\n",
      "compiling Counter4False\n",
      "module FullAdder (input  I0, input  I1, input  CIN, output  O, output  COUT);\n",
      "wire  inst0_O;\n",
      "wire  inst1_CO;\n",
      "SB_LUT4 #(.LUT_INIT(16'h9696)) inst0 (.I0(I0), .I1(I1), .I2(CIN), .I3(1'b0), .O(inst0_O));\n",
      "SB_CARRY inst1 (.I0(I0), .I1(I1), .CI(CIN), .CO(inst1_CO));\n",
      "assign O = inst0_O;\n",
      "assign COUT = inst1_CO;\n",
      "endmodule\n",
      "\n",
      "module Add4Cout (input [3:0] I0, input [3:0] I1, output [3:0] O, output  COUT);\n",
      "wire  inst0_O;\n",
      "wire  inst0_COUT;\n",
      "wire  inst1_O;\n",
      "wire  inst1_COUT;\n",
      "wire  inst2_O;\n",
      "wire  inst2_COUT;\n",
      "wire  inst3_O;\n",
      "wire  inst3_COUT;\n",
      "FullAdder inst0 (.I0(I0[0]), .I1(I1[0]), .CIN(1'b0), .O(inst0_O), .COUT(inst0_COUT));\n",
      "FullAdder inst1 (.I0(I0[1]), .I1(I1[1]), .CIN(inst0_COUT), .O(inst1_O), .COUT(inst1_COUT));\n",
      "FullAdder inst2 (.I0(I0[2]), .I1(I1[2]), .CIN(inst1_COUT), .O(inst2_O), .COUT(inst2_COUT));\n",
      "FullAdder inst3 (.I0(I0[3]), .I1(I1[3]), .CIN(inst2_COUT), .O(inst3_O), .COUT(inst3_COUT));\n",
      "assign O = {inst3_O,inst2_O,inst1_O,inst0_O};\n",
      "assign COUT = inst3_COUT;\n",
      "endmodule\n",
      "\n",
      "module Register4 (input [3:0] I, output [3:0] O, input  CLK);\n",
      "wire  inst0_Q;\n",
      "wire  inst1_Q;\n",
      "wire  inst2_Q;\n",
      "wire  inst3_Q;\n",
      "SB_DFF inst0 (.C(CLK), .D(I[0]), .Q(inst0_Q));\n",
      "SB_DFF inst1 (.C(CLK), .D(I[1]), .Q(inst1_Q));\n",
      "SB_DFF inst2 (.C(CLK), .D(I[2]), .Q(inst2_Q));\n",
      "SB_DFF inst3 (.C(CLK), .D(I[3]), .Q(inst3_Q));\n",
      "assign O = {inst3_Q,inst2_Q,inst1_Q,inst0_Q};\n",
      "endmodule\n",
      "\n",
      "module Counter4False (output [3:0] O, output  COUT, input  CLK);\n",
      "wire [3:0] inst0_O;\n",
      "wire  inst0_COUT;\n",
      "wire [3:0] inst1_O;\n",
      "Add4Cout inst0 (.I0(inst1_O), .I1({1'b0,1'b0,1'b0,1'b1}), .O(inst0_O), .COUT(inst0_COUT));\n",
      "Register4 inst1 (.I(inst0_O), .O(inst1_O), .CLK(CLK));\n",
      "assign O = inst1_O;\n",
      "assign COUT = inst0_COUT;\n",
      "endmodule\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "from magma.backend.verilog import compile as compile_verilog\n",
    "print(compile_verilog(DefineCounter(4)))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "To test our counter circuit, we will instance two versions. A 5-bit counter will be wired up to the icestick leds. Because the icestick clock runs too fast to see without a high-speed camera, we will wire up the carry out of a 23-bit counter to the clock enable of our 5-bit counter. This causes the 5-bit counter to advance slower (the clock enable will be asserted True for 1 cycle every time the 23-bit counter reaches it's maximum value)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {
    "collapsed": true,
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "icestick = IceStick()\n",
    "\n",
    "icestick.Clock.on()\n",
    "icestick.D1.on()\n",
    "icestick.D2.on()\n",
    "icestick.D3.on()\n",
    "icestick.D4.on()\n",
    "icestick.D5.on()\n",
    "\n",
    "main = icestick.main()\n",
    "\n",
    "counter4 = DefineCounter(5, has_ce=True)()\n",
    "counter23 = DefineCounter(23)()\n",
    "m.wire(counter23.COUT, counter4.CE)\n",
    "m.wire(counter4.O, m.bits([main.D1, main.D2, main.D3, main.D4, main.D5]))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Compile and flash our design onto the icestick. The leds should blink in a 5-bit counter pattern. Change the size of the 23-bit control counter or replace it with a different circuit to experiment with the counting pattern."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "compiling FullAdder\n",
      "compiling Add5Cout\n",
      "compiling Register5CE\n",
      "compiling Counter5True\n",
      "compiling Add23Cout\n",
      "compiling Register23\n",
      "compiling Counter23False\n",
      "compiling main\n"
     ]
    }
   ],
   "source": [
    "m.compile(\"build/ice_counter\", main)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "init..\n",
      "Can't find iCE FTDI USB device (vendor_id 0x0403, device_id 0x6010).\n",
      "ABORT.\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "cd build\n",
    "yosys -q -p 'synth_ice40 -top main -blif ice_counter.blif' ice_counter.v\n",
    "arachne-pnr -q -d 1k -o ice_counter.txt -p ice_counter.pcf ice_counter.blif\n",
    "icepack ice_counter.txt ice_counter.bin\n",
    "\n",
    "iceprog ice_counter.bin"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "m.compile(\"build/ice_counter\", main, output=\"coreir\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{\"top\":\"global.main\",\n",
      "\"namespaces\":{\n",
      "  \"global\":{\n",
      "    \"modules\":{\n",
      "      \"Add23Cout\":{\n",
      "        \"type\":[\"Record\",{\n",
      "          \"I0\":[\"Array\",23,\"BitIn\"],\n",
      "          \"I1\":[\"Array\",23,\"BitIn\"],\n",
      "          \"O\":[\"Array\",23,\"Bit\"],\n",
      "          \"COUT\":\"Bit\"\n",
      "        }],\n",
      "        \"instances\":{\n",
      "          \"bit_const_GND_7\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"inst0\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst1\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst10\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst11\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst12\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst13\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst14\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst15\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst16\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst17\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst18\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst19\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst2\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst20\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst21\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst22\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst3\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst4\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst5\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst6\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst7\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst8\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst9\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"bit_const_GND_7.out\",\"inst0.CIN\"],\n",
      "          [\"inst0.COUT\",\"inst1.CIN\"],\n",
      "          [\"inst0.I0\",\"self.I0.0\"],\n",
      "          [\"inst0.I1\",\"self.I1.0\"],\n",
      "          [\"inst0.O\",\"self.O.0\"],\n",
      "          [\"inst1.COUT\",\"inst2.CIN\"],\n",
      "          [\"inst1.I0\",\"self.I0.1\"],\n",
      "          [\"inst1.I1\",\"self.I1.1\"],\n",
      "          [\"inst1.O\",\"self.O.1\"],\n",
      "          [\"inst10.CIN\",\"inst9.COUT\"],\n",
      "          [\"inst10.COUT\",\"inst11.CIN\"],\n",
      "          [\"inst10.I0\",\"self.I0.10\"],\n",
      "          [\"inst10.I1\",\"self.I1.10\"],\n",
      "          [\"inst10.O\",\"self.O.10\"],\n",
      "          [\"inst11.COUT\",\"inst12.CIN\"],\n",
      "          [\"inst11.I0\",\"self.I0.11\"],\n",
      "          [\"inst11.I1\",\"self.I1.11\"],\n",
      "          [\"inst11.O\",\"self.O.11\"],\n",
      "          [\"inst12.COUT\",\"inst13.CIN\"],\n",
      "          [\"inst12.I0\",\"self.I0.12\"],\n",
      "          [\"inst12.I1\",\"self.I1.12\"],\n",
      "          [\"inst12.O\",\"self.O.12\"],\n",
      "          [\"inst13.COUT\",\"inst14.CIN\"],\n",
      "          [\"inst13.I0\",\"self.I0.13\"],\n",
      "          [\"inst13.I1\",\"self.I1.13\"],\n",
      "          [\"inst13.O\",\"self.O.13\"],\n",
      "          [\"inst14.COUT\",\"inst15.CIN\"],\n",
      "          [\"inst14.I0\",\"self.I0.14\"],\n",
      "          [\"inst14.I1\",\"self.I1.14\"],\n",
      "          [\"inst14.O\",\"self.O.14\"],\n",
      "          [\"inst15.COUT\",\"inst16.CIN\"],\n",
      "          [\"inst15.I0\",\"self.I0.15\"],\n",
      "          [\"inst15.I1\",\"self.I1.15\"],\n",
      "          [\"inst15.O\",\"self.O.15\"],\n",
      "          [\"inst16.COUT\",\"inst17.CIN\"],\n",
      "          [\"inst16.I0\",\"self.I0.16\"],\n",
      "          [\"inst16.I1\",\"self.I1.16\"],\n",
      "          [\"inst16.O\",\"self.O.16\"],\n",
      "          [\"inst17.COUT\",\"inst18.CIN\"],\n",
      "          [\"inst17.I0\",\"self.I0.17\"],\n",
      "          [\"inst17.I1\",\"self.I1.17\"],\n",
      "          [\"inst17.O\",\"self.O.17\"],\n",
      "          [\"inst18.COUT\",\"inst19.CIN\"],\n",
      "          [\"inst18.I0\",\"self.I0.18\"],\n",
      "          [\"inst18.I1\",\"self.I1.18\"],\n",
      "          [\"inst18.O\",\"self.O.18\"],\n",
      "          [\"inst19.COUT\",\"inst20.CIN\"],\n",
      "          [\"inst19.I0\",\"self.I0.19\"],\n",
      "          [\"inst19.I1\",\"self.I1.19\"],\n",
      "          [\"inst19.O\",\"self.O.19\"],\n",
      "          [\"inst2.COUT\",\"inst3.CIN\"],\n",
      "          [\"inst2.I0\",\"self.I0.2\"],\n",
      "          [\"inst2.I1\",\"self.I1.2\"],\n",
      "          [\"inst2.O\",\"self.O.2\"],\n",
      "          [\"inst20.COUT\",\"inst21.CIN\"],\n",
      "          [\"inst20.I0\",\"self.I0.20\"],\n",
      "          [\"inst20.I1\",\"self.I1.20\"],\n",
      "          [\"inst20.O\",\"self.O.20\"],\n",
      "          [\"inst21.COUT\",\"inst22.CIN\"],\n",
      "          [\"inst21.I0\",\"self.I0.21\"],\n",
      "          [\"inst21.I1\",\"self.I1.21\"],\n",
      "          [\"inst21.O\",\"self.O.21\"],\n",
      "          [\"inst22.COUT\",\"self.COUT\"],\n",
      "          [\"inst22.I0\",\"self.I0.22\"],\n",
      "          [\"inst22.I1\",\"self.I1.22\"],\n",
      "          [\"inst22.O\",\"self.O.22\"],\n",
      "          [\"inst3.COUT\",\"inst4.CIN\"],\n",
      "          [\"inst3.I0\",\"self.I0.3\"],\n",
      "          [\"inst3.I1\",\"self.I1.3\"],\n",
      "          [\"inst3.O\",\"self.O.3\"],\n",
      "          [\"inst4.COUT\",\"inst5.CIN\"],\n",
      "          [\"inst4.I0\",\"self.I0.4\"],\n",
      "          [\"inst4.I1\",\"self.I1.4\"],\n",
      "          [\"inst4.O\",\"self.O.4\"],\n",
      "          [\"inst5.COUT\",\"inst6.CIN\"],\n",
      "          [\"inst5.I0\",\"self.I0.5\"],\n",
      "          [\"inst5.I1\",\"self.I1.5\"],\n",
      "          [\"inst5.O\",\"self.O.5\"],\n",
      "          [\"inst6.COUT\",\"inst7.CIN\"],\n",
      "          [\"inst6.I0\",\"self.I0.6\"],\n",
      "          [\"inst6.I1\",\"self.I1.6\"],\n",
      "          [\"inst6.O\",\"self.O.6\"],\n",
      "          [\"inst7.COUT\",\"inst8.CIN\"],\n",
      "          [\"inst7.I0\",\"self.I0.7\"],\n",
      "          [\"inst7.I1\",\"self.I1.7\"],\n",
      "          [\"inst7.O\",\"self.O.7\"],\n",
      "          [\"inst8.COUT\",\"inst9.CIN\"],\n",
      "          [\"inst8.I0\",\"self.I0.8\"],\n",
      "          [\"inst8.I1\",\"self.I1.8\"],\n",
      "          [\"inst8.O\",\"self.O.8\"],\n",
      "          [\"inst9.I0\",\"self.I0.9\"],\n",
      "          [\"inst9.I1\",\"self.I1.9\"],\n",
      "          [\"inst9.O\",\"self.O.9\"]\n",
      "        ]\n",
      "      },\n",
      "      \"Add5Cout\":{\n",
      "        \"type\":[\"Record\",{\n",
      "          \"I0\":[\"Array\",5,\"BitIn\"],\n",
      "          \"I1\":[\"Array\",5,\"BitIn\"],\n",
      "          \"O\":[\"Array\",5,\"Bit\"],\n",
      "          \"COUT\":\"Bit\"\n",
      "        }],\n",
      "        \"instances\":{\n",
      "          \"bit_const_GND_1\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"inst0\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst1\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst2\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst3\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst4\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"bit_const_GND_1.out\",\"inst0.CIN\"],\n",
      "          [\"inst0.COUT\",\"inst1.CIN\"],\n",
      "          [\"inst0.I0\",\"self.I0.0\"],\n",
      "          [\"inst0.I1\",\"self.I1.0\"],\n",
      "          [\"inst0.O\",\"self.O.0\"],\n",
      "          [\"inst1.COUT\",\"inst2.CIN\"],\n",
      "          [\"inst1.I0\",\"self.I0.1\"],\n",
      "          [\"inst1.I1\",\"self.I1.1\"],\n",
      "          [\"inst1.O\",\"self.O.1\"],\n",
      "          [\"inst2.COUT\",\"inst3.CIN\"],\n",
      "          [\"inst2.I0\",\"self.I0.2\"],\n",
      "          [\"inst2.I1\",\"self.I1.2\"],\n",
      "          [\"inst2.O\",\"self.O.2\"],\n",
      "          [\"inst3.COUT\",\"inst4.CIN\"],\n",
      "          [\"inst3.I0\",\"self.I0.3\"],\n",
      "          [\"inst3.I1\",\"self.I1.3\"],\n",
      "          [\"inst3.O\",\"self.O.3\"],\n",
      "          [\"inst4.COUT\",\"self.COUT\"],\n",
      "          [\"inst4.I0\",\"self.I0.4\"],\n",
      "          [\"inst4.I1\",\"self.I1.4\"],\n",
      "          [\"inst4.O\",\"self.O.4\"]\n",
      "        ]\n",
      "      },\n",
      "      \"Counter23False\":{\n",
      "        \"type\":[\"Record\",{\n",
      "          \"O\":[\"Array\",23,\"Bit\"],\n",
      "          \"COUT\":\"Bit\",\n",
      "          \"CLK\":[\"Named\",\"coreir.clkIn\"]\n",
      "        }],\n",
      "        \"instances\":{\n",
      "          \"bit_const_GND_10\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"bit_const_GND_11\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"bit_const_GND_12\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"bit_const_GND_13\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"bit_const_GND_14\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"bit_const_GND_15\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"bit_const_GND_16\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"bit_const_GND_17\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"bit_const_GND_18\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"bit_const_GND_19\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"bit_const_GND_20\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"bit_const_GND_21\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"bit_const_GND_22\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"bit_const_GND_23\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"bit_const_GND_24\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"bit_const_GND_25\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"bit_const_GND_26\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"bit_const_GND_27\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"bit_const_GND_28\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"bit_const_GND_29\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"bit_const_GND_30\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"bit_const_GND_9\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"bit_const_VCC_8\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",true]}\n",
      "          },\n",
      "          \"inst0\":{\n",
      "            \"modref\":\"global.Add23Cout\"\n",
      "          },\n",
      "          \"inst1\":{\n",
      "            \"modref\":\"global.Register23\"\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"bit_const_GND_10.out\",\"inst0.I1.2\"],\n",
      "          [\"bit_const_GND_11.out\",\"inst0.I1.3\"],\n",
      "          [\"bit_const_GND_12.out\",\"inst0.I1.4\"],\n",
      "          [\"bit_const_GND_13.out\",\"inst0.I1.5\"],\n",
      "          [\"bit_const_GND_14.out\",\"inst0.I1.6\"],\n",
      "          [\"bit_const_GND_15.out\",\"inst0.I1.7\"],\n",
      "          [\"bit_const_GND_16.out\",\"inst0.I1.8\"],\n",
      "          [\"bit_const_GND_17.out\",\"inst0.I1.9\"],\n",
      "          [\"bit_const_GND_18.out\",\"inst0.I1.10\"],\n",
      "          [\"bit_const_GND_19.out\",\"inst0.I1.11\"],\n",
      "          [\"bit_const_GND_20.out\",\"inst0.I1.12\"],\n",
      "          [\"bit_const_GND_21.out\",\"inst0.I1.13\"],\n",
      "          [\"bit_const_GND_22.out\",\"inst0.I1.14\"],\n",
      "          [\"bit_const_GND_23.out\",\"inst0.I1.15\"],\n",
      "          [\"bit_const_GND_24.out\",\"inst0.I1.16\"],\n",
      "          [\"bit_const_GND_25.out\",\"inst0.I1.17\"],\n",
      "          [\"bit_const_GND_26.out\",\"inst0.I1.18\"],\n",
      "          [\"bit_const_GND_27.out\",\"inst0.I1.19\"],\n",
      "          [\"bit_const_GND_28.out\",\"inst0.I1.20\"],\n",
      "          [\"bit_const_GND_29.out\",\"inst0.I1.21\"],\n",
      "          [\"bit_const_GND_30.out\",\"inst0.I1.22\"],\n",
      "          [\"bit_const_GND_9.out\",\"inst0.I1.1\"],\n",
      "          [\"bit_const_VCC_8.out\",\"inst0.I1.0\"],\n",
      "          [\"inst0.COUT\",\"self.COUT\"],\n",
      "          [\"inst0.I0\",\"inst1.O\"],\n",
      "          [\"inst0.O\",\"inst1.I\"],\n",
      "          [\"inst1.CLK\",\"self.CLK\"],\n",
      "          [\"inst1.O\",\"self.O\"]\n",
      "        ]\n",
      "      },\n",
      "      \"Counter5True\":{\n",
      "        \"type\":[\"Record\",{\n",
      "          \"O\":[\"Array\",5,\"Bit\"],\n",
      "          \"COUT\":\"Bit\",\n",
      "          \"CLK\":[\"Named\",\"coreir.clkIn\"],\n",
      "          \"CE\":\"BitIn\"\n",
      "        }],\n",
      "        \"instances\":{\n",
      "          \"bit_const_GND_3\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"bit_const_GND_4\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"bit_const_GND_5\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"bit_const_GND_6\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"bit_const_VCC_2\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",true]}\n",
      "          },\n",
      "          \"inst0\":{\n",
      "            \"modref\":\"global.Add5Cout\"\n",
      "          },\n",
      "          \"inst1\":{\n",
      "            \"modref\":\"global.Register5CE\"\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"bit_const_GND_3.out\",\"inst0.I1.1\"],\n",
      "          [\"bit_const_GND_4.out\",\"inst0.I1.2\"],\n",
      "          [\"bit_const_GND_5.out\",\"inst0.I1.3\"],\n",
      "          [\"bit_const_GND_6.out\",\"inst0.I1.4\"],\n",
      "          [\"bit_const_VCC_2.out\",\"inst0.I1.0\"],\n",
      "          [\"inst0.COUT\",\"self.COUT\"],\n",
      "          [\"inst0.I0\",\"inst1.O\"],\n",
      "          [\"inst0.O\",\"inst1.I\"],\n",
      "          [\"inst1.CE\",\"self.CE\"],\n",
      "          [\"inst1.CLK\",\"self.CLK\"],\n",
      "          [\"inst1.O\",\"self.O\"]\n",
      "        ]\n",
      "      },\n",
      "      \"FullAdder\":{\n",
      "        \"type\":[\"Record\",{\n",
      "          \"I0\":\"BitIn\",\n",
      "          \"I1\":\"BitIn\",\n",
      "          \"CIN\":\"BitIn\",\n",
      "          \"O\":\"Bit\",\n",
      "          \"COUT\":\"Bit\"\n",
      "        }],\n",
      "        \"instances\":{\n",
      "          \"bit_const_GND_0\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"inst0\":{\n",
      "            \"modref\":\"ice40.SB_LUT4\",\n",
      "            \"modargs\":{\"LUT_INIT\":[[\"BitVector\",16],38550]}\n",
      "          },\n",
      "          \"inst1\":{\n",
      "            \"modref\":\"ice40.SB_CARRY\"\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"bit_const_GND_0.out\",\"inst0.I3\"],\n",
      "          [\"inst0.I0\",\"self.I0\"],\n",
      "          [\"inst0.I1\",\"self.I1\"],\n",
      "          [\"inst0.I2\",\"self.CIN\"],\n",
      "          [\"inst0.O\",\"self.O\"],\n",
      "          [\"inst1.CI\",\"self.CIN\"],\n",
      "          [\"inst1.CO\",\"self.COUT\"],\n",
      "          [\"inst1.I0\",\"self.I0\"],\n",
      "          [\"inst1.I1\",\"self.I1\"]\n",
      "        ]\n",
      "      },\n",
      "      \"Register23\":{\n",
      "        \"type\":[\"Record\",{\n",
      "          \"I\":[\"Array\",23,\"BitIn\"],\n",
      "          \"O\":[\"Array\",23,\"Bit\"],\n",
      "          \"CLK\":[\"Named\",\"coreir.clkIn\"]\n",
      "        }],\n",
      "        \"instances\":{\n",
      "          \"inst0\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst1\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst10\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst11\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst12\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst13\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst14\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst15\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst16\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst17\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst18\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst19\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst2\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst20\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst21\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst22\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst3\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst4\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst5\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst6\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst7\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst8\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst9\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"inst0.C\",\"self.CLK\"],\n",
      "          [\"inst0.D\",\"self.I.0\"],\n",
      "          [\"inst0.Q\",\"self.O.0\"],\n",
      "          [\"inst1.C\",\"self.CLK\"],\n",
      "          [\"inst1.D\",\"self.I.1\"],\n",
      "          [\"inst1.Q\",\"self.O.1\"],\n",
      "          [\"inst10.C\",\"self.CLK\"],\n",
      "          [\"inst10.D\",\"self.I.10\"],\n",
      "          [\"inst10.Q\",\"self.O.10\"],\n",
      "          [\"inst11.C\",\"self.CLK\"],\n",
      "          [\"inst11.D\",\"self.I.11\"],\n",
      "          [\"inst11.Q\",\"self.O.11\"],\n",
      "          [\"inst12.C\",\"self.CLK\"],\n",
      "          [\"inst12.D\",\"self.I.12\"],\n",
      "          [\"inst12.Q\",\"self.O.12\"],\n",
      "          [\"inst13.C\",\"self.CLK\"],\n",
      "          [\"inst13.D\",\"self.I.13\"],\n",
      "          [\"inst13.Q\",\"self.O.13\"],\n",
      "          [\"inst14.C\",\"self.CLK\"],\n",
      "          [\"inst14.D\",\"self.I.14\"],\n",
      "          [\"inst14.Q\",\"self.O.14\"],\n",
      "          [\"inst15.C\",\"self.CLK\"],\n",
      "          [\"inst15.D\",\"self.I.15\"],\n",
      "          [\"inst15.Q\",\"self.O.15\"],\n",
      "          [\"inst16.C\",\"self.CLK\"],\n",
      "          [\"inst16.D\",\"self.I.16\"],\n",
      "          [\"inst16.Q\",\"self.O.16\"],\n",
      "          [\"inst17.C\",\"self.CLK\"],\n",
      "          [\"inst17.D\",\"self.I.17\"],\n",
      "          [\"inst17.Q\",\"self.O.17\"],\n",
      "          [\"inst18.C\",\"self.CLK\"],\n",
      "          [\"inst18.D\",\"self.I.18\"],\n",
      "          [\"inst18.Q\",\"self.O.18\"],\n",
      "          [\"inst19.C\",\"self.CLK\"],\n",
      "          [\"inst19.D\",\"self.I.19\"],\n",
      "          [\"inst19.Q\",\"self.O.19\"],\n",
      "          [\"inst2.C\",\"self.CLK\"],\n",
      "          [\"inst2.D\",\"self.I.2\"],\n",
      "          [\"inst2.Q\",\"self.O.2\"],\n",
      "          [\"inst20.C\",\"self.CLK\"],\n",
      "          [\"inst20.D\",\"self.I.20\"],\n",
      "          [\"inst20.Q\",\"self.O.20\"],\n",
      "          [\"inst21.C\",\"self.CLK\"],\n",
      "          [\"inst21.D\",\"self.I.21\"],\n",
      "          [\"inst21.Q\",\"self.O.21\"],\n",
      "          [\"inst22.C\",\"self.CLK\"],\n",
      "          [\"inst22.D\",\"self.I.22\"],\n",
      "          [\"inst22.Q\",\"self.O.22\"],\n",
      "          [\"inst3.C\",\"self.CLK\"],\n",
      "          [\"inst3.D\",\"self.I.3\"],\n",
      "          [\"inst3.Q\",\"self.O.3\"],\n",
      "          [\"inst4.C\",\"self.CLK\"],\n",
      "          [\"inst4.D\",\"self.I.4\"],\n",
      "          [\"inst4.Q\",\"self.O.4\"],\n",
      "          [\"inst5.C\",\"self.CLK\"],\n",
      "          [\"inst5.D\",\"self.I.5\"],\n",
      "          [\"inst5.Q\",\"self.O.5\"],\n",
      "          [\"inst6.C\",\"self.CLK\"],\n",
      "          [\"inst6.D\",\"self.I.6\"],\n",
      "          [\"inst6.Q\",\"self.O.6\"],\n",
      "          [\"inst7.C\",\"self.CLK\"],\n",
      "          [\"inst7.D\",\"self.I.7\"],\n",
      "          [\"inst7.Q\",\"self.O.7\"],\n",
      "          [\"inst8.C\",\"self.CLK\"],\n",
      "          [\"inst8.D\",\"self.I.8\"],\n",
      "          [\"inst8.Q\",\"self.O.8\"],\n",
      "          [\"inst9.C\",\"self.CLK\"],\n",
      "          [\"inst9.D\",\"self.I.9\"],\n",
      "          [\"inst9.Q\",\"self.O.9\"]\n",
      "        ]\n",
      "      },\n",
      "      \"Register5CE\":{\n",
      "        \"type\":[\"Record\",{\n",
      "          \"I\":[\"Array\",5,\"BitIn\"],\n",
      "          \"O\":[\"Array\",5,\"Bit\"],\n",
      "          \"CLK\":[\"Named\",\"coreir.clkIn\"],\n",
      "          \"CE\":\"BitIn\"\n",
      "        }],\n",
      "        \"instances\":{\n",
      "          \"inst0\":{\n",
      "            \"modref\":\"ice40.SB_DFFE\"\n",
      "          },\n",
      "          \"inst1\":{\n",
      "            \"modref\":\"ice40.SB_DFFE\"\n",
      "          },\n",
      "          \"inst2\":{\n",
      "            \"modref\":\"ice40.SB_DFFE\"\n",
      "          },\n",
      "          \"inst3\":{\n",
      "            \"modref\":\"ice40.SB_DFFE\"\n",
      "          },\n",
      "          \"inst4\":{\n",
      "            \"modref\":\"ice40.SB_DFFE\"\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"inst0.C\",\"self.CLK\"],\n",
      "          [\"inst0.D\",\"self.I.0\"],\n",
      "          [\"inst0.E\",\"self.CE\"],\n",
      "          [\"inst0.Q\",\"self.O.0\"],\n",
      "          [\"inst1.C\",\"self.CLK\"],\n",
      "          [\"inst1.D\",\"self.I.1\"],\n",
      "          [\"inst1.E\",\"self.CE\"],\n",
      "          [\"inst1.Q\",\"self.O.1\"],\n",
      "          [\"inst2.C\",\"self.CLK\"],\n",
      "          [\"inst2.D\",\"self.I.2\"],\n",
      "          [\"inst2.E\",\"self.CE\"],\n",
      "          [\"inst2.Q\",\"self.O.2\"],\n",
      "          [\"inst3.C\",\"self.CLK\"],\n",
      "          [\"inst3.D\",\"self.I.3\"],\n",
      "          [\"inst3.E\",\"self.CE\"],\n",
      "          [\"inst3.Q\",\"self.O.3\"],\n",
      "          [\"inst4.C\",\"self.CLK\"],\n",
      "          [\"inst4.D\",\"self.I.4\"],\n",
      "          [\"inst4.E\",\"self.CE\"],\n",
      "          [\"inst4.Q\",\"self.O.4\"]\n",
      "        ]\n",
      "      },\n",
      "      \"main\":{\n",
      "        \"type\":[\"Record\",{\n",
      "          \"D5\":\"Bit\",\n",
      "          \"D4\":\"Bit\",\n",
      "          \"D3\":\"Bit\",\n",
      "          \"D2\":\"Bit\",\n",
      "          \"D1\":\"Bit\",\n",
      "          \"CLKIN\":[\"Named\",\"coreir.clkIn\"]\n",
      "        }],\n",
      "        \"instances\":{\n",
      "          \"inst0\":{\n",
      "            \"modref\":\"global.Counter5True\"\n",
      "          },\n",
      "          \"inst1\":{\n",
      "            \"modref\":\"global.Counter23False\"\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"inst0.CE\",\"inst1.COUT\"],\n",
      "          [\"inst0.CLK\",\"self.CLKIN\"],\n",
      "          [\"inst1.CLK\",\"self.CLKIN\"],\n",
      "          [\"self.D1\",\"inst0.O.0\"],\n",
      "          [\"self.D2\",\"inst0.O.1\"],\n",
      "          [\"self.D3\",\"inst0.O.2\"],\n",
      "          [\"self.D4\",\"inst0.O.3\"],\n",
      "          [\"self.D5\",\"inst0.O.4\"]\n",
      "        ]\n",
      "      }\n",
      "    }\n",
      "  }\n",
      "}\n",
      "}In Run Generators\n",
      "Done running generators\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "Module: const\n",
      "  Type: {'out':Bit}\n",
      "  Def? No\n",
      "Module: SB_CARRY\n",
      "  Type: {'I0':BitIn, 'I1':BitIn, 'CI':BitIn, 'CO':Bit}\n",
      "  Def? No\n",
      "Module: SB_DFF\n",
      "  Type: {'C':coreir.clkIn, 'D':BitIn, 'Q':Bit}\n",
      "  Def? No\n",
      "Module: Register23\n",
      "  Type: {'CLK':coreir.clkIn, 'I':BitIn[23], 'O':Bit[23]}\n",
      "  Def? Yes\n",
      "  Def:\n",
      "    Instances:\n",
      "      inst0 : SB_DFF\n",
      "      inst1 : SB_DFF\n",
      "      inst10 : SB_DFF\n",
      "      inst11 : SB_DFF\n",
      "      inst12 : SB_DFF\n",
      "      inst13 : SB_DFF\n",
      "      inst14 : SB_DFF\n",
      "      inst15 : SB_DFF\n",
      "      inst16 : SB_DFF\n",
      "      inst17 : SB_DFF\n",
      "      inst18 : SB_DFF\n",
      "      inst19 : SB_DFF\n",
      "      inst2 : SB_DFF\n",
      "      inst20 : SB_DFF\n",
      "      inst21 : SB_DFF\n",
      "      inst22 : SB_DFF\n",
      "      inst3 : SB_DFF\n",
      "      inst4 : SB_DFF\n",
      "      inst5 : SB_DFF\n",
      "      inst6 : SB_DFF\n",
      "      inst7 : SB_DFF\n",
      "      inst8 : SB_DFF\n",
      "      inst9 : SB_DFF\n",
      "    Connections:\n",
      "      inst0.C <=> self.CLK\n",
      "      inst0.D <=> self.I[0]\n",
      "      inst0.Q <=> self.O[0]\n",
      "      inst1.C <=> self.CLK\n",
      "      inst1.D <=> self.I[1]\n",
      "      inst1.Q <=> self.O[1]\n",
      "      inst10.C <=> self.CLK\n",
      "      inst10.D <=> self.I[10]\n",
      "      inst10.Q <=> self.O[10]\n",
      "      inst11.C <=> self.CLK\n",
      "      inst11.D <=> self.I[11]\n",
      "      inst11.Q <=> self.O[11]\n",
      "      inst12.C <=> self.CLK\n",
      "      inst12.D <=> self.I[12]\n",
      "      inst12.Q <=> self.O[12]\n",
      "      inst13.C <=> self.CLK\n",
      "      inst13.D <=> self.I[13]\n",
      "      inst13.Q <=> self.O[13]\n",
      "      inst14.C <=> self.CLK\n",
      "      inst14.D <=> self.I[14]\n",
      "      inst14.Q <=> self.O[14]\n",
      "      inst15.C <=> self.CLK\n",
      "      inst15.D <=> self.I[15]\n",
      "      inst15.Q <=> self.O[15]\n",
      "      inst16.C <=> self.CLK\n",
      "      inst16.D <=> self.I[16]\n",
      "      inst16.Q <=> self.O[16]\n",
      "      inst17.C <=> self.CLK\n",
      "      inst17.D <=> self.I[17]\n",
      "      inst17.Q <=> self.O[17]\n",
      "      inst18.C <=> self.CLK\n",
      "      inst18.D <=> self.I[18]\n",
      "      inst18.Q <=> self.O[18]\n",
      "      inst19.C <=> self.CLK\n",
      "      inst19.D <=> self.I[19]\n",
      "      inst19.Q <=> self.O[19]\n",
      "      inst2.C <=> self.CLK\n",
      "      inst2.D <=> self.I[2]\n",
      "      inst2.Q <=> self.O[2]\n",
      "      inst20.C <=> self.CLK\n",
      "      inst20.D <=> self.I[20]\n",
      "      inst20.Q <=> self.O[20]\n",
      "      inst21.C <=> self.CLK\n",
      "      inst21.D <=> self.I[21]\n",
      "      inst21.Q <=> self.O[21]\n",
      "      inst22.C <=> self.CLK\n",
      "      inst22.D <=> self.I[22]\n",
      "      inst22.Q <=> self.O[22]\n",
      "      inst3.C <=> self.CLK\n",
      "      inst3.D <=> self.I[3]\n",
      "      inst3.Q <=> self.O[3]\n",
      "      inst4.C <=> self.CLK\n",
      "      inst4.D <=> self.I[4]\n",
      "      inst4.Q <=> self.O[4]\n",
      "      inst5.C <=> self.CLK\n",
      "      inst5.D <=> self.I[5]\n",
      "      inst5.Q <=> self.O[5]\n",
      "      inst6.C <=> self.CLK\n",
      "      inst6.D <=> self.I[6]\n",
      "      inst6.Q <=> self.O[6]\n",
      "      inst7.C <=> self.CLK\n",
      "      inst7.D <=> self.I[7]\n",
      "      inst7.Q <=> self.O[7]\n",
      "      inst8.C <=> self.CLK\n",
      "      inst8.D <=> self.I[8]\n",
      "      inst8.Q <=> self.O[8]\n",
      "      inst9.C <=> self.CLK\n",
      "      inst9.D <=> self.I[9]\n",
      "      inst9.Q <=> self.O[9]\n",
      "\n",
      "Module: SB_DFFE\n",
      "  Type: {'C':coreir.clkIn, 'D':BitIn, 'E':BitIn, 'Q':Bit}\n",
      "  Def? No\n",
      "Module: Register5CE\n",
      "  Type: {'CE':BitIn, 'CLK':coreir.clkIn, 'I':BitIn[5], 'O':Bit[5]}\n",
      "  Def? Yes\n",
      "  Def:\n",
      "    Instances:\n",
      "      inst0 : SB_DFFE\n",
      "      inst1 : SB_DFFE\n",
      "      inst2 : SB_DFFE\n",
      "      inst3 : SB_DFFE\n",
      "      inst4 : SB_DFFE\n",
      "    Connections:\n",
      "      inst0.C <=> self.CLK\n",
      "      inst0.D <=> self.I[0]\n",
      "      inst0.E <=> self.CE\n",
      "      inst0.Q <=> self.O[0]\n",
      "      inst1.C <=> self.CLK\n",
      "      inst1.D <=> self.I[1]\n",
      "      inst1.E <=> self.CE\n",
      "      inst1.Q <=> self.O[1]\n",
      "      inst2.C <=> self.CLK\n",
      "      inst2.D <=> self.I[2]\n",
      "      inst2.E <=> self.CE\n",
      "      inst2.Q <=> self.O[2]\n",
      "      inst3.C <=> self.CLK\n",
      "      inst3.D <=> self.I[3]\n",
      "      inst3.E <=> self.CE\n",
      "      inst3.Q <=> self.O[3]\n",
      "      inst4.C <=> self.CLK\n",
      "      inst4.D <=> self.I[4]\n",
      "      inst4.E <=> self.CE\n",
      "      inst4.Q <=> self.O[4]\n",
      "\n",
      "Module: SB_LUT4\n",
      "  Type: {'I0':BitIn, 'I1':BitIn, 'I2':BitIn, 'I3':BitIn, 'O':Bit}\n",
      "  Def? No\n",
      "Module: FullAdder\n",
      "  Type: {'CIN':BitIn, 'COUT':Bit, 'I0':BitIn, 'I1':BitIn, 'O':Bit}\n",
      "  Def? Yes\n",
      "  Def:\n",
      "    Instances:\n",
      "      bit_const_GND_0 : const\n",
      "      inst0 : SB_LUT4\n",
      "      inst1 : SB_CARRY\n",
      "    Connections:\n",
      "      bit_const_GND_0.out <=> inst0.I3\n",
      "      inst0.I0 <=> self.I0\n",
      "      inst0.I1 <=> self.I1\n",
      "      inst0.I2 <=> self.CIN\n",
      "      inst0.O <=> self.O\n",
      "      inst1.CI <=> self.CIN\n",
      "      inst1.CO <=> self.COUT\n",
      "      inst1.I0 <=> self.I0\n",
      "      inst1.I1 <=> self.I1\n",
      "\n",
      "Module: Add5Cout\n",
      "  Type: {'COUT':Bit, 'I0':BitIn[5], 'I1':BitIn[5], 'O':Bit[5]}\n",
      "  Def? Yes\n",
      "  Def:\n",
      "    Instances:\n",
      "      bit_const_GND_1 : const\n",
      "      inst0 : FullAdder\n",
      "      inst1 : FullAdder\n",
      "      inst2 : FullAdder\n",
      "      inst3 : FullAdder\n",
      "      inst4 : FullAdder\n",
      "    Connections:\n",
      "      bit_const_GND_1.out <=> inst0.CIN\n",
      "      inst0.COUT <=> inst1.CIN\n",
      "      inst0.I0 <=> self.I0[0]\n",
      "      inst0.I1 <=> self.I1[0]\n",
      "      inst0.O <=> self.O[0]\n",
      "      inst1.COUT <=> inst2.CIN\n",
      "      inst1.I0 <=> self.I0[1]\n",
      "      inst1.I1 <=> self.I1[1]\n",
      "      inst1.O <=> self.O[1]\n",
      "      inst2.COUT <=> inst3.CIN\n",
      "      inst2.I0 <=> self.I0[2]\n",
      "      inst2.I1 <=> self.I1[2]\n",
      "      inst2.O <=> self.O[2]\n",
      "      inst3.COUT <=> inst4.CIN\n",
      "      inst3.I0 <=> self.I0[3]\n",
      "      inst3.I1 <=> self.I1[3]\n",
      "      inst3.O <=> self.O[3]\n",
      "      inst4.COUT <=> self.COUT\n",
      "      inst4.I0 <=> self.I0[4]\n",
      "      inst4.I1 <=> self.I1[4]\n",
      "      inst4.O <=> self.O[4]\n",
      "\n",
      "Module: Counter5True\n",
      "  Type: {'CE':BitIn, 'CLK':coreir.clkIn, 'COUT':Bit, 'O':Bit[5]}\n",
      "  Def? Yes\n",
      "  Def:\n",
      "    Instances:\n",
      "      bit_const_GND_3 : const\n",
      "      bit_const_GND_4 : const\n",
      "      bit_const_GND_5 : const\n",
      "      bit_const_GND_6 : const\n",
      "      bit_const_VCC_2 : const\n",
      "      inst0 : Add5Cout\n",
      "      inst1 : Register5CE\n",
      "    Connections:\n",
      "      bit_const_GND_3.out <=> inst0.I1[1]\n",
      "      bit_const_GND_4.out <=> inst0.I1[2]\n",
      "      bit_const_GND_5.out <=> inst0.I1[3]\n",
      "      bit_const_GND_6.out <=> inst0.I1[4]\n",
      "      bit_const_VCC_2.out <=> inst0.I1[0]\n",
      "      inst0.COUT <=> self.COUT\n",
      "      inst0.I0 <=> inst1.O\n",
      "      inst0.O <=> inst1.I\n",
      "      inst1.CE <=> self.CE\n",
      "      inst1.CLK <=> self.CLK\n",
      "      inst1.O <=> self.O\n",
      "\n",
      "Module: Add23Cout\n",
      "  Type: {'COUT':Bit, 'I0':BitIn[23], 'I1':BitIn[23], 'O':Bit[23]}\n",
      "  Def? Yes\n",
      "  Def:\n",
      "    Instances:\n",
      "      bit_const_GND_7 : const\n",
      "      inst0 : FullAdder\n",
      "      inst1 : FullAdder\n",
      "      inst10 : FullAdder\n",
      "      inst11 : FullAdder\n",
      "      inst12 : FullAdder\n",
      "      inst13 : FullAdder\n",
      "      inst14 : FullAdder\n",
      "      inst15 : FullAdder\n",
      "      inst16 : FullAdder\n",
      "      inst17 : FullAdder\n",
      "      inst18 : FullAdder\n",
      "      inst19 : FullAdder\n",
      "      inst2 : FullAdder\n",
      "      inst20 : FullAdder\n",
      "      inst21 : FullAdder\n",
      "      inst22 : FullAdder\n",
      "      inst3 : FullAdder\n",
      "      inst4 : FullAdder\n",
      "      inst5 : FullAdder\n",
      "      inst6 : FullAdder\n",
      "      inst7 : FullAdder\n",
      "      inst8 : FullAdder\n",
      "      inst9 : FullAdder\n",
      "    Connections:\n",
      "      bit_const_GND_7.out <=> inst0.CIN\n",
      "      inst0.COUT <=> inst1.CIN\n",
      "      inst0.I0 <=> self.I0[0]\n",
      "      inst0.I1 <=> self.I1[0]\n",
      "      inst0.O <=> self.O[0]\n",
      "      inst1.COUT <=> inst2.CIN\n",
      "      inst1.I0 <=> self.I0[1]\n",
      "      inst1.I1 <=> self.I1[1]\n",
      "      inst1.O <=> self.O[1]\n",
      "      inst10.CIN <=> inst9.COUT\n",
      "      inst10.COUT <=> inst11.CIN\n",
      "      inst10.I0 <=> self.I0[10]\n",
      "      inst10.I1 <=> self.I1[10]\n",
      "      inst10.O <=> self.O[10]\n",
      "      inst11.COUT <=> inst12.CIN\n",
      "      inst11.I0 <=> self.I0[11]\n",
      "      inst11.I1 <=> self.I1[11]\n",
      "      inst11.O <=> self.O[11]\n",
      "      inst12.COUT <=> inst13.CIN\n",
      "      inst12.I0 <=> self.I0[12]\n",
      "      inst12.I1 <=> self.I1[12]\n",
      "      inst12.O <=> self.O[12]\n",
      "      inst13.COUT <=> inst14.CIN\n",
      "      inst13.I0 <=> self.I0[13]\n",
      "      inst13.I1 <=> self.I1[13]\n",
      "      inst13.O <=> self.O[13]\n",
      "      inst14.COUT <=> inst15.CIN\n",
      "      inst14.I0 <=> self.I0[14]\n",
      "      inst14.I1 <=> self.I1[14]\n",
      "      inst14.O <=> self.O[14]\n",
      "      inst15.COUT <=> inst16.CIN\n",
      "      inst15.I0 <=> self.I0[15]\n",
      "      inst15.I1 <=> self.I1[15]\n",
      "      inst15.O <=> self.O[15]\n",
      "      inst16.COUT <=> inst17.CIN\n",
      "      inst16.I0 <=> self.I0[16]\n",
      "      inst16.I1 <=> self.I1[16]\n",
      "      inst16.O <=> self.O[16]\n",
      "      inst17.COUT <=> inst18.CIN\n",
      "      inst17.I0 <=> self.I0[17]\n",
      "      inst17.I1 <=> self.I1[17]\n",
      "      inst17.O <=> self.O[17]\n",
      "      inst18.COUT <=> inst19.CIN\n",
      "      inst18.I0 <=> self.I0[18]\n",
      "      inst18.I1 <=> self.I1[18]\n",
      "      inst18.O <=> self.O[18]\n",
      "      inst19.COUT <=> inst20.CIN\n",
      "      inst19.I0 <=> self.I0[19]\n",
      "      inst19.I1 <=> self.I1[19]\n",
      "      inst19.O <=> self.O[19]\n",
      "      inst2.COUT <=> inst3.CIN\n",
      "      inst2.I0 <=> self.I0[2]\n",
      "      inst2.I1 <=> self.I1[2]\n",
      "      inst2.O <=> self.O[2]\n",
      "      inst20.COUT <=> inst21.CIN\n",
      "      inst20.I0 <=> self.I0[20]\n",
      "      inst20.I1 <=> self.I1[20]\n",
      "      inst20.O <=> self.O[20]\n",
      "      inst21.COUT <=> inst22.CIN\n",
      "      inst21.I0 <=> self.I0[21]\n",
      "      inst21.I1 <=> self.I1[21]\n",
      "      inst21.O <=> self.O[21]\n",
      "      inst22.COUT <=> self.COUT\n",
      "      inst22.I0 <=> self.I0[22]\n",
      "      inst22.I1 <=> self.I1[22]\n",
      "      inst22.O <=> self.O[22]\n",
      "      inst3.COUT <=> inst4.CIN\n",
      "      inst3.I0 <=> self.I0[3]\n",
      "      inst3.I1 <=> self.I1[3]\n",
      "      inst3.O <=> self.O[3]\n",
      "      inst4.COUT <=> inst5.CIN\n",
      "      inst4.I0 <=> self.I0[4]\n",
      "      inst4.I1 <=> self.I1[4]\n",
      "      inst4.O <=> self.O[4]\n",
      "      inst5.COUT <=> inst6.CIN\n",
      "      inst5.I0 <=> self.I0[5]\n",
      "      inst5.I1 <=> self.I1[5]\n",
      "      inst5.O <=> self.O[5]\n",
      "      inst6.COUT <=> inst7.CIN\n",
      "      inst6.I0 <=> self.I0[6]\n",
      "      inst6.I1 <=> self.I1[6]\n",
      "      inst6.O <=> self.O[6]\n",
      "      inst7.COUT <=> inst8.CIN\n",
      "      inst7.I0 <=> self.I0[7]\n",
      "      inst7.I1 <=> self.I1[7]\n",
      "      inst7.O <=> self.O[7]\n",
      "      inst8.COUT <=> inst9.CIN\n",
      "      inst8.I0 <=> self.I0[8]\n",
      "      inst8.I1 <=> self.I1[8]\n",
      "      inst8.O <=> self.O[8]\n",
      "      inst9.I0 <=> self.I0[9]\n",
      "      inst9.I1 <=> self.I1[9]\n",
      "      inst9.O <=> self.O[9]\n",
      "\n",
      "Module: Counter23False\n",
      "  Type: {'CLK':coreir.clkIn, 'COUT':Bit, 'O':Bit[23]}\n",
      "  Def? Yes\n",
      "  Def:\n",
      "    Instances:\n",
      "      bit_const_GND_10 : const\n",
      "      bit_const_GND_11 : const\n",
      "      bit_const_GND_12 : const\n",
      "      bit_const_GND_13 : const\n",
      "      bit_const_GND_14 : const\n",
      "      bit_const_GND_15 : const\n",
      "      bit_const_GND_16 : const\n",
      "      bit_const_GND_17 : const\n",
      "      bit_const_GND_18 : const\n",
      "      bit_const_GND_19 : const\n",
      "      bit_const_GND_20 : const\n",
      "      bit_const_GND_21 : const\n",
      "      bit_const_GND_22 : const\n",
      "      bit_const_GND_23 : const\n",
      "      bit_const_GND_24 : const\n",
      "      bit_const_GND_25 : const\n",
      "      bit_const_GND_26 : const\n",
      "      bit_const_GND_27 : const\n",
      "      bit_const_GND_28 : const\n",
      "      bit_const_GND_29 : const\n",
      "      bit_const_GND_30 : const\n",
      "      bit_const_GND_9 : const\n",
      "      bit_const_VCC_8 : const\n",
      "      inst0 : Add23Cout\n",
      "      inst1 : Register23\n",
      "    Connections:\n",
      "      bit_const_GND_10.out <=> inst0.I1[2]\n",
      "      bit_const_GND_11.out <=> inst0.I1[3]\n",
      "      bit_const_GND_12.out <=> inst0.I1[4]\n",
      "      bit_const_GND_13.out <=> inst0.I1[5]\n",
      "      bit_const_GND_14.out <=> inst0.I1[6]\n",
      "      bit_const_GND_15.out <=> inst0.I1[7]\n",
      "      bit_const_GND_16.out <=> inst0.I1[8]\n",
      "      bit_const_GND_17.out <=> inst0.I1[9]\n",
      "      bit_const_GND_18.out <=> inst0.I1[10]\n",
      "      bit_const_GND_19.out <=> inst0.I1[11]\n",
      "      bit_const_GND_20.out <=> inst0.I1[12]\n",
      "      bit_const_GND_21.out <=> inst0.I1[13]\n",
      "      bit_const_GND_22.out <=> inst0.I1[14]\n",
      "      bit_const_GND_23.out <=> inst0.I1[15]\n",
      "      bit_const_GND_24.out <=> inst0.I1[16]\n",
      "      bit_const_GND_25.out <=> inst0.I1[17]\n",
      "      bit_const_GND_26.out <=> inst0.I1[18]\n",
      "      bit_const_GND_27.out <=> inst0.I1[19]\n",
      "      bit_const_GND_28.out <=> inst0.I1[20]\n",
      "      bit_const_GND_29.out <=> inst0.I1[21]\n",
      "      bit_const_GND_30.out <=> inst0.I1[22]\n",
      "      bit_const_GND_9.out <=> inst0.I1[1]\n",
      "      bit_const_VCC_8.out <=> inst0.I1[0]\n",
      "      inst0.COUT <=> self.COUT\n",
      "      inst0.I0 <=> inst1.O\n",
      "      inst0.O <=> inst1.I\n",
      "      inst1.CLK <=> self.CLK\n",
      "      inst1.O <=> self.O\n",
      "\n",
      "Module: main\n",
      "  Type: {'CLKIN':coreir.clkIn, 'D1':Bit, 'D2':Bit, 'D3':Bit, 'D4':Bit, 'D5':Bit}\n",
      "  Def? Yes\n",
      "  Def:\n",
      "    Instances:\n",
      "      inst0 : Counter5True\n",
      "      inst1 : Counter23False\n",
      "    Connections:\n",
      "      inst0.CE <=> inst1.COUT\n",
      "      inst0.CLK <=> self.CLKIN\n",
      "      inst1.CLK <=> self.CLKIN\n",
      "      self.D1 <=> inst0.O[0]\n",
      "      self.D2 <=> inst0.O[1]\n",
      "      self.D3 <=> inst0.O[2]\n",
      "      self.D4 <=> inst0.O[3]\n",
      "      self.D5 <=> inst0.O[4]\n",
      "\n",
      "\n",
      "Modified?: Yes\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "init..\n",
      "cdone: high\n",
      "reset..\n",
      "cdone: low\n",
      "flash ID: 0x20 0xBA 0x16 0x10 0x00 0x00 0x23 0x51 0x73 0x10 0x23 0x00 0x35 0x00 0x35 0x06 0x06 0x15 0x43 0xB6\n",
      "file size: 32220\n",
      "erase 64kB sector at 0x000000..\n",
      "programming..\n",
      "reading..\n",
      "VERIFY OK\n",
      "cdone: high\n",
      "Bye.\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "cd build\n",
    "cat ice_counter.json\n",
    "coreir --load_libs libcoreir-ice40.dylib -i ice_counter.json -o ice_counter_coreir.v\n",
    "yosys -q -p 'synth_ice40 -top main -blif ice_counter_coreir.blif' ice_counter_coreir.v\n",
    "arachne-pnr -q -d 1k -o ice_counter_coreir.txt -p ice_counter.pcf ice_counter_coreir.blif\n",
    "icepack ice_counter_coreir.txt ice_counter_coreir.bin\n",
    "\n",
    "iceprog ice_counter_coreir.bin"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
