#!/usr/bin/env python
#################################################################################
# INTEL CONFIDENTIAL
# Copyright Intel Corporation All Rights Reserved.
#
# The source code contained or described herein and all documents related to
# the source code ("Material") are owned by Intel Corporation or its suppliers
# or licensors. Title to the Material remains with Intel Corporation or its
# suppliers and licensors. The Material may contain trade secrets and proprietary
# and confidential information of Intel Corporation and its suppliers and
# licensors, and is protected by worldwide copyright and trade secret laws and
# treaty provisions. No part of the Material may be used, copied, reproduced,
# modified, published, uploaded, posted, transmitted, distributed, or disclosed
# in any way without Intel's prior express written permission.
#
# No license under any patent, copyright, trade secret or other intellectual
# property right is granted to or conferred upon you by disclosure or delivery
# of the Materials, either expressly, by implication, inducement, estoppel or
# otherwise. Any license under such intellectual property rights must be express
# and approved by Intel in writing.
#################################################################################

import sys
import time

from dtaf_core.lib.dtaf_constants import Framework

from src.lib import content_exceptions
from src.ras.tests.pcie.pei_card.test.pcie_hw_leaky_bucket_basetest import PcieHWLeakyBucketBaseTest
from src.ras.tests.io_virtualization.interleave_base_test import InterleaveBaseTest

class PcieHwMalformedErrInjUncorrectableFatalDpcAerEnabled(PcieHWLeakyBucketBaseTest):
    """
    Phoenix_id : 14015434098

    The objective of this test is to verify platform response to a Non-Fatal HW error injection from a PCIe card
    connected to the CPU lanes under a Linux OS environment.

     Requirements:

     1. BIOS config file path configured in system_configuration.xml
     2. Socket of PEI 4.0 card configured in content_configuration.xml
     3. pxp port of PEI 4.0 card configured in content_configuration.xml
     4. PEI 4.0 HW injector card

     Usage:

     Error type injection is controlled by the "err_type" parameter in the content_configuration.xml and is set to "poisonedTLP" by
     default. To execute the test for MALFORMED_TLP, set err_type="malformedTLP"

    """

    BIOS_CONFIG_FILE = "pcie_hw_err_injection_bios_knobs_spr_dpc_aer_enabled.cfg"

    def __init__(self, test_log, arguments, cfg_opts, bios_config_file=None):
        """
        Creates a new PcieHwMalformedErrInjUncorrectableFatalDpcAerEnabled object

        :param test_log: Used for debug and info messages
        :param arguments:
        :param cfg_opts: xml.etree.ElementTree.Element of configuration options for execution environment.
        """
        try:
            super(PcieHwMalformedErrInjUncorrectableFatalDpcAerEnabled, self).__init__(test_log, arguments, cfg_opts)
            self._interleave_base_test = InterleaveBaseTest(test_log, arguments, cfg_opts)
        except Exception as e:
            print('Error on line {}'.format(sys.exc_info()[-1].tb_lineno), type(e).__name__, e)

    def prepare(self):
        # type: () -> None
        """
        1. Clear All Os Logs before Starting the Test Case
        2. Set the bios knobs to its default mode.
        3. Set the bios knobs as per the test case.
        4. Reboot the SUT to apply the new bios settings.
        5. Verify the bios knobs whether they updated properly.

        :return: None
        """
        super(PcieHwMalformedErrInjUncorrectableFatalDpcAerEnabled, self).prepare()

    def execute(self):
        """
        This method checks the OS log for errors given a supported error type = "malformedTLP"

        return: True
        raise: TestFail
        """
        err_type = "malformedTLP"

        self._log.info("Testing %s case" % err_type)
        self._log.info("Clearing OS logs")
        self._common_content_lib.clear_os_log()
        self._common_content_lib.clear_dmesg_log()
        socket_count = self.cscripts_obj.get_socket_count()

        for inject_iter in range(2):
            if inject_iter == 1:
                self._log.info("Repeating Error injection without Halting the system")
            self._log.info("Checking config register values before PEI error injection")
            try:
                self.check_config_registers(self.REGISTER_CHECKLIST)
            except:
                self.clear_pcie_error(self.cscripts_obj, self.sdp_obj)
                time.sleep(self.CLR_PCIE_ERR_WAIT_TIME_SEC)
                self.check_config_registers(self.REGISTER_CHECKLIST)

            # checking erruncsev register
            if not self.assign_value_to_register_and_verify(self.REG_ERRUNCSEV_MTLPES, self.PCIE_SOCKET,
                                                            self.PCIE_PXP_PORT) != 0:
                raise content_exceptions.TestFail("mtlpes Bit not set for erruncsev register....")

            if inject_iter == 0:
                self.sdp_obj.halt()
                time.sleep(self._common_content_configuration.itp_halt_time_in_sec())
            self._log.info("Injecting errors")
            self.inject_pei_errors(err_type, run_lspci=False)
            time.sleep(self.INJECT_ERR_WAIT_TIME_SEC)
            try:
                if not self.verify_register_values_after_injection(self.REG_ERRUNCSTS_AFTER_MALFORMED_INJECT,
                                                                   self.PCIE_SOCKET, self.PCIE_PXP_PORT) == 0:
                    raise content_exceptions.TestFail("malformed error not injected, mtlpe bit not set to 1")
            except:
                if self.verify_register_values_after_injection(self.REG_ERRUNCSTS_ACSE_AFTER_INJECT,
                                                               self.PCIE_SOCKET, self.PCIE_PXP_PORT) != 0:
                    self._interleave_base_test.enable_interleave_bios_knobs(self.BIOS_CONFIG_FILE)
                    if inject_iter == 0:
                        self.sdp_obj.halt()
                        time.sleep(self._common_content_configuration.itp_halt_time_in_sec())
                    self._log.info("Injecting errors")
                    self.inject_pei_errors(err_type, run_lspci=False)
                    time.sleep(self.INJECT_ERR_WAIT_TIME_SEC)
                    if self.verify_register_values_after_injection(self.REG_ERRUNCSTS_AFTER_MALFORMED_INJECT,
                                                                   self.PCIE_SOCKET, self.PCIE_PXP_PORT) != 0:
                        raise content_exceptions.TestFail("malformed injection didn't happen even after SUT reboot")
            self._log.info("malformed error injected successfully, mtlpe bit is set")
            if inject_iter == 0:
                self.sdp_obj.go()
                time.sleep(self._common_content_configuration.itp_resume_delay_in_sec())

            # wait for os
            if not self.os.is_alive():
                raise  content_exceptions.TestFail("After injection and resuming cores, system reboots/hangs, not expected..")

            self._log.info("Veri.fy OS Log")
            self.check_os_errors_reported(err_type)

        return True


if __name__ == "__main__":
    sys.exit(Framework.TEST_RESULT_PASS if PcieHwMalformedErrInjUncorrectableFatalDpcAerEnabled.main() else Framework.TEST_RESULT_FAIL)
