Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Jul 22 18:52:54 2018
| Host         : DESKTOP-J2UKM9F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file wrapper_control_sets_placed.rpt
| Design       : wrapper
| Device       : xc7z007s
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------+------------------+------------------+----------------+
|  Clock Signal  | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------+------------------+------------------+----------------+
|  ck/E[2]       |               |                  |                1 |              1 |
|  ck/E[0]       |               |                  |                1 |              1 |
|  ck/E[1]       |               |                  |                1 |              1 |
|  ck/E[3]       |               |                  |                1 |              1 |
|  ck/Y0         |               |                  |                1 |              4 |
|  clk_IBUF_BUFG |               |                  |                7 |             28 |
+----------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 4      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


