// Seed: 3487305460
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd45
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout reg id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_1,
      id_5
  );
  output wire _id_2;
  input wire id_1;
  wire id_6;
  logic [-1  ==  id_2 : -1] id_7;
  wire id_8;
  assign id_4 = 1;
  always @(id_7) id_4 = -1;
  logic id_9;
  wire id_10;
  logic [1 : id_2] id_11 = id_10;
  wire id_12;
endmodule
