{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571431524266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571431524273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 16:45:24 2019 " "Processing started: Fri Oct 18 16:45:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571431524273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571431524273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off q_5_27 -c q_5_27 " "Command: quartus_map --read_settings_files=on --write_settings_files=off q_5_27 -c q_5_27" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571431524273 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571431524800 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571431524800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_5_27_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file q_5_27_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_5_27_tb " "Found entity 1: q_5_27_tb" {  } { { "q_5_27_tb.v" "" { Text "C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571431533389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571431533389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_5_27.v 1 1 " "Found 1 design units, including 1 entities, in source file q_5_27.v" { { "Info" "ISGN_ENTITY_NAME" "1 q_5_27 " "Found entity 1: q_5_27" {  } { { "q_5_27.v" "" { Text "C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571431533392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571431533392 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "t_reset q_5_27_tb.v(24) " "Verilog HDL error at q_5_27_tb.v(24): object \"t_reset\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "q_5_27_tb.v" "" { Text "C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27_tb.v" 24 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1571431533392 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "t_reset q_5_27_tb.v(25) " "Verilog HDL error at q_5_27_tb.v(25): object \"t_reset\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "q_5_27_tb.v" "" { Text "C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27_tb.v" 25 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1571431533392 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "t_reset q_5_27_tb.v(26) " "Verilog HDL error at q_5_27_tb.v(26): object \"t_reset\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "q_5_27_tb.v" "" { Text "C:/Users/home/Documents/Fpga_proj/q_5_27/q_5_27_tb.v" 26 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1571431533393 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571431533517 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 18 16:45:33 2019 " "Processing ended: Fri Oct 18 16:45:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571431533517 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571431533517 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571431533517 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571431533517 ""}
