INFO: [XSIM 43-3496] Using init file passed via -initfile option "G:/Vivado/Vivado/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_matrixmul_top glbl -prj matrixmul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile G:/Vivado/Vivado/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s matrixmul -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/DLA/Lab1/matrixmul/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/DLA/Lab1/matrixmul/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/DLA/Lab1/matrixmul/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/DLA/Lab1/matrixmul/solution1/sim/verilog/matrixmul.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_matrixmul_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/DLA/Lab1/matrixmul/solution1/sim/verilog/matrixmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/DLA/Lab1/matrixmul/solution1/sim/verilog/matrixmul_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/DLA/Lab1/matrixmul/solution1/sim/verilog/matrixmul_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul_gmem_m_axi
INFO: [VRFC 10-311] analyzing module matrixmul_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module matrixmul_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module matrixmul_gmem_m_axi_buffer
INFO: [VRFC 10-311] analyzing module matrixmul_gmem_m_axi_decoder
INFO: [VRFC 10-311] analyzing module matrixmul_gmem_m_axi_throttl
INFO: [VRFC 10-311] analyzing module matrixmul_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module matrixmul_gmem_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [G:/DLA/Lab1/matrixmul/solution1/sim/verilog/matrixmul_gmem_m_axi.v:2241]
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.matrixmul_AXILiteS_s_axi
Compiling module xil_defaultlib.matrixmul_gmem_m_axi_throttl_def...
Compiling module xil_defaultlib.matrixmul_gmem_m_axi_reg_slice(N...
Compiling module xil_defaultlib.matrixmul_gmem_m_axi_fifo(DATA_B...
Compiling module xil_defaultlib.matrixmul_gmem_m_axi_buffer(DATA...
Compiling module xil_defaultlib.matrixmul_gmem_m_axi_fifo(DEPTH=...
Compiling module xil_defaultlib.matrixmul_gmem_m_axi_fifo(DATA_B...
Compiling module xil_defaultlib.matrixmul_gmem_m_axi_fifo(DATA_B...
Compiling module xil_defaultlib.matrixmul_gmem_m_axi_write(NUM_W...
Compiling module xil_defaultlib.matrixmul_gmem_m_axi_buffer(DATA...
Compiling module xil_defaultlib.matrixmul_gmem_m_axi_reg_slice(N...
Compiling module xil_defaultlib.matrixmul_gmem_m_axi_read(NUM_RE...
Compiling module xil_defaultlib.matrixmul_gmem_m_axi(NUM_READ_OU...
Compiling module xil_defaultlib.matrixmul
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_matrixmul_top
Compiling module work.glbl
Built simulation snapshot matrixmul
