
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.ipdefs/project_ips_0_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.ipdefs/vivado-library-master_0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1258.766 ; gain = 87.977 ; free physical = 3847 ; free virtual = 8116
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4239 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1360.863 ; gain = 82.984 ; free physical = 3732 ; free virtual = 8002
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [/opt/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_PWM_0_0' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_PWM_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_PWM_0_0' (2#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_PWM_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_PWM_1_0' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_PWM_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_PWM_1_0' (3#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_PWM_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_PmodMAXSONAR_0_0' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_PmodMAXSONAR_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_PmodMAXSONAR_0_0' (4#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_PmodMAXSONAR_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_PmodMAXSONAR_1_1' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_PmodMAXSONAR_1_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_PmodMAXSONAR_1_1' (5#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_PmodMAXSONAR_1_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_3' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_axi_gpio_0_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_3' (6#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_axi_gpio_0_3_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_intc_0_0' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_intc_0_0' (7#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_1' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_axi_uartlite_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_0_1' (8#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_axi_uartlite_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_0' (9#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_2' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_axi_gpio_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_2' (10#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_axi_gpio_0_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (11#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_1' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_1' (12#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_axi_gpio_0_1_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:777]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_2_0' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_ila_2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_2_0' (13#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_ila_2_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'light_detect_sys_imp_1N2H9S0' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:3497]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_data_fifo_0_0' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axis_data_fifo_0_0' (14#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_data_fifo_0' of module 'design_1_axis_data_fifo_0_0' requires 15 connections, but only 12 given [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:3697]
INFO: [Synth 8-638] synthesizing module 'design_1_div_gen_0_3' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_div_gen_0_3_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_div_gen_0_3' (15#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_div_gen_0_3_stub.v:6]
WARNING: [Synth 8-350] instance 'div_gen_0' of module 'design_1_div_gen_0_3' requires 12 connections, but only 11 given [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:3710]
INFO: [Synth 8-638] synthesizing module 'design_1_light_detect_0_0' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_light_detect_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_light_detect_0_0' (16#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_light_detect_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'light_detect_0' of module 'design_1_light_detect_0_0' requires 41 connections, but only 39 given [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:3722]
INFO: [Synth 8-638] synthesizing module 'design_1_video_in_ip_0_1' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_video_in_ip_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_video_in_ip_0_1' (17#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_video_in_ip_0_1_stub.v:6]
WARNING: [Synth 8-3848] Net m_axis_tdata in module/entity light_detect_sys_imp_1N2H9S0 does not have driver. [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:3577]
WARNING: [Synth 8-3848] Net m_axis_tvalid in module/entity light_detect_sys_imp_1N2H9S0 does not have driver. [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:3584]
WARNING: [Synth 8-3848] Net s_axis_tready1 in module/entity light_detect_sys_imp_1N2H9S0 does not have driver. [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:3592]
INFO: [Synth 8-256] done synthesizing module 'light_detect_sys_imp_1N2H9S0' (18#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:3497]
WARNING: [Synth 8-350] instance 'light_detect_sys' of module 'light_detect_sys_imp_1N2H9S0' requires 49 connections, but only 48 given [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:785]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mdm_1_0' (19#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (20#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'design_1_microblaze_0_0' requires 60 connections, but only 56 given [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:847]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:1335]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:3784]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (21#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:3784]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:3930]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (22#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:3930]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:4062]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (23#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:4062]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1W07O72' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:4194]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1W07O72' (24#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:4194]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_5LX7BU' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:4340]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_5LX7BU' (25#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:4340]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1XR4ZAZ' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:4486]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1XR4ZAZ' (26#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:4486]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_4YOIXL' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:4632]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_4YOIXL' (27#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:4632]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1YO2N20' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:4778]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1YO2N20' (28#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:4778]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_2FYR80' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:4910]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_2FYR80' (29#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:4910]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_1S9IENL' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:5056]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_1S9IENL' (30#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:5056]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_1JMMVIC' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:5188]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_1JMMVIC' (31#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:5188]
INFO: [Synth 8-638] synthesizing module 'm11_couplers_imp_AVFHLX' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:5320]
INFO: [Synth 8-256] done synthesizing module 'm11_couplers_imp_AVFHLX' (32#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:5320]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:5686]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (33#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:5686]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_2REGHR' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:5832]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_2REGHR' (34#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:5832]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_1R40M8T' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:5978]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_1R40M8T' (35#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:5978]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (36#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (27) of port connection 'm_axi_arprot' does not match port width (36) of module 'design_1_xbar_0' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:3458]
WARNING: [Synth 8-689] width (27) of port connection 'm_axi_awprot' does not match port width (36) of module 'design_1_xbar_0' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:3462]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (37#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:1335]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:5452]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (38#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_v10_0' (39#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' requires 25 connections, but only 24 given [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:5598]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (40#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_v10_0' (41#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' requires 25 connections, but only 24 given [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:5644]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (42#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'design_1_lmb_bram_0' requires 16 connections, but only 14 given [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:5669]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (43#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:5452]
INFO: [Synth 8-638] synthesizing module 'design_1_range_detector_ip_0_0' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_range_detector_ip_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_range_detector_ip_0_0' (44#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_range_detector_ip_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_1_100M_0' (45#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'design_1_rst_clk_wiz_1_100M_0' requires 10 connections, but only 9 given [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:1299]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:1309]
INFO: [Synth 8-638] synthesizing module 'design_1_system_ila_0_0' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_system_ila_0_0' (46#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (47#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (48#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_1_0' [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_xlconstant_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_1_0' (49#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/realtime/design_1_xlconstant_1_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'light_detect_sys'. This will prevent further optimization [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:785]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_2'. This will prevent further optimization [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:777]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:1309]
INFO: [Synth 8-256] done synthesizing module 'design_1' (50#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (51#1) [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s02_couplers_imp_1R40M8T has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1R40M8T has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s02_couplers_imp_1R40M8T has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1R40M8T has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m11_couplers_imp_AVFHLX has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m11_couplers_imp_AVFHLX has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m11_couplers_imp_AVFHLX has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m11_couplers_imp_AVFHLX has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_1JMMVIC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_1JMMVIC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_1JMMVIC has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_1JMMVIC has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_1S9IENL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_1S9IENL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_1S9IENL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_1S9IENL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_2FYR80 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_2FYR80 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_2FYR80 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_2FYR80 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[31]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[30]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[29]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[28]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[27]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[26]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[25]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[24]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[23]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[22]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[21]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[20]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[19]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[18]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[17]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[16]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[15]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[14]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[13]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[12]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[11]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[10]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[9]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[8]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[7]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[6]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[5]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[4]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[3]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[2]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[1]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tdata[0]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port m_axis_tvalid
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port s_axis_tready1
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port S00_AXI_araddr[31]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port S00_AXI_araddr[30]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port S00_AXI_araddr[29]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port S00_AXI_araddr[28]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port S00_AXI_araddr[27]
WARNING: [Synth 8-3331] design light_detect_sys_imp_1N2H9S0 has unconnected port S00_AXI_araddr[26]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1404.395 ; gain = 126.516 ; free physical = 3739 ; free virtual = 8009
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1404.395 ; gain = 126.516 ; free physical = 3741 ; free virtual = 8011
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp30/design_1_light_detect_0_0_in_context.xdc] for cell 'design_1_i/light_detect_sys/light_detect_0'
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp30/design_1_light_detect_0_0_in_context.xdc] for cell 'design_1_i/light_detect_sys/light_detect_0'
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp31/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/light_detect_sys/axis_data_fifo_0'
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp31/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/light_detect_sys/axis_data_fifo_0'
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp32/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp32/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp33/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp33/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp34/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp34/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp35/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp35/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp36/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp36/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp37/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp37/design_1_ilmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp38/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp38/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp39/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp39/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp40/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp40/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp41/design_1_axi_uartlite_0_1_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp41/design_1_axi_uartlite_0_1_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp42/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp42/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp43/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp43/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp44/design_1_xlconstant_1_0_in_context.xdc] for cell 'design_1_i/xlconstant_1'
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp44/design_1_xlconstant_1_0_in_context.xdc] for cell 'design_1_i/xlconstant_1'
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp45/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp45/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/system_ila_0'
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp46/design_1_axi_intc_0_0_in_context.xdc] for cell 'design_1_i/axi_intc_0'
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp46/design_1_axi_intc_0_0_in_context.xdc] for cell 'design_1_i/axi_intc_0'
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp47/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp47/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp48/design_1_range_detector_ip_0_0_in_context.xdc] for cell 'design_1_i/range_detector_ip_0'
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp48/design_1_range_detector_ip_0_0_in_context.xdc] for cell 'design_1_i/range_detector_ip_0'
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp49/design_1_ila_2_0_in_context.xdc] for cell 'design_1_i/ila_2'
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp49/design_1_ila_2_0_in_context.xdc] for cell 'design_1_i/ila_2'
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp50/design_1_PmodMAXSONAR_1_1_in_context.xdc] for cell 'design_1_i/PmodMAXSONAR_0'
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp50/design_1_PmodMAXSONAR_1_1_in_context.xdc] for cell 'design_1_i/PmodMAXSONAR_0'
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp51/design_1_PmodMAXSONAR_1_1_in_context.xdc] for cell 'design_1_i/PmodMAXSONAR_1'
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp51/design_1_PmodMAXSONAR_1_1_in_context.xdc] for cell 'design_1_i/PmodMAXSONAR_1'
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp52/design_1_video_in_ip_0_1_in_context.xdc] for cell 'design_1_i/light_detect_sys/video_in_ip_0'
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp52/design_1_video_in_ip_0_1_in_context.xdc] for cell 'design_1_i/light_detect_sys/video_in_ip_0'
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp53/design_1_PWM_0_0_in_context.xdc] for cell 'design_1_i/PWM_0'
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp53/design_1_PWM_0_0_in_context.xdc] for cell 'design_1_i/PWM_0'
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp54/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/dir_gpio_0'
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp54/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/dir_gpio_0'
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp55/design_1_PWM_0_0_in_context.xdc] for cell 'design_1_i/PWM_1'
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp55/design_1_PWM_0_0_in_context.xdc] for cell 'design_1_i/PWM_1'
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp56/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/dir_gpio_1'
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp56/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/dir_gpio_1'
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp57/design_1_div_gen_0_3_in_context.xdc] for cell 'design_1_i/light_detect_sys/div_gen_0'
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp57/design_1_div_gen_0_3_in_context.xdc] for cell 'design_1_i/light_detect_sys/div_gen_0'
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp58/design_1_axi_gpio_0_2_in_context.xdc] for cell 'design_1_i/color_selector_gpio'
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp58/design_1_axi_gpio_0_2_in_context.xdc] for cell 'design_1_i/color_selector_gpio'
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp59/design_1_axi_gpio_0_3_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp59/design_1_axi_gpio_0_3_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/constrs_1/new/constr.xdc]
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'create_clock -add -name sys_clk_pin-period 10.00 -waveform {0 5}[get_ports {clk_100MHz}];' found in constraint file. [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/constrs_1/new/constr.xdc:4]
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1738.051 ; gain = 0.000 ; free physical = 3475 ; free virtual = 7746
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'design_1_i/light_detect_sys/axis_data_fifo_0' at clock pin 's_axis_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 1738.051 ; gain = 460.172 ; free physical = 3558 ; free virtual = 7829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 1738.051 ; gain = 460.172 ; free physical = 3558 ; free virtual = 7829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  /home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp34/design_1_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  /home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/.Xil/Vivado-4230-fyyaz-VirtualBox/dcp34/design_1_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/PWM_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/PWM_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/PmodMAXSONAR_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/PmodMAXSONAR_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_intc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/color_selector_gpio. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dir_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dir_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ila_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/light_detect_sys/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/light_detect_sys/div_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/light_detect_sys/light_detect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/light_detect_sys/video_in_ip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/range_detector_ip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/system_ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 1738.051 ; gain = 460.172 ; free physical = 3558 ; free virtual = 7829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1738.051 ; gain = 460.172 ; free physical = 3560 ; free virtual = 7830
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 1738.051 ; gain = 460.172 ; free physical = 3551 ; free virtual = 7821
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out1' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out2' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:54 . Memory (MB): peak = 1738.051 ; gain = 460.172 ; free physical = 3429 ; free virtual = 7700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:54 . Memory (MB): peak = 1738.051 ; gain = 460.172 ; free physical = 3429 ; free virtual = 7699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:54 . Memory (MB): peak = 1738.051 ; gain = 460.172 ; free physical = 3428 ; free virtual = 7699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 1738.051 ; gain = 460.172 ; free physical = 3428 ; free virtual = 7698
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 1738.051 ; gain = 460.172 ; free physical = 3428 ; free virtual = 7698
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 1738.051 ; gain = 460.172 ; free physical = 3428 ; free virtual = 7699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 1738.051 ; gain = 460.172 ; free physical = 3428 ; free virtual = 7699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 1738.051 ; gain = 460.172 ; free physical = 3428 ; free virtual = 7699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 1738.051 ; gain = 460.172 ; free physical = 3428 ; free virtual = 7699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |design_1_axis_data_fifo_0_0    |         1|
|2     |design_1_div_gen_0_3           |         1|
|3     |design_1_light_detect_0_0      |         1|
|4     |design_1_video_in_ip_0_1       |         1|
|5     |design_1_xbar_0                |         1|
|6     |design_1_PWM_0_0               |         1|
|7     |design_1_PWM_1_0               |         1|
|8     |design_1_PmodMAXSONAR_0_0      |         1|
|9     |design_1_PmodMAXSONAR_1_1      |         1|
|10    |design_1_axi_gpio_0_3          |         1|
|11    |design_1_axi_intc_0_0          |         1|
|12    |design_1_axi_uartlite_0_1      |         1|
|13    |design_1_clk_wiz_1_0           |         1|
|14    |design_1_axi_gpio_0_2          |         1|
|15    |design_1_axi_gpio_0_0          |         1|
|16    |design_1_axi_gpio_0_1          |         1|
|17    |design_1_ila_2_0               |         1|
|18    |design_1_mdm_1_0               |         1|
|19    |design_1_microblaze_0_0        |         1|
|20    |design_1_range_detector_ip_0_0 |         1|
|21    |design_1_rst_clk_wiz_1_100M_0  |         1|
|22    |design_1_system_ila_0_0        |         1|
|23    |design_1_xlconcat_0_0          |         1|
|24    |design_1_xlconstant_0_0        |         1|
|25    |design_1_xlconstant_1_0        |         1|
|26    |design_1_dlmb_bram_if_cntlr_0  |         1|
|27    |design_1_dlmb_v10_0            |         1|
|28    |design_1_ilmb_bram_if_cntlr_0  |         1|
|29    |design_1_ilmb_v10_0            |         1|
|30    |design_1_lmb_bram_0            |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |design_1_PWM_0_0               |     1|
|2     |design_1_PWM_1_0               |     1|
|3     |design_1_PmodMAXSONAR_0_0      |     1|
|4     |design_1_PmodMAXSONAR_1_1      |     1|
|5     |design_1_axi_gpio_0_0          |     1|
|6     |design_1_axi_gpio_0_1          |     1|
|7     |design_1_axi_gpio_0_2          |     1|
|8     |design_1_axi_gpio_0_3          |     1|
|9     |design_1_axi_intc_0_0          |     1|
|10    |design_1_axi_uartlite_0_1      |     1|
|11    |design_1_axis_data_fifo_0_0    |     1|
|12    |design_1_clk_wiz_1_0           |     1|
|13    |design_1_div_gen_0_3           |     1|
|14    |design_1_dlmb_bram_if_cntlr_0  |     1|
|15    |design_1_dlmb_v10_0            |     1|
|16    |design_1_ila_2_0               |     1|
|17    |design_1_ilmb_bram_if_cntlr_0  |     1|
|18    |design_1_ilmb_v10_0            |     1|
|19    |design_1_light_detect_0_0      |     1|
|20    |design_1_lmb_bram_0            |     1|
|21    |design_1_mdm_1_0               |     1|
|22    |design_1_microblaze_0_0        |     1|
|23    |design_1_range_detector_ip_0_0 |     1|
|24    |design_1_rst_clk_wiz_1_100M_0  |     1|
|25    |design_1_system_ila_0_0        |     1|
|26    |design_1_video_in_ip_0_1       |     1|
|27    |design_1_xbar_0                |     1|
|28    |design_1_xlconcat_0_0          |     1|
|29    |design_1_xlconstant_0_0        |     1|
|30    |design_1_xlconstant_1_0        |     1|
|31    |IBUF                           |    17|
|32    |IOBUF                          |     8|
|33    |OBUF                           |    10|
+------+-------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  3308|
|2     |  design_1_i                  |design_1                              |  3273|
|3     |    light_detect_sys          |light_detect_sys_imp_1N2H9S0          |   343|
|4     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_0    |  1455|
|5     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 1738.051 ; gain = 460.172 ; free physical = 3428 ; free virtual = 7699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 119 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1738.051 ; gain = 126.516 ; free physical = 3483 ; free virtual = 7753
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 1738.059 ; gain = 460.172 ; free physical = 3485 ; free virtual = 7756
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
131 Infos, 118 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:57 . Memory (MB): peak = 1738.059 ; gain = 479.293 ; free physical = 3468 ; free virtual = 7739
INFO: [Common 17-1381] The checkpoint '/home/fyyaz/ece532/light_detector_system_final_final/light_detector_system.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1738.059 ; gain = 0.000 ; free physical = 3468 ; free virtual = 7738
INFO: [Common 17-206] Exiting Vivado at Wed Mar 27 19:53:35 2019...
