Determining the location of the ModelSim executable...

Using: /home/leorb/intelFPGA/20.1/modelsim_ase/linuxaloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off RISC-V -c TopDE --vector_source="/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Testes/Waveform1.vwf" --testbench_file="/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/simulation/qsim/Waveform1.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Sat Jul  1 09:49:22 2023Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off RISC-V -c TopDE --vector_source=/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Testes/Waveform1.vwf --testbench_file=/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/simulation/qsim/Waveform1.vwf.vtWarning (20013): Ignored 16 assignments for entity "add_sub" -- entity does not exist in design    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub was ignoredWarning (20013): Ignored 65 assignments for entity "add_sub_0002" -- entity does not exist in designWarning (20013): Ignored 16 assignments for entity "cvt_s_w" -- entity does not exist in design    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w was ignoredWarning (20013): Ignored 65 assignments for entity "cvt_s_w_0002" -- entity does not exist in designWarning (20013): Ignored 16 assignments for entity "cvt_s_wu" -- entity does not exist in design    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu was ignoredWarning (20013): Ignored 65 assignments for entity "cvt_s_wu_0002" -- entity does not exist in designWarning (20013): Ignored 16 assignments for entity "cvt_w_s" -- entity does not exist in design    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -librar
y lib_cvt_w_s was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s was ignoredWarning (20013): Ignored 65 assignments for entity "cvt_w_s_0002" -- entity does not exist in designWarning (20013): Ignored 16 assignments for entity "cvt_wu_s" -- entity does not exist in design    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s was ignoredWarning (20013): Ignored 65 assignments for entity "cvt_wu_s_0002" -- entity does not exist in designWarning (20013): Ignored 16 assignments for entity "div_s" -- entity does not exist in design    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s was ignoredWarning (20013): Ignored 65 assignments for entity "div_s_0002" -- entity does not exist in designWarning (20013): Ignored 16 assignments for entity "fmax_s" -- entity does not exist in design    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s was ignoredWarning (20013): Ignored 65 assignments for entity "fmax_s_0002" -- entity does not exist in designWarning (20013): Ignored 16 assignments for entity "fmin_s" -- entity does not exist in design    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s was ignoredWarning (20013): Ignored 65 assignments for entity "fmin_s_0002" -- entity does not exist in designWarning (20013): Ignored 16 assignments for entity "mul_s" -- entity does not exist in design    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s was ignoredWarning (20013): Ignored 65 assignments for entity "mul_s_0002" -- entity does not exist in designWarning (20013): Ignored 16 assignments for entity "sqrt_s" -- entity does not exist in design    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s was ignored    Warning (20014): Assignment for e
ntity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s was ignoredWarning (20013): Ignored 65 assignments for entity "sqrt_s_0002" -- entity does not exist in design
6]" in vector source file when writing test bench files
 pin "BR_Escrita[10]" in vector source file when writing test bench files
ing (201005): Ignoring output pin "MemD_DadoEscrita[29]" in vector source file when writing test bench files
le when writing test bench files
rning (201005): Ignoring output pin "Uniao[1]" in vector source file when writing test bench files
Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/simulation/qsim/" RISC-V -c TopDE

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Sat Jul  1 09:49:26 2023Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/simulation/qsim/ RISC-V -c TopDEWarning (20013): Ignored 16 assignments for entity "add_sub" -- entity does not exist in design    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub was ignoredWarning (20013): Ignored 65 assignments for entity "add_sub_0002" -- entity does not exist in designWarning (20013): Ignored 16 assignments for entity "cvt_s_w" -- entity does not exist in design    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w was ignoredWarning (20013): Ignored 65 assignments for entity "cvt_s_w_0002" -- entity does not exist in designWarning (20013): Ignored 16 assignments for entity "cvt_s_wu" -- entity does not exist in design    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu was ignoredWarning (20013): Ignored 65 assignments for entity "cvt_s_wu_0002" -- entity does not exist in designWarning (20013): Ignored 16 assignments for entity "cvt_w_s" -- entity does not exist in design    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s was ignored    Warning (20014): Assignment for entity set_
global_assignment -name IP_TOOL_ENV mwpim -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s was ignoredWarning (20013): Ignored 65 assignments for entity "cvt_w_s_0002" -- entity does not exist in designWarning (20013): Ignored 16 assignments for entity "cvt_wu_s" -- entity does not exist in design    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s was ignoredWarning (20013): Ignored 65 assignments for entity "cvt_wu_s_0002" -- entity does not exist in designWarning (20013): Ignored 16 assignments for entity "div_s" -- entity does not exist in design    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s was ignoredWarning (20013): Ignored 65 assignments for entity "div_s_0002" -- entity does not exist in designWarning (20013): Ignored 16 assignments for entity "fmax_s" -- entity does not exist in design    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s was ignoredWarning (20013): Ignored 65 assignments for entity "fmax_s_0002" -- entity does not exist in designWarning (20013): Ignored 16 assignments for entity "fmin_s" -- entity does not exist in design    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s was ignoredWarning (20013): Ignored 65 assignments for entity "fmin_s_0002" -- entity does not exist in designWarning (20013): Ignored 16 assignments for entity "mul_s" -- entity does not exist in design    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s was ignoredWarning (20013): Ignored 65 assignments for entity "mul_s_0002" -- entity does not exist in designWarning (20013): Ignored 16 assignments for entity "sqrt_s" -- entity does not exist in design    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity sqrt_s -si
p CPU/FPULA/sqrt_s.sip -library lib_sqrt_s was ignored    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s was ignoredWarning (20013): Ignored 65 assignments for entity "sqrt_s_0002" -- entity does not exist in designInfo (204019): Generated file TopDE.vo in folder "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 50 warnings    Info: Peak virtual memory: 925 megabytes    Info: Processing ended: Sat Jul  1 09:49:33 2023    Info: Elapsed time: 00:00:07    Info: Total CPU time (on all processors): 00:00:06
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/simulation/qsim/RISC-V.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/leorb/intelFPGA/20.1/modelsim_ase/linuxaloem/vsim -c -do RISC-V.do

Reading pref.tcl
# 2020.1
# do RISC-V.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:49:33 on Jul 01,2023# vlog -work work TopDE.vo 
# -- Compiling module TopDE
# 
# Top level modules:# 	TopDE
# End time: 09:49:37 on Jul 01,2023, Elapsed time: 0:00:04# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:49:37 on Jul 01,2023# vlog -work work Waveform1.vwf.vt 
# -- Compiling module TopDE_vlg_vec_tst
# 
# Top level modules:# 	TopDE_vlg_vec_tst
# End time: 09:49:37 on Jul 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.TopDE_vlg_vec_tst # Start time: 09:49:37 on Jul 01,2023# Loading work.TopDE_vlg_vec_tst# Loading work.TopDE# Loading altera_ver.dffeas# Loading cyclonev_ver.cyclonev_lcell_comb# Loading cyclonev_ver.cyclonev_io_obuf# Loading cyclonev_ver.cyclonev_io_ibuf# Loading cyclonev_ver.cyclonev_pll_refclk_select# Loading cyclonev_ver.cyclonev_clkena# Loading cyclonev_ver.cyclonev_fractional_pll# Loading cyclonev_ver.cyclonev_pll_reconfig# Loading cyclonev_ver.cyclonev_pll_output_counter# Loading cyclonev_ver.cyclonev_jtag# Loading cyclonev_ver.cyclonev_ram_block# Loading sv_std.std# Loading altera_lnsim_ver.generic_m10k# Loading altera_lnsim_ver.altera_lnsim_functions# Loading altera_lnsim_ver.common_28nm_ram_block# Loading altera_lnsim_ver.common_28nm_ram_register# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator# Loading cyclonev_ver.cyclonev_mac# Loading altera_lnsim_ver.altera_pll_reconfig_tasks# Loading altera_lnsim_ver.generic_device_pll# Loading altera_lnsim_ver.altera_generic_pll_functions# Loading altera_lnsim_ver.generic_pll# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'i1'.  Expected 62, found 58.#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1 File: Waveform1.vwf.vt Line: 114# ** Warning: (vsim-3722) Waveform1.vwf.vt(114): [TFMPC] - Missing connection for port 'altera_reserved_tms'.# ** Warning: (vsim-3722) Waveform1.vwf.vt(114): [TFMPC] - Missing connection for port 'altera_reserved_tck'.# ** Warning: (vsim-3722) Waveform1.vwf.vt(114): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.# ** Warning: (vsim-3722) Waveform1.vwf.vt(114): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.# Loading altera_ver.PRIM_GDFF_LOW# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT '.  Expected 15, found 14.#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  File: TopDE.vo Line: 26939# ** Warning: (vsim-3722) TopDE.vo(26939): [TFMPC] - Missing connection for port 'pllen'.# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for ''.  Expected , found .#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT /cyclonev_pll_refclk_select_encrypted_inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3722) (): [TFMPC] - Missing connection for port ''.# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL '.  Expected 24, found 23.#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  File: TopDE.vo Line: 27125# ** Warning: (vsim-3722) TopDE.vo(27125): [TFMPC] - Missing connection for port 'vsspl'.# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cyclonev_pll_reconfig_encrypted_inst'.  Expected 33, found 32.#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG /cyclonev_pll_reconfig_encrypted_inst File: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v Line: 3492# ** Warning: (vsim-3722) $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(3492): [TFMPC] - Missing connection for port ''.# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG /cyclonev_pll_reconfig_encrypted_inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'altera_internal_jtag'.  Expected 21, found 14.#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/altera_internal_jtag File: TopDE.vo Line: 29140# ** Warning: (vsim-3722) TopDE.vo(29140): [TFMPC] - Missing connection for port 'ntrst'.# ** Warning: (vsim-3722) TopDE.vo(29140): [TFMPC] - Missing connection for port 'corectl'.# ** Warning: (vsim-3722) TopDE.vo(29140): [TFMPC] - Missing connection for port 'ntdopinena'.# ** Warning: (vsim-3722) TopDE.vo(29140): [TFMPC] - Missing connection for port 'tckcore'.# ** Warning: (vsim-3722) TopDE.vo(29140): [TFMPC] - Missing connection for port 'tdicore'.# ** Warning: (vsim-3722) TopDE.vo(29140): [TFMPC] - Missing connection for port 'tmscore'.# ** Warning: (vsim-3722) TopDE.vo(29140): [TFMPC] - Missing connection for port 'tdocore'.# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT '.  Expected 15, found 14.#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  File: TopDE.vo Line: 130431# ** Warning: (vsim-3722) TopDE.vo(130431): [TFMPC] - Missing connection for port 'pllen'.# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for ''.  Expected , found .#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT /cyclonev_pll_refclk_select_encrypted_inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3722) (): [TFMPC] - Missing connection for port ''.# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL '.  Expected 24, found 23.#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  File: TopDE.vo Line: 130458# ** Warning: (vsim-3722) TopDE.vo(130458): [TFMPC] - Missing connection for port 'vsspl'.# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cyclonev_pll_reconfig_encrypted_inst'.  Expected 33, found 32.#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG /cyclonev_pll_reconfig_encrypted_inst File: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v Line: 3492# ** Warning: (vsim-3722) $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(3492): [TFMPC] - Missing connection for port ''.# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG /cyclonev_pll_reconfig_encrypted_inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\Audio0|pll1|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT '.  Expected 15, found 14.#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Audio0|pll1|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  File: TopDE.vo Line: 142081# ** Warning: (vsim-3722) TopDE.vo(142081): [TFMPC] - Missing connection for port 'pllen'.# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for ''.  Expected , found .#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Audio0|pll1|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT /cyclonev_pll_refclk_select_encrypted_inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3722) (): [TFMPC] - Missing connection for port ''.# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\Audio0|pll1|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL '.  Expected 24, found 23.#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Audio0|pll1|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  File: TopDE.vo Line: 142108# ** Warning: (vsim-3722) TopDE.vo(142108): [TFMPC] - Missing connection for port 'vsspl'.# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cyclonev_pll_reconfig_encrypted_inst'.  Expected 33, found 32.#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Audio0|pll1|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG /cyclonev_pll_reconfig_encrypted_inst File: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v Line: 3492# ** Warning: (vsim-3722) $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(3492): [TFMPC] - Missing connection for port ''.# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Audio0|pll1|pll_audio_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG /cyclonev_pll_reconfig_encrypted_inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax').#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|SSC1|Mult0~8  File: TopDE.vo Line: 222309# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax').#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|SSC1|Mult0~8  File: TopDE.vo Line: 222309# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|SSC1|Mult0~8  File: TopDE.vo Line: 222309# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|SSC1|Mult0~8  File: TopDE.vo Line: 222309
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|SSC1|Mult0~8  File: TopDE.vo Line: 222309# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|SSC1|Mult0~8  File: TopDE.vo Line: 222309# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|SSC1|Mult0~8  File: TopDE.vo Line: 222309# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|SSC1|Mult0~8  File: TopDE.vo Line: 222309# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|SSC1|Mult0~8 /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|SSC1|Mult0~8 /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax').#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: TopDE.vo Line: 275696# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax').#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: TopDE.vo Line: 275696# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax').#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: TopDE.vo Line: 275696# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax').#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: TopDE.vo Line: 275696# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax').#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: TopDE.vo Line: 275696# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: TopDE.vo Line: 275696# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: TopDE.vo Line: 275696# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: TopDE.vo Line: 275696# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: TopDE.vo Line: 275696# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: TopDE.vo Line: 275696# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: TopDE.vo Line: 275696# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: TopDE.vo Line: 275696# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: TopDE.vo Line: 275696# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: TopDE.vo Line: 275696# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: TopDE.vo Line: 275696# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: TopDE.vo Line: 275696# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac  File: TopDE.vo Line: 276678# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac  File: TopDE.vo Line: 276678# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac  File: TopDE.vo Line: 276678# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac  File: TopDE.vo Line: 276678# ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac  File: TopDE.vo Line: 276678# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac  File: TopDE.vo Line: 276678# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac  File: TopDE.vo Line: 276763# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac  File: TopDE.vo Line: 276763
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac  File: TopDE.vo Line: 276763# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac  File: TopDE.vo Line: 276763# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac  File: TopDE.vo Line: 276854# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac  File: TopDE.vo Line: 276854# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac  File: TopDE.vo Line: 276854# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac  File: TopDE.vo Line: 276854# ** Warning: (vsim-3015) [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac  File: TopDE.vo Line: 276854# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac  File: TopDE.vo Line: 276854# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac  File: TopDE.vo Line: 276939# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac  File: TopDE.vo Line: 276939# ** Warning: (vsim-3015) [PCDPC] - Port size (15) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac  File: TopDE.vo Line: 276939# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac  File: TopDE.vo Line: 276939# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8  File: TopDE.vo Line: 282185# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8  File: TopDE.vo Line: 282185# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8  File: TopDE.vo Line: 282185# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8  File: TopDE.vo Line: 282185# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8  File: TopDE.vo Line: 282185# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8  File: TopDE.vo Line: 282185# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8 /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8 /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: TopDE.vo Line: 282287# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: TopDE.vo Line: 282287# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: TopDE.vo Line: 282287# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: TopDE.vo Line: 282287# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: TopDE.vo Line: 282287# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: TopDE.vo Line: 282287
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: TopDE.vo Line: 282287# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: TopDE.vo Line: 282287# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: TopDE.vo Line: 282287# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: TopDE.vo Line: 282287# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: TopDE.vo Line: 282287# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: TopDE.vo Line: 282287# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: TopDE.vo Line: 282287# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: TopDE.vo Line: 282287# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8 /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8 /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8  File: TopDE.vo Line: 282487# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8  File: TopDE.vo Line: 282487# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8  File: TopDE.vo Line: 282487# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8  File: TopDE.vo Line: 282487# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8  File: TopDE.vo Line: 282487# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8  File: TopDE.vo Line: 282487# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8 /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8 /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: TopDE.vo Line: 285106# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: TopDE.vo Line: 285106# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: TopDE.vo Line: 285106# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: TopDE.vo Line: 285106# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ay').#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: TopDE.vo Line: 285106# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: TopDE.vo Line: 285106# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: TopDE.vo Line: 285106# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: TopDE.vo Line: 285106# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: TopDE.vo Line: 285106# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: TopDE.vo Line: 285106# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: TopDE.vo Line: 285106# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8 /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8 /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac  File: TopDE.vo Line: 285191# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac  File: TopDE.vo Line: 285191
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac  File: TopDE.vo Line: 285191# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac  File: TopDE.vo Line: 285191# ** Warning: (vsim-3015) [PCDPC] - Port size (19) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac  File: TopDE.vo Line: 285191# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac  File: TopDE.vo Line: 285191# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8  File: TopDE.vo Line: 289452# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8  File: TopDE.vo Line: 289452# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8  File: TopDE.vo Line: 289452# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8  File: TopDE.vo Line: 289452# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (27) for port 'scanin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8  File: TopDE.vo Line: 289452# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: $MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333).#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8  File: TopDE.vo Line: 289452# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8 /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: (vsim-3015) [PCDPC] - Port size () does not match connection size () for .#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8 /inst/ File: $MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38# ** Warning: Design size of 92423 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.# Expect performance to be adversely affected.
# after#33
# # Warning: por to CB BFM is not connected, internal por is used.# # Info: =================================================# Info:           Generic PLL Summary# Info: =================================================# Time scale of (TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_0.no_need_to_gen) is  1ps /  1ps# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_0.no_need_to_gen# Info: reference_clock_frequency = 50.0 mhz# Info: output_clock_frequency = 400.0 mhz# Info: phase_shift = 0 ps# Info: duty_cycle = 50# Info: sim_additional_refclk_cycles_to_lock = 0# Info: output_clock_high_period = 1250.000000# Info: output_clock_low_period = 1250.000000# Info: =================================================# Info:           Generic PLL Summary# Info: =================================================# Time scale of (TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_1.no_need_to_gen) is  1ps /  1ps# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_1.no_need_to_gen# Info: reference_clock_frequency = 50.0 mhz# Info: output_clock_frequency = 400.0 mhz# Info: phase_shift = 312 ps# Info: duty_cycle = 50# Info: sim_additional_refclk_cycles_to_lock = 0# Info: output_clock_high_period = 1250.000000# Info: output_clock_low_period = 1250.000000# Info: =================================================# Info:           Generic PLL Summary# Info: =================================================# Time scale of (TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_2.no_need_to_gen) is  1ps /  1ps# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_2.no_need_to_gen# Info: reference_clock_frequency = 50.0 mhz# Info: output_clock_frequency = 400.0 mhz# Info: phase_shift = 624 ps# Info: duty_cycle = 50# Info: sim_additional_refclk_cycles_to_lock = 0# Info: output_clock_high_period = 1250.000000# Info: output_clock_low_period = 1250.000000# Info: =================================================# Info:           Generic PLL Summary# Info: =================================================# Time scale of (TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_3.no_need_to_gen) is  1ps /  1ps# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_3.no_need_to_gen# Info: reference_clock_frequency = 50.0 mhz# Info: output_clock_frequency = 400.0 mhz# Info: phase_shift = 936 ps# Info: duty_cycle = 50# Info: sim_additional_refclk_cycles_to_lock = 0# Info: output_clock_high_period = 1250.000000# Info: output_clock_low_period = 1250.000000# # Warning: por to CB BFM is not connected, internal por is used.# 
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# # Warning: por to CB BFM is not connected, internal por is used.# # Info: =================================================# Info:           Generic PLL Summary# Info: =================================================# Time scale of (TopDE_vlg_vec_tst.i1.\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_0.no_need_to_gen) is  1ps /  1ps# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_0.no_need_to_gen# Info: reference_clock_frequency = 50.0 mhz# Info: output_clock_frequency = 300.0 mhz# Info: phase_shift = 0 ps# Info: duty_cycle = 50# Info: sim_additional_refclk_cycles_to_lock = 0# Info: output_clock_high_period = 1666.666667# Info: output_clock_low_period = 1666.666667# Info: =================================================# Info:           Generic PLL Summary# Info: =================================================# Time scale of (TopDE_vlg_vec_tst.i1.\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_1.no_need_to_gen) is  1ps /  1ps# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_1.no_need_to_gen# Info: reference_clock_frequency = 50.0 mhz# Info: output_clock_frequency = 300.0 mhz# Info: phase_shift = 416 ps# Info: duty_cycle = 50# Info: sim_additional_refclk_cycles_to_lock = 0# Info: output_clock_high_period = 1666.666667# Info: output_clock_low_period = 1666.666667# Info: =================================================# Info:           Generic PLL Summary
# Info: =================================================# Time scale of (TopDE_vlg_vec_tst.i1.\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_2.no_need_to_gen) is  1ps /  1ps# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_2.no_need_to_gen# Info: reference_clock_frequency = 50.0 mhz# Info: output_clock_frequency = 300.0 mhz# Info: phase_shift = 832 ps# Info: duty_cycle = 50# Info: sim_additional_refclk_cycles_to_lock = 0# Info: output_clock_high_period = 1666.666667# Info: output_clock_low_period = 1666.666667# Info: =================================================# Info:           Generic PLL Summary# Info: =================================================# Time scale of (TopDE_vlg_vec_tst.i1.\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_3.no_need_to_gen) is  1ps /  1ps# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_3.no_need_to_gen# Info: reference_clock_frequency = 50.0 mhz# Info: output_clock_frequency = 300.0 mhz# Info: phase_shift = 1248 ps# Info: duty_cycle = 50# Info: sim_additional_refclk_cycles_to_lock = 0# Info: output_clock_high_period = 1666.666667# Info: output_clock_low_period = 1666.666667# # Warning: por to CB BFM is not connected, internal por is used.# # # Warning: por to CB BFM is not connected, internal por is used.# # Info: =================================================# Info:           Generic PLL Summary# Info: =================================================# Time scale of (TopDE_vlg_vec_tst.i1.\Audio0|pll1|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_0.no_need_to_gen) is  1ps /  1ps# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\Audio0|pll1|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_0.no_need_to_gen# Info: reference_clock_frequency = 50.0 mhz# Info: output_clock_frequency = 300.0 mhz# Info: phase_shift = 0 ps# Info: duty_cycle = 50# Info: sim_additional_refclk_cycles_to_lock = 0# Info: output_clock_high_period = 1666.666667# Info: output_clock_low_period = 1666.666667# Info: =================================================# Info:           Generic PLL Summary# Info: =================================================# Time scale of (TopDE_vlg_vec_tst.i1.\Audio0|pll1|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_1.no_need_to_gen) is  1ps /  1ps# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\Audio0|pll1|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_1.no_need_to_gen# Info: reference_clock_frequency = 50.0 mhz# Info: output_clock_frequency = 300.0 mhz# Info: phase_shift = 416 ps# Info: duty_cycle = 50# Info: sim_additional_refclk_cycles_to_lock = 0# Info: output_clock_high_period = 1666.666667# Info: output_clock_low_period = 1666.666667# Info: =================================================# Info:           Generic PLL Summary# Info: =================================================# Time scale of (TopDE_vlg_vec_tst.i1.\Audio0|pll1|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_2.no_need_to_gen) is  1ps /  1ps# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\Audio0|pll1|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_2.no_need_to_gen# Info: reference_clock_frequency = 50.0 mhz# Info: output_clock_frequency = 300.0 mhz# Info: phase_shift = 832 ps# Info: duty_cycle = 50# Info: sim_additional_refclk_cycles_to_lock = 0# Info: output_clock_high_period = 1666.666667# Info: output_clock_low_period = 1666.666667# Info: =================================================# Info:           Generic PLL Summary# Info: =================================================# Time scale of (TopDE_vlg_vec_tst.i1.\Audio0|pll1|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_3.no_need_to_gen) is  1ps /  1ps# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\Audio0|pll1|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_3.no_need_to_gen# Info: reference_clock_frequency = 50.0 mhz# Info: output_clock_frequency = 300.0 mhz# Info: phase_shift = 1248 ps# Info: duty_cycle = 50# Info: sim_additional_refclk_cycles_to_lock = 0# Info: output_clock_high_period = 1666.666667# Info: output_clock_low_period = 1666.666667# # Warning: por to CB BFM is not connected, internal por is used.# 
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\Audio0|pll1|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_3.UI# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 mhz).# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\Audio0|pll1|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_2.UI# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 mhz).# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\Audio0|pll1|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_1.UI# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 mhz).# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\Audio0|pll1|pll_audio_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .cyclonev_fractional_pll_encrypted_inst...inst_pll_phase_0.UI# Warning: The frequency of the reference clock signal differs from the specified frequency (50.0 mhz).
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 432501 ps
# Simulation time: 432501 ps
# Simulation time: 432501 ps
# Simulation time: 432501 ps
# Simulation time: 432501 ps
# Simulation time: 432501 ps
# Simulation time: 432501 ps
# Simulation time: 432501 ps
# Simulation time: 1174410 ps
# Simulation time: 1174410 ps
# Simulation time: 1174410 ps
# Simulation time: 1174410 ps
# Simulation time: 1174410 ps
# Simulation time: 1174410 ps
# Simulation time: 1174410 ps
# Simulation time: 1174410 ps
# ** Note: $finish    : Waveform1.vwf.vt(177)#    Time: 2 us  Iteration: 0  Instance: /TopDE_vlg_vec_tst
# End time: 09:51:03 on Jul 01,2023, Elapsed time: 0:01:26# Errors: 0, Warnings: 158
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Testes/Waveform1.vwf...

Reading /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/simulation/qsim/RISC-V.msim.vcd...

Processing channel transitions... 

Warning: EscreveMem - signal not found in VCD.

Warning: LeMem - signal not found in VCD.

Warning: MClock - signal not found in VCD.

Writing the resulting VWF to /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/simulation/qsim/RISC-V_20230701095103.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.