
Zuluzes.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006998  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000120  08006b28  08006b28  00007b28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c48  08006c48  0000809c  2**0
                  CONTENTS
  4 .ARM          00000008  08006c48  08006c48  00007c48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006c50  08006c50  0000809c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c50  08006c50  00007c50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006c54  08006c54  00007c54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000009c  20000000  08006c58  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000046c0  2000009c  08006cf4  0000809c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000475c  08006cf4  0000875c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016a35  00000000  00000000  000080cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ff9  00000000  00000000  0001eb01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001378  00000000  00000000  00021b00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f22  00000000  00000000  00022e78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028406  00000000  00000000  00023d9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001671c  00000000  00000000  0004c1a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000faf23  00000000  00000000  000628bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015d7df  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005748  00000000  00000000  0015d824  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  00162f6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000009c 	.word	0x2000009c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006b10 	.word	0x08006b10

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000a0 	.word	0x200000a0
 80001cc:	08006b10 	.word	0x08006b10

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_uldivmod>:
 8000a5c:	b953      	cbnz	r3, 8000a74 <__aeabi_uldivmod+0x18>
 8000a5e:	b94a      	cbnz	r2, 8000a74 <__aeabi_uldivmod+0x18>
 8000a60:	2900      	cmp	r1, #0
 8000a62:	bf08      	it	eq
 8000a64:	2800      	cmpeq	r0, #0
 8000a66:	bf1c      	itt	ne
 8000a68:	f04f 31ff 	movne.w	r1, #4294967295
 8000a6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a70:	f000 b96a 	b.w	8000d48 <__aeabi_idiv0>
 8000a74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a7c:	f000 f806 	bl	8000a8c <__udivmoddi4>
 8000a80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a88:	b004      	add	sp, #16
 8000a8a:	4770      	bx	lr

08000a8c <__udivmoddi4>:
 8000a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a90:	9d08      	ldr	r5, [sp, #32]
 8000a92:	460c      	mov	r4, r1
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d14e      	bne.n	8000b36 <__udivmoddi4+0xaa>
 8000a98:	4694      	mov	ip, r2
 8000a9a:	458c      	cmp	ip, r1
 8000a9c:	4686      	mov	lr, r0
 8000a9e:	fab2 f282 	clz	r2, r2
 8000aa2:	d962      	bls.n	8000b6a <__udivmoddi4+0xde>
 8000aa4:	b14a      	cbz	r2, 8000aba <__udivmoddi4+0x2e>
 8000aa6:	f1c2 0320 	rsb	r3, r2, #32
 8000aaa:	4091      	lsls	r1, r2
 8000aac:	fa20 f303 	lsr.w	r3, r0, r3
 8000ab0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ab4:	4319      	orrs	r1, r3
 8000ab6:	fa00 fe02 	lsl.w	lr, r0, r2
 8000aba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000abe:	fa1f f68c 	uxth.w	r6, ip
 8000ac2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000ac6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000aca:	fb07 1114 	mls	r1, r7, r4, r1
 8000ace:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ad2:	fb04 f106 	mul.w	r1, r4, r6
 8000ad6:	4299      	cmp	r1, r3
 8000ad8:	d90a      	bls.n	8000af0 <__udivmoddi4+0x64>
 8000ada:	eb1c 0303 	adds.w	r3, ip, r3
 8000ade:	f104 30ff 	add.w	r0, r4, #4294967295
 8000ae2:	f080 8112 	bcs.w	8000d0a <__udivmoddi4+0x27e>
 8000ae6:	4299      	cmp	r1, r3
 8000ae8:	f240 810f 	bls.w	8000d0a <__udivmoddi4+0x27e>
 8000aec:	3c02      	subs	r4, #2
 8000aee:	4463      	add	r3, ip
 8000af0:	1a59      	subs	r1, r3, r1
 8000af2:	fa1f f38e 	uxth.w	r3, lr
 8000af6:	fbb1 f0f7 	udiv	r0, r1, r7
 8000afa:	fb07 1110 	mls	r1, r7, r0, r1
 8000afe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b02:	fb00 f606 	mul.w	r6, r0, r6
 8000b06:	429e      	cmp	r6, r3
 8000b08:	d90a      	bls.n	8000b20 <__udivmoddi4+0x94>
 8000b0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b0e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b12:	f080 80fc 	bcs.w	8000d0e <__udivmoddi4+0x282>
 8000b16:	429e      	cmp	r6, r3
 8000b18:	f240 80f9 	bls.w	8000d0e <__udivmoddi4+0x282>
 8000b1c:	4463      	add	r3, ip
 8000b1e:	3802      	subs	r0, #2
 8000b20:	1b9b      	subs	r3, r3, r6
 8000b22:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b26:	2100      	movs	r1, #0
 8000b28:	b11d      	cbz	r5, 8000b32 <__udivmoddi4+0xa6>
 8000b2a:	40d3      	lsrs	r3, r2
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	e9c5 3200 	strd	r3, r2, [r5]
 8000b32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b36:	428b      	cmp	r3, r1
 8000b38:	d905      	bls.n	8000b46 <__udivmoddi4+0xba>
 8000b3a:	b10d      	cbz	r5, 8000b40 <__udivmoddi4+0xb4>
 8000b3c:	e9c5 0100 	strd	r0, r1, [r5]
 8000b40:	2100      	movs	r1, #0
 8000b42:	4608      	mov	r0, r1
 8000b44:	e7f5      	b.n	8000b32 <__udivmoddi4+0xa6>
 8000b46:	fab3 f183 	clz	r1, r3
 8000b4a:	2900      	cmp	r1, #0
 8000b4c:	d146      	bne.n	8000bdc <__udivmoddi4+0x150>
 8000b4e:	42a3      	cmp	r3, r4
 8000b50:	d302      	bcc.n	8000b58 <__udivmoddi4+0xcc>
 8000b52:	4290      	cmp	r0, r2
 8000b54:	f0c0 80f0 	bcc.w	8000d38 <__udivmoddi4+0x2ac>
 8000b58:	1a86      	subs	r6, r0, r2
 8000b5a:	eb64 0303 	sbc.w	r3, r4, r3
 8000b5e:	2001      	movs	r0, #1
 8000b60:	2d00      	cmp	r5, #0
 8000b62:	d0e6      	beq.n	8000b32 <__udivmoddi4+0xa6>
 8000b64:	e9c5 6300 	strd	r6, r3, [r5]
 8000b68:	e7e3      	b.n	8000b32 <__udivmoddi4+0xa6>
 8000b6a:	2a00      	cmp	r2, #0
 8000b6c:	f040 8090 	bne.w	8000c90 <__udivmoddi4+0x204>
 8000b70:	eba1 040c 	sub.w	r4, r1, ip
 8000b74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b78:	fa1f f78c 	uxth.w	r7, ip
 8000b7c:	2101      	movs	r1, #1
 8000b7e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000b82:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b86:	fb08 4416 	mls	r4, r8, r6, r4
 8000b8a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000b8e:	fb07 f006 	mul.w	r0, r7, r6
 8000b92:	4298      	cmp	r0, r3
 8000b94:	d908      	bls.n	8000ba8 <__udivmoddi4+0x11c>
 8000b96:	eb1c 0303 	adds.w	r3, ip, r3
 8000b9a:	f106 34ff 	add.w	r4, r6, #4294967295
 8000b9e:	d202      	bcs.n	8000ba6 <__udivmoddi4+0x11a>
 8000ba0:	4298      	cmp	r0, r3
 8000ba2:	f200 80cd 	bhi.w	8000d40 <__udivmoddi4+0x2b4>
 8000ba6:	4626      	mov	r6, r4
 8000ba8:	1a1c      	subs	r4, r3, r0
 8000baa:	fa1f f38e 	uxth.w	r3, lr
 8000bae:	fbb4 f0f8 	udiv	r0, r4, r8
 8000bb2:	fb08 4410 	mls	r4, r8, r0, r4
 8000bb6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bba:	fb00 f707 	mul.w	r7, r0, r7
 8000bbe:	429f      	cmp	r7, r3
 8000bc0:	d908      	bls.n	8000bd4 <__udivmoddi4+0x148>
 8000bc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000bc6:	f100 34ff 	add.w	r4, r0, #4294967295
 8000bca:	d202      	bcs.n	8000bd2 <__udivmoddi4+0x146>
 8000bcc:	429f      	cmp	r7, r3
 8000bce:	f200 80b0 	bhi.w	8000d32 <__udivmoddi4+0x2a6>
 8000bd2:	4620      	mov	r0, r4
 8000bd4:	1bdb      	subs	r3, r3, r7
 8000bd6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000bda:	e7a5      	b.n	8000b28 <__udivmoddi4+0x9c>
 8000bdc:	f1c1 0620 	rsb	r6, r1, #32
 8000be0:	408b      	lsls	r3, r1
 8000be2:	fa22 f706 	lsr.w	r7, r2, r6
 8000be6:	431f      	orrs	r7, r3
 8000be8:	fa20 fc06 	lsr.w	ip, r0, r6
 8000bec:	fa04 f301 	lsl.w	r3, r4, r1
 8000bf0:	ea43 030c 	orr.w	r3, r3, ip
 8000bf4:	40f4      	lsrs	r4, r6
 8000bf6:	fa00 f801 	lsl.w	r8, r0, r1
 8000bfa:	0c38      	lsrs	r0, r7, #16
 8000bfc:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c00:	fbb4 fef0 	udiv	lr, r4, r0
 8000c04:	fa1f fc87 	uxth.w	ip, r7
 8000c08:	fb00 441e 	mls	r4, r0, lr, r4
 8000c0c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c10:	fb0e f90c 	mul.w	r9, lr, ip
 8000c14:	45a1      	cmp	r9, r4
 8000c16:	fa02 f201 	lsl.w	r2, r2, r1
 8000c1a:	d90a      	bls.n	8000c32 <__udivmoddi4+0x1a6>
 8000c1c:	193c      	adds	r4, r7, r4
 8000c1e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000c22:	f080 8084 	bcs.w	8000d2e <__udivmoddi4+0x2a2>
 8000c26:	45a1      	cmp	r9, r4
 8000c28:	f240 8081 	bls.w	8000d2e <__udivmoddi4+0x2a2>
 8000c2c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c30:	443c      	add	r4, r7
 8000c32:	eba4 0409 	sub.w	r4, r4, r9
 8000c36:	fa1f f983 	uxth.w	r9, r3
 8000c3a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000c3e:	fb00 4413 	mls	r4, r0, r3, r4
 8000c42:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c46:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c4a:	45a4      	cmp	ip, r4
 8000c4c:	d907      	bls.n	8000c5e <__udivmoddi4+0x1d2>
 8000c4e:	193c      	adds	r4, r7, r4
 8000c50:	f103 30ff 	add.w	r0, r3, #4294967295
 8000c54:	d267      	bcs.n	8000d26 <__udivmoddi4+0x29a>
 8000c56:	45a4      	cmp	ip, r4
 8000c58:	d965      	bls.n	8000d26 <__udivmoddi4+0x29a>
 8000c5a:	3b02      	subs	r3, #2
 8000c5c:	443c      	add	r4, r7
 8000c5e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000c62:	fba0 9302 	umull	r9, r3, r0, r2
 8000c66:	eba4 040c 	sub.w	r4, r4, ip
 8000c6a:	429c      	cmp	r4, r3
 8000c6c:	46ce      	mov	lr, r9
 8000c6e:	469c      	mov	ip, r3
 8000c70:	d351      	bcc.n	8000d16 <__udivmoddi4+0x28a>
 8000c72:	d04e      	beq.n	8000d12 <__udivmoddi4+0x286>
 8000c74:	b155      	cbz	r5, 8000c8c <__udivmoddi4+0x200>
 8000c76:	ebb8 030e 	subs.w	r3, r8, lr
 8000c7a:	eb64 040c 	sbc.w	r4, r4, ip
 8000c7e:	fa04 f606 	lsl.w	r6, r4, r6
 8000c82:	40cb      	lsrs	r3, r1
 8000c84:	431e      	orrs	r6, r3
 8000c86:	40cc      	lsrs	r4, r1
 8000c88:	e9c5 6400 	strd	r6, r4, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	e750      	b.n	8000b32 <__udivmoddi4+0xa6>
 8000c90:	f1c2 0320 	rsb	r3, r2, #32
 8000c94:	fa20 f103 	lsr.w	r1, r0, r3
 8000c98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c9c:	fa24 f303 	lsr.w	r3, r4, r3
 8000ca0:	4094      	lsls	r4, r2
 8000ca2:	430c      	orrs	r4, r1
 8000ca4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ca8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cac:	fa1f f78c 	uxth.w	r7, ip
 8000cb0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cb4:	fb08 3110 	mls	r1, r8, r0, r3
 8000cb8:	0c23      	lsrs	r3, r4, #16
 8000cba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbe:	fb00 f107 	mul.w	r1, r0, r7
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d908      	bls.n	8000cd8 <__udivmoddi4+0x24c>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f100 36ff 	add.w	r6, r0, #4294967295
 8000cce:	d22c      	bcs.n	8000d2a <__udivmoddi4+0x29e>
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d92a      	bls.n	8000d2a <__udivmoddi4+0x29e>
 8000cd4:	3802      	subs	r0, #2
 8000cd6:	4463      	add	r3, ip
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ce0:	fb08 3311 	mls	r3, r8, r1, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb01 f307 	mul.w	r3, r1, r7
 8000cec:	42a3      	cmp	r3, r4
 8000cee:	d908      	bls.n	8000d02 <__udivmoddi4+0x276>
 8000cf0:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf4:	f101 36ff 	add.w	r6, r1, #4294967295
 8000cf8:	d213      	bcs.n	8000d22 <__udivmoddi4+0x296>
 8000cfa:	42a3      	cmp	r3, r4
 8000cfc:	d911      	bls.n	8000d22 <__udivmoddi4+0x296>
 8000cfe:	3902      	subs	r1, #2
 8000d00:	4464      	add	r4, ip
 8000d02:	1ae4      	subs	r4, r4, r3
 8000d04:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d08:	e739      	b.n	8000b7e <__udivmoddi4+0xf2>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	e6f0      	b.n	8000af0 <__udivmoddi4+0x64>
 8000d0e:	4608      	mov	r0, r1
 8000d10:	e706      	b.n	8000b20 <__udivmoddi4+0x94>
 8000d12:	45c8      	cmp	r8, r9
 8000d14:	d2ae      	bcs.n	8000c74 <__udivmoddi4+0x1e8>
 8000d16:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d1a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d1e:	3801      	subs	r0, #1
 8000d20:	e7a8      	b.n	8000c74 <__udivmoddi4+0x1e8>
 8000d22:	4631      	mov	r1, r6
 8000d24:	e7ed      	b.n	8000d02 <__udivmoddi4+0x276>
 8000d26:	4603      	mov	r3, r0
 8000d28:	e799      	b.n	8000c5e <__udivmoddi4+0x1d2>
 8000d2a:	4630      	mov	r0, r6
 8000d2c:	e7d4      	b.n	8000cd8 <__udivmoddi4+0x24c>
 8000d2e:	46d6      	mov	lr, sl
 8000d30:	e77f      	b.n	8000c32 <__udivmoddi4+0x1a6>
 8000d32:	4463      	add	r3, ip
 8000d34:	3802      	subs	r0, #2
 8000d36:	e74d      	b.n	8000bd4 <__udivmoddi4+0x148>
 8000d38:	4606      	mov	r6, r0
 8000d3a:	4623      	mov	r3, r4
 8000d3c:	4608      	mov	r0, r1
 8000d3e:	e70f      	b.n	8000b60 <__udivmoddi4+0xd4>
 8000d40:	3e02      	subs	r6, #2
 8000d42:	4463      	add	r3, ip
 8000d44:	e730      	b.n	8000ba8 <__udivmoddi4+0x11c>
 8000d46:	bf00      	nop

08000d48 <__aeabi_idiv0>:
 8000d48:	4770      	bx	lr
 8000d4a:	bf00      	nop

08000d4c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	b085      	sub	sp, #20
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	60f8      	str	r0, [r7, #12]
 8000d54:	60b9      	str	r1, [r7, #8]
 8000d56:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	4a07      	ldr	r2, [pc, #28]	@ (8000d78 <vApplicationGetIdleTaskMemory+0x2c>)
 8000d5c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000d5e:	68bb      	ldr	r3, [r7, #8]
 8000d60:	4a06      	ldr	r2, [pc, #24]	@ (8000d7c <vApplicationGetIdleTaskMemory+0x30>)
 8000d62:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	2280      	movs	r2, #128	@ 0x80
 8000d68:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000d6a:	bf00      	nop
 8000d6c:	3714      	adds	r7, #20
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	200000b8 	.word	0x200000b8
 8000d7c:	20000158 	.word	0x20000158

08000d80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d80:	b5b0      	push	{r4, r5, r7, lr}
 8000d82:	b08a      	sub	sp, #40	@ 0x28
 8000d84:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d86:	f000 fe39 	bl	80019fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d8a:	f000 f84f 	bl	8000e2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d8e:	f000 f91d 	bl	8000fcc <MX_GPIO_Init>
  MX_TIM2_Init();
 8000d92:	f000 f89d 	bl	8000ed0 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000d96:	f000 f8e9 	bl	8000f6c <MX_USART2_UART_Init>
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  HAL_TIM_Base_Start(&htim2);
 8000d9a:	481b      	ldr	r0, [pc, #108]	@ (8000e08 <main+0x88>)
 8000d9c:	f002 fcd4 	bl	8003748 <HAL_TIM_Base_Start>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000da0:	4b1a      	ldr	r3, [pc, #104]	@ (8000e0c <main+0x8c>)
 8000da2:	1d3c      	adds	r4, r7, #4
 8000da4:	461d      	mov	r5, r3
 8000da6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000da8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000daa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000dae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000db2:	1d3b      	adds	r3, r7, #4
 8000db4:	2100      	movs	r1, #0
 8000db6:	4618      	mov	r0, r3
 8000db8:	f003 ff46 	bl	8004c48 <osThreadCreate>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	4a14      	ldr	r2, [pc, #80]	@ (8000e10 <main+0x90>)
 8000dc0:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

	  xTaskCreate(PushupCounterTask,
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	9301      	str	r3, [sp, #4]
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	9300      	str	r3, [sp, #0]
 8000dca:	2300      	movs	r3, #0
 8000dcc:	2280      	movs	r2, #128	@ 0x80
 8000dce:	4911      	ldr	r1, [pc, #68]	@ (8000e14 <main+0x94>)
 8000dd0:	4811      	ldr	r0, [pc, #68]	@ (8000e18 <main+0x98>)
 8000dd2:	f004 f8ad 	bl	8004f30 <xTaskCreate>
	  configMINIMAL_STACK_SIZE,
	  NULL,
	  1,
	  NULL);

	  xTaskCreate(AreButtonsPressedTask,
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	9301      	str	r3, [sp, #4]
 8000dda:	2300      	movs	r3, #0
 8000ddc:	9300      	str	r3, [sp, #0]
 8000dde:	2300      	movs	r3, #0
 8000de0:	2280      	movs	r2, #128	@ 0x80
 8000de2:	490e      	ldr	r1, [pc, #56]	@ (8000e1c <main+0x9c>)
 8000de4:	480e      	ldr	r0, [pc, #56]	@ (8000e20 <main+0xa0>)
 8000de6:	f004 f8a3 	bl	8004f30 <xTaskCreate>
	  configMINIMAL_STACK_SIZE,
	  NULL,
	  tskIDLE_PRIORITY,
	  NULL);

	  xTaskCreate(LedCounterTask,
 8000dea:	2300      	movs	r3, #0
 8000dec:	9301      	str	r3, [sp, #4]
 8000dee:	2300      	movs	r3, #0
 8000df0:	9300      	str	r3, [sp, #0]
 8000df2:	2300      	movs	r3, #0
 8000df4:	2280      	movs	r2, #128	@ 0x80
 8000df6:	490b      	ldr	r1, [pc, #44]	@ (8000e24 <main+0xa4>)
 8000df8:	480b      	ldr	r0, [pc, #44]	@ (8000e28 <main+0xa8>)
 8000dfa:	f004 f899 	bl	8004f30 <xTaskCreate>
	  NULL);

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000dfe:	f003 ff1c 	bl	8004c3a <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e02:	bf00      	nop
 8000e04:	e7fd      	b.n	8000e02 <main+0x82>
 8000e06:	bf00      	nop
 8000e08:	20000358 	.word	0x20000358
 8000e0c:	08006b70 	.word	0x08006b70
 8000e10:	2000042c 	.word	0x2000042c
 8000e14:	08006b28 	.word	0x08006b28
 8000e18:	08001161 	.word	0x08001161
 8000e1c:	08006b3c 	.word	0x08006b3c
 8000e20:	08001125 	.word	0x08001125
 8000e24:	08006b54 	.word	0x08006b54
 8000e28:	08001595 	.word	0x08001595

08000e2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b096      	sub	sp, #88	@ 0x58
 8000e30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e32:	f107 0314 	add.w	r3, r7, #20
 8000e36:	2244      	movs	r2, #68	@ 0x44
 8000e38:	2100      	movs	r1, #0
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f005 f992 	bl	8006164 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e40:	463b      	mov	r3, r7
 8000e42:	2200      	movs	r2, #0
 8000e44:	601a      	str	r2, [r3, #0]
 8000e46:	605a      	str	r2, [r3, #4]
 8000e48:	609a      	str	r2, [r3, #8]
 8000e4a:	60da      	str	r2, [r3, #12]
 8000e4c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000e4e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000e52:	f001 f8dd 	bl	8002010 <HAL_PWREx_ControlVoltageScaling>
 8000e56:	4603      	mov	r3, r0
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d001      	beq.n	8000e60 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000e5c:	f000 fc20 	bl	80016a0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e60:	2302      	movs	r3, #2
 8000e62:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e64:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e68:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e6a:	2310      	movs	r3, #16
 8000e6c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e6e:	2302      	movs	r3, #2
 8000e70:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e72:	2302      	movs	r3, #2
 8000e74:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000e76:	2301      	movs	r3, #1
 8000e78:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 9;
 8000e7a:	2309      	movs	r3, #9
 8000e7c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000e7e:	2307      	movs	r3, #7
 8000e80:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000e82:	2302      	movs	r3, #2
 8000e84:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000e86:	2302      	movs	r3, #2
 8000e88:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e8a:	f107 0314 	add.w	r3, r7, #20
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f001 f914 	bl	80020bc <HAL_RCC_OscConfig>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000e9a:	f000 fc01 	bl	80016a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e9e:	230f      	movs	r3, #15
 8000ea0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ea2:	2303      	movs	r3, #3
 8000ea4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000eb2:	463b      	mov	r3, r7
 8000eb4:	2104      	movs	r1, #4
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f001 fcdc 	bl	8002874 <HAL_RCC_ClockConfig>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d001      	beq.n	8000ec6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000ec2:	f000 fbed 	bl	80016a0 <Error_Handler>
  }
}
 8000ec6:	bf00      	nop
 8000ec8:	3758      	adds	r7, #88	@ 0x58
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
	...

08000ed0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b088      	sub	sp, #32
 8000ed4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ed6:	f107 0310 	add.w	r3, r7, #16
 8000eda:	2200      	movs	r2, #0
 8000edc:	601a      	str	r2, [r3, #0]
 8000ede:	605a      	str	r2, [r3, #4]
 8000ee0:	609a      	str	r2, [r3, #8]
 8000ee2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ee4:	1d3b      	adds	r3, r7, #4
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	601a      	str	r2, [r3, #0]
 8000eea:	605a      	str	r2, [r3, #4]
 8000eec:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000eee:	4b1e      	ldr	r3, [pc, #120]	@ (8000f68 <MX_TIM2_Init+0x98>)
 8000ef0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ef4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8000ef6:	4b1c      	ldr	r3, [pc, #112]	@ (8000f68 <MX_TIM2_Init+0x98>)
 8000ef8:	2247      	movs	r2, #71	@ 0x47
 8000efa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000efc:	4b1a      	ldr	r3, [pc, #104]	@ (8000f68 <MX_TIM2_Init+0x98>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000f02:	4b19      	ldr	r3, [pc, #100]	@ (8000f68 <MX_TIM2_Init+0x98>)
 8000f04:	f04f 32ff 	mov.w	r2, #4294967295
 8000f08:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f0a:	4b17      	ldr	r3, [pc, #92]	@ (8000f68 <MX_TIM2_Init+0x98>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f10:	4b15      	ldr	r3, [pc, #84]	@ (8000f68 <MX_TIM2_Init+0x98>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f16:	4814      	ldr	r0, [pc, #80]	@ (8000f68 <MX_TIM2_Init+0x98>)
 8000f18:	f002 fbbe 	bl	8003698 <HAL_TIM_Base_Init>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000f22:	f000 fbbd 	bl	80016a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f26:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f2a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f2c:	f107 0310 	add.w	r3, r7, #16
 8000f30:	4619      	mov	r1, r3
 8000f32:	480d      	ldr	r0, [pc, #52]	@ (8000f68 <MX_TIM2_Init+0x98>)
 8000f34:	f002 fde7 	bl	8003b06 <HAL_TIM_ConfigClockSource>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000f3e:	f000 fbaf 	bl	80016a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f42:	2300      	movs	r3, #0
 8000f44:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f46:	2300      	movs	r3, #0
 8000f48:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f4a:	1d3b      	adds	r3, r7, #4
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	4806      	ldr	r0, [pc, #24]	@ (8000f68 <MX_TIM2_Init+0x98>)
 8000f50:	f003 f80a 	bl	8003f68 <HAL_TIMEx_MasterConfigSynchronization>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d001      	beq.n	8000f5e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000f5a:	f000 fba1 	bl	80016a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000f5e:	bf00      	nop
 8000f60:	3720      	adds	r7, #32
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	20000358 	.word	0x20000358

08000f6c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f70:	4b14      	ldr	r3, [pc, #80]	@ (8000fc4 <MX_USART2_UART_Init+0x58>)
 8000f72:	4a15      	ldr	r2, [pc, #84]	@ (8000fc8 <MX_USART2_UART_Init+0x5c>)
 8000f74:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f76:	4b13      	ldr	r3, [pc, #76]	@ (8000fc4 <MX_USART2_UART_Init+0x58>)
 8000f78:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f7c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f7e:	4b11      	ldr	r3, [pc, #68]	@ (8000fc4 <MX_USART2_UART_Init+0x58>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f84:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc4 <MX_USART2_UART_Init+0x58>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000fc4 <MX_USART2_UART_Init+0x58>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f90:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc4 <MX_USART2_UART_Init+0x58>)
 8000f92:	220c      	movs	r2, #12
 8000f94:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f96:	4b0b      	ldr	r3, [pc, #44]	@ (8000fc4 <MX_USART2_UART_Init+0x58>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f9c:	4b09      	ldr	r3, [pc, #36]	@ (8000fc4 <MX_USART2_UART_Init+0x58>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fa2:	4b08      	ldr	r3, [pc, #32]	@ (8000fc4 <MX_USART2_UART_Init+0x58>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fa8:	4b06      	ldr	r3, [pc, #24]	@ (8000fc4 <MX_USART2_UART_Init+0x58>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000fae:	4805      	ldr	r0, [pc, #20]	@ (8000fc4 <MX_USART2_UART_Init+0x58>)
 8000fb0:	f003 f880 	bl	80040b4 <HAL_UART_Init>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000fba:	f000 fb71 	bl	80016a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000fbe:	bf00      	nop
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	200003a4 	.word	0x200003a4
 8000fc8:	40004400 	.word	0x40004400

08000fcc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b08a      	sub	sp, #40	@ 0x28
 8000fd0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd2:	f107 0314 	add.w	r3, r7, #20
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	601a      	str	r2, [r3, #0]
 8000fda:	605a      	str	r2, [r3, #4]
 8000fdc:	609a      	str	r2, [r3, #8]
 8000fde:	60da      	str	r2, [r3, #12]
 8000fe0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fe2:	4b4d      	ldr	r3, [pc, #308]	@ (8001118 <MX_GPIO_Init+0x14c>)
 8000fe4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fe6:	4a4c      	ldr	r2, [pc, #304]	@ (8001118 <MX_GPIO_Init+0x14c>)
 8000fe8:	f043 0304 	orr.w	r3, r3, #4
 8000fec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fee:	4b4a      	ldr	r3, [pc, #296]	@ (8001118 <MX_GPIO_Init+0x14c>)
 8000ff0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ff2:	f003 0304 	and.w	r3, r3, #4
 8000ff6:	613b      	str	r3, [r7, #16]
 8000ff8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ffa:	4b47      	ldr	r3, [pc, #284]	@ (8001118 <MX_GPIO_Init+0x14c>)
 8000ffc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ffe:	4a46      	ldr	r2, [pc, #280]	@ (8001118 <MX_GPIO_Init+0x14c>)
 8001000:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001004:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001006:	4b44      	ldr	r3, [pc, #272]	@ (8001118 <MX_GPIO_Init+0x14c>)
 8001008:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800100a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800100e:	60fb      	str	r3, [r7, #12]
 8001010:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001012:	4b41      	ldr	r3, [pc, #260]	@ (8001118 <MX_GPIO_Init+0x14c>)
 8001014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001016:	4a40      	ldr	r2, [pc, #256]	@ (8001118 <MX_GPIO_Init+0x14c>)
 8001018:	f043 0301 	orr.w	r3, r3, #1
 800101c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800101e:	4b3e      	ldr	r3, [pc, #248]	@ (8001118 <MX_GPIO_Init+0x14c>)
 8001020:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001022:	f003 0301 	and.w	r3, r3, #1
 8001026:	60bb      	str	r3, [r7, #8]
 8001028:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800102a:	4b3b      	ldr	r3, [pc, #236]	@ (8001118 <MX_GPIO_Init+0x14c>)
 800102c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800102e:	4a3a      	ldr	r2, [pc, #232]	@ (8001118 <MX_GPIO_Init+0x14c>)
 8001030:	f043 0302 	orr.w	r3, r3, #2
 8001034:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001036:	4b38      	ldr	r3, [pc, #224]	@ (8001118 <MX_GPIO_Init+0x14c>)
 8001038:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800103a:	f003 0302 	and.w	r3, r3, #2
 800103e:	607b      	str	r3, [r7, #4]
 8001040:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8001042:	2200      	movs	r2, #0
 8001044:	f44f 61f0 	mov.w	r1, #1920	@ 0x780
 8001048:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800104c:	f000 ffba 	bl	8001fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8001050:	2200      	movs	r2, #0
 8001052:	f44f 61af 	mov.w	r1, #1400	@ 0x578
 8001056:	4831      	ldr	r0, [pc, #196]	@ (800111c <MX_GPIO_Init+0x150>)
 8001058:	f000 ffb4 	bl	8001fc4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 800105c:	2200      	movs	r2, #0
 800105e:	2180      	movs	r1, #128	@ 0x80
 8001060:	482f      	ldr	r0, [pc, #188]	@ (8001120 <MX_GPIO_Init+0x154>)
 8001062:	f000 ffaf 	bl	8001fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001066:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800106a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800106c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001070:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001072:	2300      	movs	r3, #0
 8001074:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001076:	f107 0314 	add.w	r3, r7, #20
 800107a:	4619      	mov	r1, r3
 800107c:	4828      	ldr	r0, [pc, #160]	@ (8001120 <MX_GPIO_Init+0x154>)
 800107e:	f000 fddf 	bl	8001c40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001082:	2360      	movs	r3, #96	@ 0x60
 8001084:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001086:	2300      	movs	r3, #0
 8001088:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800108a:	2301      	movs	r3, #1
 800108c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800108e:	f107 0314 	add.w	r3, r7, #20
 8001092:	4619      	mov	r1, r3
 8001094:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001098:	f000 fdd2 	bl	8001c40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA7 PA8 PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 800109c:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 80010a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010a2:	2301      	movs	r3, #1
 80010a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a6:	2300      	movs	r3, #0
 80010a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010aa:	2300      	movs	r3, #0
 80010ac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ae:	f107 0314 	add.w	r3, r7, #20
 80010b2:	4619      	mov	r1, r3
 80010b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010b8:	f000 fdc2 	bl	8001c40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB3 PB4 PB5
                           PB6 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80010bc:	f44f 63af 	mov.w	r3, #1400	@ 0x578
 80010c0:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010c2:	2301      	movs	r3, #1
 80010c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c6:	2300      	movs	r3, #0
 80010c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ca:	2300      	movs	r3, #0
 80010cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ce:	f107 0314 	add.w	r3, r7, #20
 80010d2:	4619      	mov	r1, r3
 80010d4:	4811      	ldr	r0, [pc, #68]	@ (800111c <MX_GPIO_Init+0x150>)
 80010d6:	f000 fdb3 	bl	8001c40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80010da:	2380      	movs	r3, #128	@ 0x80
 80010dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010de:	2301      	movs	r3, #1
 80010e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e2:	2300      	movs	r3, #0
 80010e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e6:	2300      	movs	r3, #0
 80010e8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010ea:	f107 0314 	add.w	r3, r7, #20
 80010ee:	4619      	mov	r1, r3
 80010f0:	480b      	ldr	r0, [pc, #44]	@ (8001120 <MX_GPIO_Init+0x154>)
 80010f2:	f000 fda5 	bl	8001c40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80010f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80010fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010fc:	2300      	movs	r3, #0
 80010fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001100:	2300      	movs	r3, #0
 8001102:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001104:	f107 0314 	add.w	r3, r7, #20
 8001108:	4619      	mov	r1, r3
 800110a:	4804      	ldr	r0, [pc, #16]	@ (800111c <MX_GPIO_Init+0x150>)
 800110c:	f000 fd98 	bl	8001c40 <HAL_GPIO_Init>
/* USER CODE BEGIN MX_GPIO_Init_2 */
  /*
   * ON IOC CHANGE, UPDATE THE PA8 AND PA9 PINS TO GPIO_PULLUP
   */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001110:	bf00      	nop
 8001112:	3728      	adds	r7, #40	@ 0x28
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	40021000 	.word	0x40021000
 800111c:	48000400 	.word	0x48000400
 8001120:	48000800 	.word	0x48000800

08001124 <AreButtonsPressedTask>:

/* USER CODE BEGIN 4 */

void AreButtonsPressedTask(void *argument){
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]

	for(;;){
		if(HAL_GPIO_ReadPin(BUTTON_1_PORT, BUTTON_1_PIN) == GPIO_PIN_RESET  && HAL_GPIO_ReadPin(BUTTON_2_PORT, BUTTON_2_PIN) == GPIO_PIN_RESET){
 800112c:	2120      	movs	r1, #32
 800112e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001132:	f000 ff2f 	bl	8001f94 <HAL_GPIO_ReadPin>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d10b      	bne.n	8001154 <AreButtonsPressedTask+0x30>
 800113c:	2140      	movs	r1, #64	@ 0x40
 800113e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001142:	f000 ff27 	bl	8001f94 <HAL_GPIO_ReadPin>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d103      	bne.n	8001154 <AreButtonsPressedTask+0x30>
			isButtonsPressed = 1;
 800114c:	4b03      	ldr	r3, [pc, #12]	@ (800115c <AreButtonsPressedTask+0x38>)
 800114e:	2201      	movs	r2, #1
 8001150:	701a      	strb	r2, [r3, #0]
 8001152:	e002      	b.n	800115a <AreButtonsPressedTask+0x36>
		} else {
			isButtonsPressed = 0;
 8001154:	4b01      	ldr	r3, [pc, #4]	@ (800115c <AreButtonsPressedTask+0x38>)
 8001156:	2200      	movs	r2, #0
 8001158:	701a      	strb	r2, [r3, #0]
		if(HAL_GPIO_ReadPin(BUTTON_1_PORT, BUTTON_1_PIN) == GPIO_PIN_RESET  && HAL_GPIO_ReadPin(BUTTON_2_PORT, BUTTON_2_PIN) == GPIO_PIN_RESET){
 800115a:	e7e7      	b.n	800112c <AreButtonsPressedTask+0x8>
 800115c:	20000468 	.word	0x20000468

08001160 <PushupCounterTask>:
		}
	}
}

void PushupCounterTask(void *argument)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b084      	sub	sp, #16
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
        uint8_t downOk = 0;
 8001168:	2300      	movs	r3, #0
 800116a:	73fb      	strb	r3, [r7, #15]
	for(;;)
    {

        Trigger_Ultrasonic();
 800116c:	f000 f836 	bl	80011dc <Trigger_Ultrasonic>

        uint32_t distance = Get_Distance();
 8001170:	f000 f84a 	bl	8001208 <Get_Distance>
 8001174:	60b8      	str	r0, [r7, #8]
        if(isButtonsPressed){
 8001176:	4b17      	ldr	r3, [pc, #92]	@ (80011d4 <PushupCounterTask+0x74>)
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d023      	beq.n	80011c6 <PushupCounterTask+0x66>
        	if(pushupCounter < TARGET){
 800117e:	4b16      	ldr	r3, [pc, #88]	@ (80011d8 <PushupCounterTask+0x78>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	2b09      	cmp	r3, #9
 8001184:	d816      	bhi.n	80011b4 <PushupCounterTask+0x54>
        		if(distance <= PUSHUP_DOWN_DISTANCE_CM && !downOk ){
 8001186:	68bb      	ldr	r3, [r7, #8]
 8001188:	2b0a      	cmp	r3, #10
 800118a:	d805      	bhi.n	8001198 <PushupCounterTask+0x38>
 800118c:	7bfb      	ldrb	r3, [r7, #15]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d102      	bne.n	8001198 <PushupCounterTask+0x38>
        			downOk = 1;
 8001192:	2301      	movs	r3, #1
 8001194:	73fb      	strb	r3, [r7, #15]
 8001196:	e018      	b.n	80011ca <PushupCounterTask+0x6a>
        		}
        		else if(distance >= PUSHUP_UP_DISTANCE_CM && downOk){
 8001198:	68bb      	ldr	r3, [r7, #8]
 800119a:	2b1d      	cmp	r3, #29
 800119c:	d915      	bls.n	80011ca <PushupCounterTask+0x6a>
 800119e:	7bfb      	ldrb	r3, [r7, #15]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d012      	beq.n	80011ca <PushupCounterTask+0x6a>
        			pushupCounter++;
 80011a4:	4b0c      	ldr	r3, [pc, #48]	@ (80011d8 <PushupCounterTask+0x78>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	3301      	adds	r3, #1
 80011aa:	4a0b      	ldr	r2, [pc, #44]	@ (80011d8 <PushupCounterTask+0x78>)
 80011ac:	6013      	str	r3, [r2, #0]
        			downOk = 0;
 80011ae:	2300      	movs	r3, #0
 80011b0:	73fb      	strb	r3, [r7, #15]
 80011b2:	e00a      	b.n	80011ca <PushupCounterTask+0x6a>
        		}
        	} else {
        		handleWin();
 80011b4:	f000 f89e 	bl	80012f4 <handleWin>
        		reset();
 80011b8:	f000 f876 	bl	80012a8 <reset>
        		osDelay(500);
 80011bc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80011c0:	f003 fd8e 	bl	8004ce0 <osDelay>
 80011c4:	e001      	b.n	80011ca <PushupCounterTask+0x6a>
        	}
        } else {
        	reset();
 80011c6:	f000 f86f 	bl	80012a8 <reset>
        }

//        sprintf(ultraBuffer, "Counter: %lu Distance: %lu\r\n", pushupCounter, distance);
//		HAL_UART_Transmit(&huart2, (uint8_t*)ultraBuffer, strlen(ultraBuffer), HAL_MAX_DELAY);
        osDelay(500);
 80011ca:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80011ce:	f003 fd87 	bl	8004ce0 <osDelay>
    {
 80011d2:	e7cb      	b.n	800116c <PushupCounterTask+0xc>
 80011d4:	20000468 	.word	0x20000468
 80011d8:	20000464 	.word	0x20000464

080011dc <Trigger_Ultrasonic>:
    }
}

void Trigger_Ultrasonic(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);
 80011e0:	2201      	movs	r2, #1
 80011e2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011e6:	4807      	ldr	r0, [pc, #28]	@ (8001204 <Trigger_Ultrasonic+0x28>)
 80011e8:	f000 feec 	bl	8001fc4 <HAL_GPIO_WritePin>
    osDelay(1);
 80011ec:	2001      	movs	r0, #1
 80011ee:	f003 fd77 	bl	8004ce0 <osDelay>
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 80011f2:	2200      	movs	r2, #0
 80011f4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011f8:	4802      	ldr	r0, [pc, #8]	@ (8001204 <Trigger_Ultrasonic+0x28>)
 80011fa:	f000 fee3 	bl	8001fc4 <HAL_GPIO_WritePin>
}
 80011fe:	bf00      	nop
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	48000400 	.word	0x48000400

08001208 <Get_Distance>:

uint32_t Get_Distance(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b084      	sub	sp, #16
 800120c:	af00      	add	r7, sp, #0
	uint32_t echoStart = 0;
 800120e:	2300      	movs	r3, #0
 8001210:	60fb      	str	r3, [r7, #12]
	uint32_t echoEnd = 0;
 8001212:	2300      	movs	r3, #0
 8001214:	60bb      	str	r3, [r7, #8]
	uint32_t echoDuration = 0;
 8001216:	2300      	movs	r3, #0
 8001218:	607b      	str	r3, [r7, #4]

    while (HAL_GPIO_ReadPin(ECHO_PORT, ECHO_PIN) == GPIO_PIN_RESET);
 800121a:	bf00      	nop
 800121c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001220:	481f      	ldr	r0, [pc, #124]	@ (80012a0 <Get_Distance+0x98>)
 8001222:	f000 feb7 	bl	8001f94 <HAL_GPIO_ReadPin>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d0f7      	beq.n	800121c <Get_Distance+0x14>

    echoStart = __HAL_TIM_GET_COUNTER(&htim2);
 800122c:	4b1d      	ldr	r3, [pc, #116]	@ (80012a4 <Get_Distance+0x9c>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001232:	60fb      	str	r3, [r7, #12]

    while (HAL_GPIO_ReadPin(ECHO_PORT, ECHO_PIN) == GPIO_PIN_SET);
 8001234:	bf00      	nop
 8001236:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800123a:	4819      	ldr	r0, [pc, #100]	@ (80012a0 <Get_Distance+0x98>)
 800123c:	f000 feaa 	bl	8001f94 <HAL_GPIO_ReadPin>
 8001240:	4603      	mov	r3, r0
 8001242:	2b01      	cmp	r3, #1
 8001244:	d0f7      	beq.n	8001236 <Get_Distance+0x2e>

    echoEnd = __HAL_TIM_GET_COUNTER(&htim2);
 8001246:	4b17      	ldr	r3, [pc, #92]	@ (80012a4 <Get_Distance+0x9c>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800124c:	60bb      	str	r3, [r7, #8]

    echoDuration = echoEnd - echoStart;
 800124e:	68ba      	ldr	r2, [r7, #8]
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	1ad3      	subs	r3, r2, r3
 8001254:	607b      	str	r3, [r7, #4]

    uint32_t distance = (echoDuration * 0.0343) / 2;
 8001256:	6878      	ldr	r0, [r7, #4]
 8001258:	f7ff f954 	bl	8000504 <__aeabi_ui2d>
 800125c:	a30e      	add	r3, pc, #56	@ (adr r3, 8001298 <Get_Distance+0x90>)
 800125e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001262:	f7ff f9c9 	bl	80005f8 <__aeabi_dmul>
 8001266:	4602      	mov	r2, r0
 8001268:	460b      	mov	r3, r1
 800126a:	4610      	mov	r0, r2
 800126c:	4619      	mov	r1, r3
 800126e:	f04f 0200 	mov.w	r2, #0
 8001272:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001276:	f7ff fae9 	bl	800084c <__aeabi_ddiv>
 800127a:	4602      	mov	r2, r0
 800127c:	460b      	mov	r3, r1
 800127e:	4610      	mov	r0, r2
 8001280:	4619      	mov	r1, r3
 8001282:	f7ff fbcb 	bl	8000a1c <__aeabi_d2uiz>
 8001286:	4603      	mov	r3, r0
 8001288:	603b      	str	r3, [r7, #0]

    return distance;
 800128a:	683b      	ldr	r3, [r7, #0]
}
 800128c:	4618      	mov	r0, r3
 800128e:	3710      	adds	r7, #16
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	f3af 8000 	nop.w
 8001298:	04816f00 	.word	0x04816f00
 800129c:	3fa18fc5 	.word	0x3fa18fc5
 80012a0:	48000400 	.word	0x48000400
 80012a4:	20000358 	.word	0x20000358

080012a8 <reset>:

void reset(void){
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
	pushupCounter = 0;
 80012ae:	4b0e      	ldr	r3, [pc, #56]	@ (80012e8 <reset+0x40>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	601a      	str	r2, [r3, #0]
	for(int i = 0 ; i < TARGET ; i ++){
 80012b4:	2300      	movs	r3, #0
 80012b6:	607b      	str	r3, [r7, #4]
 80012b8:	e00e      	b.n	80012d8 <reset+0x30>
		HAL_GPIO_WritePin(SEGMENT_PORTS[i], SEGMENT_PINS[i], GPIO_PIN_RESET);
 80012ba:	4a0c      	ldr	r2, [pc, #48]	@ (80012ec <reset+0x44>)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80012c2:	4a0b      	ldr	r2, [pc, #44]	@ (80012f0 <reset+0x48>)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012ca:	2200      	movs	r2, #0
 80012cc:	4619      	mov	r1, r3
 80012ce:	f000 fe79 	bl	8001fc4 <HAL_GPIO_WritePin>
	for(int i = 0 ; i < TARGET ; i ++){
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	3301      	adds	r3, #1
 80012d6:	607b      	str	r3, [r7, #4]
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2b09      	cmp	r3, #9
 80012dc:	dded      	ble.n	80012ba <reset+0x12>
	}
}
 80012de:	bf00      	nop
 80012e0:	bf00      	nop
 80012e2:	3708      	adds	r7, #8
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	20000464 	.word	0x20000464
 80012ec:	20000000 	.word	0x20000000
 80012f0:	20000028 	.word	0x20000028

080012f4 <handleWin>:

void handleWin(void){
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
//	sprintf(ultraBuffer, "WIN WIN WIN\r\n");
//	HAL_UART_Transmit(&huart4, (uint8_t*)ultraBuffer, strlen(ultraBuffer), HAL_MAX_DELAY);

	// caza
	playSound(300, 200);
 80012f8:	21c8      	movs	r1, #200	@ 0xc8
 80012fa:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80012fe:	f000 f90b 	bl	8001518 <playSound>
	osDelay(20);
 8001302:	2014      	movs	r0, #20
 8001304:	f003 fcec 	bl	8004ce0 <osDelay>

	playSound(300, 200);
 8001308:	21c8      	movs	r1, #200	@ 0xc8
 800130a:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800130e:	f000 f903 	bl	8001518 <playSound>
	osDelay(20);
 8001312:	2014      	movs	r0, #20
 8001314:	f003 fce4 	bl	8004ce0 <osDelay>

	osDelay(220);
 8001318:	20dc      	movs	r0, #220	@ 0xdc
 800131a:	f003 fce1 	bl	8004ce0 <osDelay>

	// caza
	playSound(300, 200);
 800131e:	21c8      	movs	r1, #200	@ 0xc8
 8001320:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001324:	f000 f8f8 	bl	8001518 <playSound>
	osDelay(20);
 8001328:	2014      	movs	r0, #20
 800132a:	f003 fcd9 	bl	8004ce0 <osDelay>

	playSound(300, 200);
 800132e:	21c8      	movs	r1, #200	@ 0xc8
 8001330:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001334:	f000 f8f0 	bl	8001518 <playSound>
	osDelay(20);
 8001338:	2014      	movs	r0, #20
 800133a:	f003 fcd1 	bl	8004ce0 <osDelay>

	osDelay(220);
 800133e:	20dc      	movs	r0, #220	@ 0xdc
 8001340:	f003 fcce 	bl	8004ce0 <osDelay>

	// caza caza caza
	playSound(300, 200);
 8001344:	21c8      	movs	r1, #200	@ 0xc8
 8001346:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800134a:	f000 f8e5 	bl	8001518 <playSound>
	osDelay(20);
 800134e:	2014      	movs	r0, #20
 8001350:	f003 fcc6 	bl	8004ce0 <osDelay>

	playSound(300, 200);
 8001354:	21c8      	movs	r1, #200	@ 0xc8
 8001356:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800135a:	f000 f8dd 	bl	8001518 <playSound>
	osDelay(20);
 800135e:	2014      	movs	r0, #20
 8001360:	f003 fcbe 	bl	8004ce0 <osDelay>

	playSound(300, 200);
 8001364:	21c8      	movs	r1, #200	@ 0xc8
 8001366:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800136a:	f000 f8d5 	bl	8001518 <playSound>
	osDelay(20);
 800136e:	2014      	movs	r0, #20
 8001370:	f003 fcb6 	bl	8004ce0 <osDelay>

	playSound(300, 200);
 8001374:	21c8      	movs	r1, #200	@ 0xc8
 8001376:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800137a:	f000 f8cd 	bl	8001518 <playSound>
	osDelay(20);
 800137e:	2014      	movs	r0, #20
 8001380:	f003 fcae 	bl	8004ce0 <osDelay>

	playSound(300, 200);
 8001384:	21c8      	movs	r1, #200	@ 0xc8
 8001386:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800138a:	f000 f8c5 	bl	8001518 <playSound>
	osDelay(20);
 800138e:	2014      	movs	r0, #20
 8001390:	f003 fca6 	bl	8004ce0 <osDelay>

	playSound(300, 200);
 8001394:	21c8      	movs	r1, #200	@ 0xc8
 8001396:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800139a:	f000 f8bd 	bl	8001518 <playSound>
	osDelay(20);
 800139e:	2014      	movs	r0, #20
 80013a0:	f003 fc9e 	bl	8004ce0 <osDelay>

	playSound(300, 200);
 80013a4:	21c8      	movs	r1, #200	@ 0xc8
 80013a6:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80013aa:	f000 f8b5 	bl	8001518 <playSound>
	osDelay(20);
 80013ae:	2014      	movs	r0, #20
 80013b0:	f003 fc96 	bl	8004ce0 <osDelay>

	osDelay(220);
 80013b4:	20dc      	movs	r0, #220	@ 0xdc
 80013b6:	f003 fc93 	bl	8004ce0 <osDelay>

	// a turma é mesmo boa
	playSound(300, 200);
 80013ba:	21c8      	movs	r1, #200	@ 0xc8
 80013bc:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80013c0:	f000 f8aa 	bl	8001518 <playSound>
	osDelay(20);
 80013c4:	2014      	movs	r0, #20
 80013c6:	f003 fc8b 	bl	8004ce0 <osDelay>

	playSound(300, 200);
 80013ca:	21c8      	movs	r1, #200	@ 0xc8
 80013cc:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80013d0:	f000 f8a2 	bl	8001518 <playSound>
	osDelay(20);
 80013d4:	2014      	movs	r0, #20
 80013d6:	f003 fc83 	bl	8004ce0 <osDelay>

	playSound(300, 200);
 80013da:	21c8      	movs	r1, #200	@ 0xc8
 80013dc:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80013e0:	f000 f89a 	bl	8001518 <playSound>
	osDelay(20);
 80013e4:	2014      	movs	r0, #20
 80013e6:	f003 fc7b 	bl	8004ce0 <osDelay>

	playSound(300, 200);
 80013ea:	21c8      	movs	r1, #200	@ 0xc8
 80013ec:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80013f0:	f000 f892 	bl	8001518 <playSound>
	osDelay(20);
 80013f4:	2014      	movs	r0, #20
 80013f6:	f003 fc73 	bl	8004ce0 <osDelay>

	playSound(300, 200);
 80013fa:	21c8      	movs	r1, #200	@ 0xc8
 80013fc:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001400:	f000 f88a 	bl	8001518 <playSound>
	osDelay(20);
 8001404:	2014      	movs	r0, #20
 8001406:	f003 fc6b 	bl	8004ce0 <osDelay>

	playSound(300, 200);
 800140a:	21c8      	movs	r1, #200	@ 0xc8
 800140c:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001410:	f000 f882 	bl	8001518 <playSound>
	osDelay(20);
 8001414:	2014      	movs	r0, #20
 8001416:	f003 fc63 	bl	8004ce0 <osDelay>

	playSound(300, 200);
 800141a:	21c8      	movs	r1, #200	@ 0xc8
 800141c:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001420:	f000 f87a 	bl	8001518 <playSound>
	osDelay(20);
 8001424:	2014      	movs	r0, #20
 8001426:	f003 fc5b 	bl	8004ce0 <osDelay>


	osDelay(220);
 800142a:	20dc      	movs	r0, #220	@ 0xdc
 800142c:	f003 fc58 	bl	8004ce0 <osDelay>

	// é mesmo da fuzaca
	playSound(300, 200);
 8001430:	21c8      	movs	r1, #200	@ 0xc8
 8001432:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001436:	f000 f86f 	bl	8001518 <playSound>
	osDelay(20);
 800143a:	2014      	movs	r0, #20
 800143c:	f003 fc50 	bl	8004ce0 <osDelay>

	playSound(300, 200);
 8001440:	21c8      	movs	r1, #200	@ 0xc8
 8001442:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001446:	f000 f867 	bl	8001518 <playSound>
	osDelay(20);
 800144a:	2014      	movs	r0, #20
 800144c:	f003 fc48 	bl	8004ce0 <osDelay>

	playSound(300, 200);
 8001450:	21c8      	movs	r1, #200	@ 0xc8
 8001452:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001456:	f000 f85f 	bl	8001518 <playSound>
	osDelay(20);
 800145a:	2014      	movs	r0, #20
 800145c:	f003 fc40 	bl	8004ce0 <osDelay>

	playSound(300, 200);
 8001460:	21c8      	movs	r1, #200	@ 0xc8
 8001462:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001466:	f000 f857 	bl	8001518 <playSound>
	osDelay(20);
 800146a:	2014      	movs	r0, #20
 800146c:	f003 fc38 	bl	8004ce0 <osDelay>

	playSound(300, 200);
 8001470:	21c8      	movs	r1, #200	@ 0xc8
 8001472:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001476:	f000 f84f 	bl	8001518 <playSound>
	osDelay(20);
 800147a:	2014      	movs	r0, #20
 800147c:	f003 fc30 	bl	8004ce0 <osDelay>

	playSound(300, 200);
 8001480:	21c8      	movs	r1, #200	@ 0xc8
 8001482:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001486:	f000 f847 	bl	8001518 <playSound>
	osDelay(20);
 800148a:	2014      	movs	r0, #20
 800148c:	f003 fc28 	bl	8004ce0 <osDelay>

	playSound(300, 200);
 8001490:	21c8      	movs	r1, #200	@ 0xc8
 8001492:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001496:	f000 f83f 	bl	8001518 <playSound>
	osDelay(20);
 800149a:	2014      	movs	r0, #20
 800149c:	f003 fc20 	bl	8004ce0 <osDelay>

	osDelay(220);
 80014a0:	20dc      	movs	r0, #220	@ 0xdc
 80014a2:	f003 fc1d 	bl	8004ce0 <osDelay>

	// sport
	playSound(300, 200);
 80014a6:	21c8      	movs	r1, #200	@ 0xc8
 80014a8:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80014ac:	f000 f834 	bl	8001518 <playSound>
	osDelay(20);
 80014b0:	2014      	movs	r0, #20
 80014b2:	f003 fc15 	bl	8004ce0 <osDelay>

	playSound(300, 200);
 80014b6:	21c8      	movs	r1, #200	@ 0xc8
 80014b8:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80014bc:	f000 f82c 	bl	8001518 <playSound>
	osDelay(20);
 80014c0:	2014      	movs	r0, #20
 80014c2:	f003 fc0d 	bl	8004ce0 <osDelay>

	osDelay(220);
 80014c6:	20dc      	movs	r0, #220	@ 0xdc
 80014c8:	f003 fc0a 	bl	8004ce0 <osDelay>

	// sport
	playSound(300, 200);
 80014cc:	21c8      	movs	r1, #200	@ 0xc8
 80014ce:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80014d2:	f000 f821 	bl	8001518 <playSound>
	osDelay(20);
 80014d6:	2014      	movs	r0, #20
 80014d8:	f003 fc02 	bl	8004ce0 <osDelay>

	playSound(300, 200);
 80014dc:	21c8      	movs	r1, #200	@ 0xc8
 80014de:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80014e2:	f000 f819 	bl	8001518 <playSound>
	osDelay(20);
 80014e6:	2014      	movs	r0, #20
 80014e8:	f003 fbfa 	bl	8004ce0 <osDelay>

	osDelay(220);
 80014ec:	20dc      	movs	r0, #220	@ 0xdc
 80014ee:	f003 fbf7 	bl	8004ce0 <osDelay>

	// sport
	playSound(300, 200);
 80014f2:	21c8      	movs	r1, #200	@ 0xc8
 80014f4:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80014f8:	f000 f80e 	bl	8001518 <playSound>
	osDelay(20);
 80014fc:	2014      	movs	r0, #20
 80014fe:	f003 fbef 	bl	8004ce0 <osDelay>

	playSound(300, 200);
 8001502:	21c8      	movs	r1, #200	@ 0xc8
 8001504:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001508:	f000 f806 	bl	8001518 <playSound>
	osDelay(20);
 800150c:	2014      	movs	r0, #20
 800150e:	f003 fbe7 	bl	8004ce0 <osDelay>
}
 8001512:	bf00      	nop
 8001514:	bd80      	pop	{r7, pc}
	...

08001518 <playSound>:

void playSound(uint32_t frequency, uint32_t duration_ms){
 8001518:	b580      	push	{r7, lr}
 800151a:	b086      	sub	sp, #24
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
 8001520:	6039      	str	r1, [r7, #0]
	uint32_t period_us = 1000000 / frequency;
 8001522:	4a1a      	ldr	r2, [pc, #104]	@ (800158c <playSound+0x74>)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	fbb2 f3f3 	udiv	r3, r2, r3
 800152a:	617b      	str	r3, [r7, #20]
	uint32_t half_period_us = period_us / 2;
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	085b      	lsrs	r3, r3, #1
 8001530:	613b      	str	r3, [r7, #16]

	uint32_t startTick = HAL_GetTick();
 8001532:	f000 fa97 	bl	8001a64 <HAL_GetTick>
 8001536:	60f8      	str	r0, [r7, #12]

	while ((HAL_GetTick() - startTick) < duration_ms)
 8001538:	e01b      	b.n	8001572 <playSound+0x5a>
	{
		HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, GPIO_PIN_SET);
 800153a:	2201      	movs	r2, #1
 800153c:	2180      	movs	r1, #128	@ 0x80
 800153e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001542:	f000 fd3f 	bl	8001fc4 <HAL_GPIO_WritePin>
		osDelay(half_period_us / 1000);
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	4a11      	ldr	r2, [pc, #68]	@ (8001590 <playSound+0x78>)
 800154a:	fba2 2303 	umull	r2, r3, r2, r3
 800154e:	099b      	lsrs	r3, r3, #6
 8001550:	4618      	mov	r0, r3
 8001552:	f003 fbc5 	bl	8004ce0 <osDelay>

		HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, GPIO_PIN_RESET);
 8001556:	2200      	movs	r2, #0
 8001558:	2180      	movs	r1, #128	@ 0x80
 800155a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800155e:	f000 fd31 	bl	8001fc4 <HAL_GPIO_WritePin>
		osDelay(half_period_us / 1000);
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	4a0a      	ldr	r2, [pc, #40]	@ (8001590 <playSound+0x78>)
 8001566:	fba2 2303 	umull	r2, r3, r2, r3
 800156a:	099b      	lsrs	r3, r3, #6
 800156c:	4618      	mov	r0, r3
 800156e:	f003 fbb7 	bl	8004ce0 <osDelay>
	while ((HAL_GetTick() - startTick) < duration_ms)
 8001572:	f000 fa77 	bl	8001a64 <HAL_GetTick>
 8001576:	4602      	mov	r2, r0
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	1ad3      	subs	r3, r2, r3
 800157c:	683a      	ldr	r2, [r7, #0]
 800157e:	429a      	cmp	r2, r3
 8001580:	d8db      	bhi.n	800153a <playSound+0x22>
	}
}
 8001582:	bf00      	nop
 8001584:	bf00      	nop
 8001586:	3718      	adds	r7, #24
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	000f4240 	.word	0x000f4240
 8001590:	10624dd3 	.word	0x10624dd3

08001594 <LedCounterTask>:

void LedCounterTask(void *argument){
 8001594:	b580      	push	{r7, lr}
 8001596:	b086      	sub	sp, #24
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]

	for(;;){
		int32_t TOTAL_LEDS = 10;
 800159c:	230a      	movs	r3, #10
 800159e:	613b      	str	r3, [r7, #16]
		int32_t ledCount = pushupCounter % TOTAL_LEDS;
 80015a0:	4b2b      	ldr	r3, [pc, #172]	@ (8001650 <LedCounterTask+0xbc>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	693a      	ldr	r2, [r7, #16]
 80015a6:	fbb3 f1f2 	udiv	r1, r3, r2
 80015aa:	fb01 f202 	mul.w	r2, r1, r2
 80015ae:	1a9b      	subs	r3, r3, r2
 80015b0:	60fb      	str	r3, [r7, #12]
		sprintf(ultraBuffer, "Counter: %lu LedCount: %lu\r\n", pushupCounter, ledCount);
 80015b2:	4b27      	ldr	r3, [pc, #156]	@ (8001650 <LedCounterTask+0xbc>)
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	4926      	ldr	r1, [pc, #152]	@ (8001654 <LedCounterTask+0xc0>)
 80015ba:	4827      	ldr	r0, [pc, #156]	@ (8001658 <LedCounterTask+0xc4>)
 80015bc:	f004 fdb2 	bl	8006124 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)ultraBuffer, strlen(ultraBuffer), HAL_MAX_DELAY);
 80015c0:	4825      	ldr	r0, [pc, #148]	@ (8001658 <LedCounterTask+0xc4>)
 80015c2:	f7fe fe05 	bl	80001d0 <strlen>
 80015c6:	4603      	mov	r3, r0
 80015c8:	b29a      	uxth	r2, r3
 80015ca:	f04f 33ff 	mov.w	r3, #4294967295
 80015ce:	4922      	ldr	r1, [pc, #136]	@ (8001658 <LedCounterTask+0xc4>)
 80015d0:	4822      	ldr	r0, [pc, #136]	@ (800165c <LedCounterTask+0xc8>)
 80015d2:	f002 fdbd 	bl	8004150 <HAL_UART_Transmit>
		for (int i = 0; i < TOTAL_LEDS; i++) {
 80015d6:	2300      	movs	r3, #0
 80015d8:	617b      	str	r3, [r7, #20]
 80015da:	e030      	b.n	800163e <LedCounterTask+0xaa>
			sprintf(ultraBuffer, "I: %lu LedCount: %lu\r\n", i, ledCount);
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	697a      	ldr	r2, [r7, #20]
 80015e0:	491f      	ldr	r1, [pc, #124]	@ (8001660 <LedCounterTask+0xcc>)
 80015e2:	481d      	ldr	r0, [pc, #116]	@ (8001658 <LedCounterTask+0xc4>)
 80015e4:	f004 fd9e 	bl	8006124 <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)ultraBuffer, strlen(ultraBuffer), HAL_MAX_DELAY);
 80015e8:	481b      	ldr	r0, [pc, #108]	@ (8001658 <LedCounterTask+0xc4>)
 80015ea:	f7fe fdf1 	bl	80001d0 <strlen>
 80015ee:	4603      	mov	r3, r0
 80015f0:	b29a      	uxth	r2, r3
 80015f2:	f04f 33ff 	mov.w	r3, #4294967295
 80015f6:	4918      	ldr	r1, [pc, #96]	@ (8001658 <LedCounterTask+0xc4>)
 80015f8:	4818      	ldr	r0, [pc, #96]	@ (800165c <LedCounterTask+0xc8>)
 80015fa:	f002 fda9 	bl	8004150 <HAL_UART_Transmit>
			if (i < ledCount) {
 80015fe:	697a      	ldr	r2, [r7, #20]
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	429a      	cmp	r2, r3
 8001604:	da0c      	bge.n	8001620 <LedCounterTask+0x8c>
				HAL_GPIO_WritePin(SEGMENT_PORTS[i], SEGMENT_PINS[i], GPIO_PIN_SET);
 8001606:	4a17      	ldr	r2, [pc, #92]	@ (8001664 <LedCounterTask+0xd0>)
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800160e:	4a16      	ldr	r2, [pc, #88]	@ (8001668 <LedCounterTask+0xd4>)
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001616:	2201      	movs	r2, #1
 8001618:	4619      	mov	r1, r3
 800161a:	f000 fcd3 	bl	8001fc4 <HAL_GPIO_WritePin>
 800161e:	e00b      	b.n	8001638 <LedCounterTask+0xa4>
			} else {
				HAL_GPIO_WritePin(SEGMENT_PORTS[i], SEGMENT_PINS[i], GPIO_PIN_RESET);
 8001620:	4a10      	ldr	r2, [pc, #64]	@ (8001664 <LedCounterTask+0xd0>)
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001628:	4a0f      	ldr	r2, [pc, #60]	@ (8001668 <LedCounterTask+0xd4>)
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001630:	2200      	movs	r2, #0
 8001632:	4619      	mov	r1, r3
 8001634:	f000 fcc6 	bl	8001fc4 <HAL_GPIO_WritePin>
		for (int i = 0; i < TOTAL_LEDS; i++) {
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	3301      	adds	r3, #1
 800163c:	617b      	str	r3, [r7, #20]
 800163e:	697a      	ldr	r2, [r7, #20]
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	429a      	cmp	r2, r3
 8001644:	dbca      	blt.n	80015dc <LedCounterTask+0x48>
			}
		}

		osDelay(500);
 8001646:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800164a:	f003 fb49 	bl	8004ce0 <osDelay>
	for(;;){
 800164e:	e7a5      	b.n	800159c <LedCounterTask+0x8>
 8001650:	20000464 	.word	0x20000464
 8001654:	08006b8c 	.word	0x08006b8c
 8001658:	20000430 	.word	0x20000430
 800165c:	200003a4 	.word	0x200003a4
 8001660:	08006bac 	.word	0x08006bac
 8001664:	20000000 	.word	0x20000000
 8001668:	20000028 	.word	0x20000028

0800166c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001674:	2001      	movs	r0, #1
 8001676:	f003 fb33 	bl	8004ce0 <osDelay>
 800167a:	e7fb      	b.n	8001674 <StartDefaultTask+0x8>

0800167c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a04      	ldr	r2, [pc, #16]	@ (800169c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d101      	bne.n	8001692 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800168e:	f000 f9d5 	bl	8001a3c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001692:	bf00      	nop
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	40012c00 	.word	0x40012c00

080016a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016a4:	b672      	cpsid	i
}
 80016a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016a8:	bf00      	nop
 80016aa:	e7fd      	b.n	80016a8 <Error_Handler+0x8>

080016ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b082      	sub	sp, #8
 80016b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016b2:	4b11      	ldr	r3, [pc, #68]	@ (80016f8 <HAL_MspInit+0x4c>)
 80016b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016b6:	4a10      	ldr	r2, [pc, #64]	@ (80016f8 <HAL_MspInit+0x4c>)
 80016b8:	f043 0301 	orr.w	r3, r3, #1
 80016bc:	6613      	str	r3, [r2, #96]	@ 0x60
 80016be:	4b0e      	ldr	r3, [pc, #56]	@ (80016f8 <HAL_MspInit+0x4c>)
 80016c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016c2:	f003 0301 	and.w	r3, r3, #1
 80016c6:	607b      	str	r3, [r7, #4]
 80016c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016ca:	4b0b      	ldr	r3, [pc, #44]	@ (80016f8 <HAL_MspInit+0x4c>)
 80016cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ce:	4a0a      	ldr	r2, [pc, #40]	@ (80016f8 <HAL_MspInit+0x4c>)
 80016d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80016d6:	4b08      	ldr	r3, [pc, #32]	@ (80016f8 <HAL_MspInit+0x4c>)
 80016d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016de:	603b      	str	r3, [r7, #0]
 80016e0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80016e2:	2200      	movs	r2, #0
 80016e4:	210f      	movs	r1, #15
 80016e6:	f06f 0001 	mvn.w	r0, #1
 80016ea:	f000 fa7f 	bl	8001bec <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ee:	bf00      	nop
 80016f0:	3708      	adds	r7, #8
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	40021000 	.word	0x40021000

080016fc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b085      	sub	sp, #20
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800170c:	d10b      	bne.n	8001726 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800170e:	4b09      	ldr	r3, [pc, #36]	@ (8001734 <HAL_TIM_Base_MspInit+0x38>)
 8001710:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001712:	4a08      	ldr	r2, [pc, #32]	@ (8001734 <HAL_TIM_Base_MspInit+0x38>)
 8001714:	f043 0301 	orr.w	r3, r3, #1
 8001718:	6593      	str	r3, [r2, #88]	@ 0x58
 800171a:	4b06      	ldr	r3, [pc, #24]	@ (8001734 <HAL_TIM_Base_MspInit+0x38>)
 800171c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800171e:	f003 0301 	and.w	r3, r3, #1
 8001722:	60fb      	str	r3, [r7, #12]
 8001724:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001726:	bf00      	nop
 8001728:	3714      	adds	r7, #20
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr
 8001732:	bf00      	nop
 8001734:	40021000 	.word	0x40021000

08001738 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b0ac      	sub	sp, #176	@ 0xb0
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001740:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001744:	2200      	movs	r2, #0
 8001746:	601a      	str	r2, [r3, #0]
 8001748:	605a      	str	r2, [r3, #4]
 800174a:	609a      	str	r2, [r3, #8]
 800174c:	60da      	str	r2, [r3, #12]
 800174e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001750:	f107 0314 	add.w	r3, r7, #20
 8001754:	2288      	movs	r2, #136	@ 0x88
 8001756:	2100      	movs	r1, #0
 8001758:	4618      	mov	r0, r3
 800175a:	f004 fd03 	bl	8006164 <memset>
  if(huart->Instance==USART2)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4a21      	ldr	r2, [pc, #132]	@ (80017e8 <HAL_UART_MspInit+0xb0>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d13b      	bne.n	80017e0 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001768:	2302      	movs	r3, #2
 800176a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800176c:	2300      	movs	r3, #0
 800176e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001770:	f107 0314 	add.w	r3, r7, #20
 8001774:	4618      	mov	r0, r3
 8001776:	f001 fad3 	bl	8002d20 <HAL_RCCEx_PeriphCLKConfig>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d001      	beq.n	8001784 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001780:	f7ff ff8e 	bl	80016a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001784:	4b19      	ldr	r3, [pc, #100]	@ (80017ec <HAL_UART_MspInit+0xb4>)
 8001786:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001788:	4a18      	ldr	r2, [pc, #96]	@ (80017ec <HAL_UART_MspInit+0xb4>)
 800178a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800178e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001790:	4b16      	ldr	r3, [pc, #88]	@ (80017ec <HAL_UART_MspInit+0xb4>)
 8001792:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001794:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001798:	613b      	str	r3, [r7, #16]
 800179a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800179c:	4b13      	ldr	r3, [pc, #76]	@ (80017ec <HAL_UART_MspInit+0xb4>)
 800179e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017a0:	4a12      	ldr	r2, [pc, #72]	@ (80017ec <HAL_UART_MspInit+0xb4>)
 80017a2:	f043 0301 	orr.w	r3, r3, #1
 80017a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017a8:	4b10      	ldr	r3, [pc, #64]	@ (80017ec <HAL_UART_MspInit+0xb4>)
 80017aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ac:	f003 0301 	and.w	r3, r3, #1
 80017b0:	60fb      	str	r3, [r7, #12]
 80017b2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80017b4:	230c      	movs	r3, #12
 80017b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ba:	2302      	movs	r3, #2
 80017bc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c0:	2300      	movs	r3, #0
 80017c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017c6:	2303      	movs	r3, #3
 80017c8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017cc:	2307      	movs	r3, #7
 80017ce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017d2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80017d6:	4619      	mov	r1, r3
 80017d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017dc:	f000 fa30 	bl	8001c40 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80017e0:	bf00      	nop
 80017e2:	37b0      	adds	r7, #176	@ 0xb0
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	40004400 	.word	0x40004400
 80017ec:	40021000 	.word	0x40021000

080017f0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b08c      	sub	sp, #48	@ 0x30
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80017f8:	2300      	movs	r3, #0
 80017fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80017fe:	4b2e      	ldr	r3, [pc, #184]	@ (80018b8 <HAL_InitTick+0xc8>)
 8001800:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001802:	4a2d      	ldr	r2, [pc, #180]	@ (80018b8 <HAL_InitTick+0xc8>)
 8001804:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001808:	6613      	str	r3, [r2, #96]	@ 0x60
 800180a:	4b2b      	ldr	r3, [pc, #172]	@ (80018b8 <HAL_InitTick+0xc8>)
 800180c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800180e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001812:	60bb      	str	r3, [r7, #8]
 8001814:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001816:	f107 020c 	add.w	r2, r7, #12
 800181a:	f107 0310 	add.w	r3, r7, #16
 800181e:	4611      	mov	r1, r2
 8001820:	4618      	mov	r0, r3
 8001822:	f001 f9eb 	bl	8002bfc <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001826:	f001 f9d3 	bl	8002bd0 <HAL_RCC_GetPCLK2Freq>
 800182a:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800182c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800182e:	4a23      	ldr	r2, [pc, #140]	@ (80018bc <HAL_InitTick+0xcc>)
 8001830:	fba2 2303 	umull	r2, r3, r2, r3
 8001834:	0c9b      	lsrs	r3, r3, #18
 8001836:	3b01      	subs	r3, #1
 8001838:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800183a:	4b21      	ldr	r3, [pc, #132]	@ (80018c0 <HAL_InitTick+0xd0>)
 800183c:	4a21      	ldr	r2, [pc, #132]	@ (80018c4 <HAL_InitTick+0xd4>)
 800183e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001840:	4b1f      	ldr	r3, [pc, #124]	@ (80018c0 <HAL_InitTick+0xd0>)
 8001842:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001846:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001848:	4a1d      	ldr	r2, [pc, #116]	@ (80018c0 <HAL_InitTick+0xd0>)
 800184a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800184c:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800184e:	4b1c      	ldr	r3, [pc, #112]	@ (80018c0 <HAL_InitTick+0xd0>)
 8001850:	2200      	movs	r2, #0
 8001852:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001854:	4b1a      	ldr	r3, [pc, #104]	@ (80018c0 <HAL_InitTick+0xd0>)
 8001856:	2200      	movs	r2, #0
 8001858:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800185a:	4b19      	ldr	r3, [pc, #100]	@ (80018c0 <HAL_InitTick+0xd0>)
 800185c:	2200      	movs	r2, #0
 800185e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001860:	4817      	ldr	r0, [pc, #92]	@ (80018c0 <HAL_InitTick+0xd0>)
 8001862:	f001 ff19 	bl	8003698 <HAL_TIM_Base_Init>
 8001866:	4603      	mov	r3, r0
 8001868:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800186c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001870:	2b00      	cmp	r3, #0
 8001872:	d11b      	bne.n	80018ac <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001874:	4812      	ldr	r0, [pc, #72]	@ (80018c0 <HAL_InitTick+0xd0>)
 8001876:	f001 ffcf 	bl	8003818 <HAL_TIM_Base_Start_IT>
 800187a:	4603      	mov	r3, r0
 800187c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001880:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001884:	2b00      	cmp	r3, #0
 8001886:	d111      	bne.n	80018ac <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001888:	2019      	movs	r0, #25
 800188a:	f000 f9cb 	bl	8001c24 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2b0f      	cmp	r3, #15
 8001892:	d808      	bhi.n	80018a6 <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8001894:	2200      	movs	r2, #0
 8001896:	6879      	ldr	r1, [r7, #4]
 8001898:	2019      	movs	r0, #25
 800189a:	f000 f9a7 	bl	8001bec <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800189e:	4a0a      	ldr	r2, [pc, #40]	@ (80018c8 <HAL_InitTick+0xd8>)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6013      	str	r3, [r2, #0]
 80018a4:	e002      	b.n	80018ac <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 80018a6:	2301      	movs	r3, #1
 80018a8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80018ac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	3730      	adds	r7, #48	@ 0x30
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	40021000 	.word	0x40021000
 80018bc:	431bde83 	.word	0x431bde83
 80018c0:	2000046c 	.word	0x2000046c
 80018c4:	40012c00 	.word	0x40012c00
 80018c8:	20000040 	.word	0x20000040

080018cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018d0:	bf00      	nop
 80018d2:	e7fd      	b.n	80018d0 <NMI_Handler+0x4>

080018d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018d8:	bf00      	nop
 80018da:	e7fd      	b.n	80018d8 <HardFault_Handler+0x4>

080018dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018e0:	bf00      	nop
 80018e2:	e7fd      	b.n	80018e0 <MemManage_Handler+0x4>

080018e4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018e8:	bf00      	nop
 80018ea:	e7fd      	b.n	80018e8 <BusFault_Handler+0x4>

080018ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018f0:	bf00      	nop
 80018f2:	e7fd      	b.n	80018f0 <UsageFault_Handler+0x4>

080018f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018f8:	bf00      	nop
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr
	...

08001904 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001908:	4802      	ldr	r0, [pc, #8]	@ (8001914 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800190a:	f001 fff5 	bl	80038f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800190e:	bf00      	nop
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	2000046c 	.word	0x2000046c

08001918 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b086      	sub	sp, #24
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001920:	4a14      	ldr	r2, [pc, #80]	@ (8001974 <_sbrk+0x5c>)
 8001922:	4b15      	ldr	r3, [pc, #84]	@ (8001978 <_sbrk+0x60>)
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800192c:	4b13      	ldr	r3, [pc, #76]	@ (800197c <_sbrk+0x64>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d102      	bne.n	800193a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001934:	4b11      	ldr	r3, [pc, #68]	@ (800197c <_sbrk+0x64>)
 8001936:	4a12      	ldr	r2, [pc, #72]	@ (8001980 <_sbrk+0x68>)
 8001938:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800193a:	4b10      	ldr	r3, [pc, #64]	@ (800197c <_sbrk+0x64>)
 800193c:	681a      	ldr	r2, [r3, #0]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	4413      	add	r3, r2
 8001942:	693a      	ldr	r2, [r7, #16]
 8001944:	429a      	cmp	r2, r3
 8001946:	d207      	bcs.n	8001958 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001948:	f004 fc6a 	bl	8006220 <__errno>
 800194c:	4603      	mov	r3, r0
 800194e:	220c      	movs	r2, #12
 8001950:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001952:	f04f 33ff 	mov.w	r3, #4294967295
 8001956:	e009      	b.n	800196c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001958:	4b08      	ldr	r3, [pc, #32]	@ (800197c <_sbrk+0x64>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800195e:	4b07      	ldr	r3, [pc, #28]	@ (800197c <_sbrk+0x64>)
 8001960:	681a      	ldr	r2, [r3, #0]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	4413      	add	r3, r2
 8001966:	4a05      	ldr	r2, [pc, #20]	@ (800197c <_sbrk+0x64>)
 8001968:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800196a:	68fb      	ldr	r3, [r7, #12]
}
 800196c:	4618      	mov	r0, r3
 800196e:	3718      	adds	r7, #24
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	20018000 	.word	0x20018000
 8001978:	00000400 	.word	0x00000400
 800197c:	200004b8 	.word	0x200004b8
 8001980:	20004760 	.word	0x20004760

08001984 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001988:	4b06      	ldr	r3, [pc, #24]	@ (80019a4 <SystemInit+0x20>)
 800198a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800198e:	4a05      	ldr	r2, [pc, #20]	@ (80019a4 <SystemInit+0x20>)
 8001990:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001994:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001998:	bf00      	nop
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	e000ed00 	.word	0xe000ed00

080019a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80019a8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019e0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80019ac:	f7ff ffea 	bl	8001984 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019b0:	480c      	ldr	r0, [pc, #48]	@ (80019e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80019b2:	490d      	ldr	r1, [pc, #52]	@ (80019e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80019b4:	4a0d      	ldr	r2, [pc, #52]	@ (80019ec <LoopForever+0xe>)
  movs r3, #0
 80019b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019b8:	e002      	b.n	80019c0 <LoopCopyDataInit>

080019ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019be:	3304      	adds	r3, #4

080019c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019c4:	d3f9      	bcc.n	80019ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019c6:	4a0a      	ldr	r2, [pc, #40]	@ (80019f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80019c8:	4c0a      	ldr	r4, [pc, #40]	@ (80019f4 <LoopForever+0x16>)
  movs r3, #0
 80019ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019cc:	e001      	b.n	80019d2 <LoopFillZerobss>

080019ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019d0:	3204      	adds	r2, #4

080019d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019d4:	d3fb      	bcc.n	80019ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019d6:	f004 fc29 	bl	800622c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80019da:	f7ff f9d1 	bl	8000d80 <main>

080019de <LoopForever>:

LoopForever:
    b LoopForever
 80019de:	e7fe      	b.n	80019de <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80019e0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80019e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019e8:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 80019ec:	08006c58 	.word	0x08006c58
  ldr r2, =_sbss
 80019f0:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 80019f4:	2000475c 	.word	0x2000475c

080019f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80019f8:	e7fe      	b.n	80019f8 <ADC1_2_IRQHandler>
	...

080019fc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b082      	sub	sp, #8
 8001a00:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a02:	2300      	movs	r3, #0
 8001a04:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a06:	4b0c      	ldr	r3, [pc, #48]	@ (8001a38 <HAL_Init+0x3c>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a0b      	ldr	r2, [pc, #44]	@ (8001a38 <HAL_Init+0x3c>)
 8001a0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a10:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a12:	2003      	movs	r0, #3
 8001a14:	f000 f8df 	bl	8001bd6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a18:	200f      	movs	r0, #15
 8001a1a:	f7ff fee9 	bl	80017f0 <HAL_InitTick>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d002      	beq.n	8001a2a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001a24:	2301      	movs	r3, #1
 8001a26:	71fb      	strb	r3, [r7, #7]
 8001a28:	e001      	b.n	8001a2e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a2a:	f7ff fe3f 	bl	80016ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a2e:	79fb      	ldrb	r3, [r7, #7]
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	3708      	adds	r7, #8
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	40022000 	.word	0x40022000

08001a3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a40:	4b06      	ldr	r3, [pc, #24]	@ (8001a5c <HAL_IncTick+0x20>)
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	461a      	mov	r2, r3
 8001a46:	4b06      	ldr	r3, [pc, #24]	@ (8001a60 <HAL_IncTick+0x24>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4413      	add	r3, r2
 8001a4c:	4a04      	ldr	r2, [pc, #16]	@ (8001a60 <HAL_IncTick+0x24>)
 8001a4e:	6013      	str	r3, [r2, #0]
}
 8001a50:	bf00      	nop
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop
 8001a5c:	20000044 	.word	0x20000044
 8001a60:	200004bc 	.word	0x200004bc

08001a64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  return uwTick;
 8001a68:	4b03      	ldr	r3, [pc, #12]	@ (8001a78 <HAL_GetTick+0x14>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	200004bc 	.word	0x200004bc

08001a7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b085      	sub	sp, #20
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	f003 0307 	and.w	r3, r3, #7
 8001a8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ac0 <__NVIC_SetPriorityGrouping+0x44>)
 8001a8e:	68db      	ldr	r3, [r3, #12]
 8001a90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a92:	68ba      	ldr	r2, [r7, #8]
 8001a94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a98:	4013      	ands	r3, r2
 8001a9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001aa4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001aa8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001aac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001aae:	4a04      	ldr	r2, [pc, #16]	@ (8001ac0 <__NVIC_SetPriorityGrouping+0x44>)
 8001ab0:	68bb      	ldr	r3, [r7, #8]
 8001ab2:	60d3      	str	r3, [r2, #12]
}
 8001ab4:	bf00      	nop
 8001ab6:	3714      	adds	r7, #20
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abe:	4770      	bx	lr
 8001ac0:	e000ed00 	.word	0xe000ed00

08001ac4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ac8:	4b04      	ldr	r3, [pc, #16]	@ (8001adc <__NVIC_GetPriorityGrouping+0x18>)
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	0a1b      	lsrs	r3, r3, #8
 8001ace:	f003 0307 	and.w	r3, r3, #7
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ada:	4770      	bx	lr
 8001adc:	e000ed00 	.word	0xe000ed00

08001ae0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b083      	sub	sp, #12
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	db0b      	blt.n	8001b0a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001af2:	79fb      	ldrb	r3, [r7, #7]
 8001af4:	f003 021f 	and.w	r2, r3, #31
 8001af8:	4907      	ldr	r1, [pc, #28]	@ (8001b18 <__NVIC_EnableIRQ+0x38>)
 8001afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001afe:	095b      	lsrs	r3, r3, #5
 8001b00:	2001      	movs	r0, #1
 8001b02:	fa00 f202 	lsl.w	r2, r0, r2
 8001b06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b0a:	bf00      	nop
 8001b0c:	370c      	adds	r7, #12
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr
 8001b16:	bf00      	nop
 8001b18:	e000e100 	.word	0xe000e100

08001b1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b083      	sub	sp, #12
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	4603      	mov	r3, r0
 8001b24:	6039      	str	r1, [r7, #0]
 8001b26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	db0a      	blt.n	8001b46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	b2da      	uxtb	r2, r3
 8001b34:	490c      	ldr	r1, [pc, #48]	@ (8001b68 <__NVIC_SetPriority+0x4c>)
 8001b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b3a:	0112      	lsls	r2, r2, #4
 8001b3c:	b2d2      	uxtb	r2, r2
 8001b3e:	440b      	add	r3, r1
 8001b40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b44:	e00a      	b.n	8001b5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	b2da      	uxtb	r2, r3
 8001b4a:	4908      	ldr	r1, [pc, #32]	@ (8001b6c <__NVIC_SetPriority+0x50>)
 8001b4c:	79fb      	ldrb	r3, [r7, #7]
 8001b4e:	f003 030f 	and.w	r3, r3, #15
 8001b52:	3b04      	subs	r3, #4
 8001b54:	0112      	lsls	r2, r2, #4
 8001b56:	b2d2      	uxtb	r2, r2
 8001b58:	440b      	add	r3, r1
 8001b5a:	761a      	strb	r2, [r3, #24]
}
 8001b5c:	bf00      	nop
 8001b5e:	370c      	adds	r7, #12
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr
 8001b68:	e000e100 	.word	0xe000e100
 8001b6c:	e000ed00 	.word	0xe000ed00

08001b70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b089      	sub	sp, #36	@ 0x24
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	60f8      	str	r0, [r7, #12]
 8001b78:	60b9      	str	r1, [r7, #8]
 8001b7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	f003 0307 	and.w	r3, r3, #7
 8001b82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b84:	69fb      	ldr	r3, [r7, #28]
 8001b86:	f1c3 0307 	rsb	r3, r3, #7
 8001b8a:	2b04      	cmp	r3, #4
 8001b8c:	bf28      	it	cs
 8001b8e:	2304      	movcs	r3, #4
 8001b90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	3304      	adds	r3, #4
 8001b96:	2b06      	cmp	r3, #6
 8001b98:	d902      	bls.n	8001ba0 <NVIC_EncodePriority+0x30>
 8001b9a:	69fb      	ldr	r3, [r7, #28]
 8001b9c:	3b03      	subs	r3, #3
 8001b9e:	e000      	b.n	8001ba2 <NVIC_EncodePriority+0x32>
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ba4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ba8:	69bb      	ldr	r3, [r7, #24]
 8001baa:	fa02 f303 	lsl.w	r3, r2, r3
 8001bae:	43da      	mvns	r2, r3
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	401a      	ands	r2, r3
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bb8:	f04f 31ff 	mov.w	r1, #4294967295
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	fa01 f303 	lsl.w	r3, r1, r3
 8001bc2:	43d9      	mvns	r1, r3
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bc8:	4313      	orrs	r3, r2
         );
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3724      	adds	r7, #36	@ 0x24
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr

08001bd6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bd6:	b580      	push	{r7, lr}
 8001bd8:	b082      	sub	sp, #8
 8001bda:	af00      	add	r7, sp, #0
 8001bdc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bde:	6878      	ldr	r0, [r7, #4]
 8001be0:	f7ff ff4c 	bl	8001a7c <__NVIC_SetPriorityGrouping>
}
 8001be4:	bf00      	nop
 8001be6:	3708      	adds	r7, #8
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}

08001bec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b086      	sub	sp, #24
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	60b9      	str	r1, [r7, #8]
 8001bf6:	607a      	str	r2, [r7, #4]
 8001bf8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001bfe:	f7ff ff61 	bl	8001ac4 <__NVIC_GetPriorityGrouping>
 8001c02:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c04:	687a      	ldr	r2, [r7, #4]
 8001c06:	68b9      	ldr	r1, [r7, #8]
 8001c08:	6978      	ldr	r0, [r7, #20]
 8001c0a:	f7ff ffb1 	bl	8001b70 <NVIC_EncodePriority>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c14:	4611      	mov	r1, r2
 8001c16:	4618      	mov	r0, r3
 8001c18:	f7ff ff80 	bl	8001b1c <__NVIC_SetPriority>
}
 8001c1c:	bf00      	nop
 8001c1e:	3718      	adds	r7, #24
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}

08001c24 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b082      	sub	sp, #8
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c32:	4618      	mov	r0, r3
 8001c34:	f7ff ff54 	bl	8001ae0 <__NVIC_EnableIRQ>
}
 8001c38:	bf00      	nop
 8001c3a:	3708      	adds	r7, #8
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}

08001c40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b087      	sub	sp, #28
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c4e:	e17f      	b.n	8001f50 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	681a      	ldr	r2, [r3, #0]
 8001c54:	2101      	movs	r1, #1
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	fa01 f303 	lsl.w	r3, r1, r3
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	f000 8171 	beq.w	8001f4a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	f003 0303 	and.w	r3, r3, #3
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d005      	beq.n	8001c80 <HAL_GPIO_Init+0x40>
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	f003 0303 	and.w	r3, r3, #3
 8001c7c:	2b02      	cmp	r3, #2
 8001c7e:	d130      	bne.n	8001ce2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	689b      	ldr	r3, [r3, #8]
 8001c84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	2203      	movs	r2, #3
 8001c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c90:	43db      	mvns	r3, r3
 8001c92:	693a      	ldr	r2, [r7, #16]
 8001c94:	4013      	ands	r3, r2
 8001c96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	68da      	ldr	r2, [r3, #12]
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	005b      	lsls	r3, r3, #1
 8001ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca4:	693a      	ldr	r2, [r7, #16]
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	693a      	ldr	r2, [r7, #16]
 8001cae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	fa02 f303 	lsl.w	r3, r2, r3
 8001cbe:	43db      	mvns	r3, r3
 8001cc0:	693a      	ldr	r2, [r7, #16]
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	091b      	lsrs	r3, r3, #4
 8001ccc:	f003 0201 	and.w	r2, r3, #1
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd6:	693a      	ldr	r2, [r7, #16]
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	693a      	ldr	r2, [r7, #16]
 8001ce0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	f003 0303 	and.w	r3, r3, #3
 8001cea:	2b03      	cmp	r3, #3
 8001cec:	d118      	bne.n	8001d20 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cf2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfc:	43db      	mvns	r3, r3
 8001cfe:	693a      	ldr	r2, [r7, #16]
 8001d00:	4013      	ands	r3, r2
 8001d02:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	08db      	lsrs	r3, r3, #3
 8001d0a:	f003 0201 	and.w	r2, r3, #1
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	fa02 f303 	lsl.w	r3, r2, r3
 8001d14:	693a      	ldr	r2, [r7, #16]
 8001d16:	4313      	orrs	r3, r2
 8001d18:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	693a      	ldr	r2, [r7, #16]
 8001d1e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	f003 0303 	and.w	r3, r3, #3
 8001d28:	2b03      	cmp	r3, #3
 8001d2a:	d017      	beq.n	8001d5c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	68db      	ldr	r3, [r3, #12]
 8001d30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	005b      	lsls	r3, r3, #1
 8001d36:	2203      	movs	r2, #3
 8001d38:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3c:	43db      	mvns	r3, r3
 8001d3e:	693a      	ldr	r2, [r7, #16]
 8001d40:	4013      	ands	r3, r2
 8001d42:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	689a      	ldr	r2, [r3, #8]
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	005b      	lsls	r3, r3, #1
 8001d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d50:	693a      	ldr	r2, [r7, #16]
 8001d52:	4313      	orrs	r3, r2
 8001d54:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	693a      	ldr	r2, [r7, #16]
 8001d5a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	f003 0303 	and.w	r3, r3, #3
 8001d64:	2b02      	cmp	r3, #2
 8001d66:	d123      	bne.n	8001db0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	08da      	lsrs	r2, r3, #3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	3208      	adds	r2, #8
 8001d70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d74:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	f003 0307 	and.w	r3, r3, #7
 8001d7c:	009b      	lsls	r3, r3, #2
 8001d7e:	220f      	movs	r2, #15
 8001d80:	fa02 f303 	lsl.w	r3, r2, r3
 8001d84:	43db      	mvns	r3, r3
 8001d86:	693a      	ldr	r2, [r7, #16]
 8001d88:	4013      	ands	r3, r2
 8001d8a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	691a      	ldr	r2, [r3, #16]
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	f003 0307 	and.w	r3, r3, #7
 8001d96:	009b      	lsls	r3, r3, #2
 8001d98:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9c:	693a      	ldr	r2, [r7, #16]
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001da2:	697b      	ldr	r3, [r7, #20]
 8001da4:	08da      	lsrs	r2, r3, #3
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	3208      	adds	r2, #8
 8001daa:	6939      	ldr	r1, [r7, #16]
 8001dac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	005b      	lsls	r3, r3, #1
 8001dba:	2203      	movs	r2, #3
 8001dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc0:	43db      	mvns	r3, r3
 8001dc2:	693a      	ldr	r2, [r7, #16]
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	f003 0203 	and.w	r2, r3, #3
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	005b      	lsls	r3, r3, #1
 8001dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd8:	693a      	ldr	r2, [r7, #16]
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	693a      	ldr	r2, [r7, #16]
 8001de2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	f000 80ac 	beq.w	8001f4a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001df2:	4b5f      	ldr	r3, [pc, #380]	@ (8001f70 <HAL_GPIO_Init+0x330>)
 8001df4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001df6:	4a5e      	ldr	r2, [pc, #376]	@ (8001f70 <HAL_GPIO_Init+0x330>)
 8001df8:	f043 0301 	orr.w	r3, r3, #1
 8001dfc:	6613      	str	r3, [r2, #96]	@ 0x60
 8001dfe:	4b5c      	ldr	r3, [pc, #368]	@ (8001f70 <HAL_GPIO_Init+0x330>)
 8001e00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e02:	f003 0301 	and.w	r3, r3, #1
 8001e06:	60bb      	str	r3, [r7, #8]
 8001e08:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e0a:	4a5a      	ldr	r2, [pc, #360]	@ (8001f74 <HAL_GPIO_Init+0x334>)
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	089b      	lsrs	r3, r3, #2
 8001e10:	3302      	adds	r3, #2
 8001e12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e16:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	f003 0303 	and.w	r3, r3, #3
 8001e1e:	009b      	lsls	r3, r3, #2
 8001e20:	220f      	movs	r2, #15
 8001e22:	fa02 f303 	lsl.w	r3, r2, r3
 8001e26:	43db      	mvns	r3, r3
 8001e28:	693a      	ldr	r2, [r7, #16]
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001e34:	d025      	beq.n	8001e82 <HAL_GPIO_Init+0x242>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	4a4f      	ldr	r2, [pc, #316]	@ (8001f78 <HAL_GPIO_Init+0x338>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d01f      	beq.n	8001e7e <HAL_GPIO_Init+0x23e>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	4a4e      	ldr	r2, [pc, #312]	@ (8001f7c <HAL_GPIO_Init+0x33c>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d019      	beq.n	8001e7a <HAL_GPIO_Init+0x23a>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	4a4d      	ldr	r2, [pc, #308]	@ (8001f80 <HAL_GPIO_Init+0x340>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d013      	beq.n	8001e76 <HAL_GPIO_Init+0x236>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	4a4c      	ldr	r2, [pc, #304]	@ (8001f84 <HAL_GPIO_Init+0x344>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d00d      	beq.n	8001e72 <HAL_GPIO_Init+0x232>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	4a4b      	ldr	r2, [pc, #300]	@ (8001f88 <HAL_GPIO_Init+0x348>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d007      	beq.n	8001e6e <HAL_GPIO_Init+0x22e>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	4a4a      	ldr	r2, [pc, #296]	@ (8001f8c <HAL_GPIO_Init+0x34c>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d101      	bne.n	8001e6a <HAL_GPIO_Init+0x22a>
 8001e66:	2306      	movs	r3, #6
 8001e68:	e00c      	b.n	8001e84 <HAL_GPIO_Init+0x244>
 8001e6a:	2307      	movs	r3, #7
 8001e6c:	e00a      	b.n	8001e84 <HAL_GPIO_Init+0x244>
 8001e6e:	2305      	movs	r3, #5
 8001e70:	e008      	b.n	8001e84 <HAL_GPIO_Init+0x244>
 8001e72:	2304      	movs	r3, #4
 8001e74:	e006      	b.n	8001e84 <HAL_GPIO_Init+0x244>
 8001e76:	2303      	movs	r3, #3
 8001e78:	e004      	b.n	8001e84 <HAL_GPIO_Init+0x244>
 8001e7a:	2302      	movs	r3, #2
 8001e7c:	e002      	b.n	8001e84 <HAL_GPIO_Init+0x244>
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e000      	b.n	8001e84 <HAL_GPIO_Init+0x244>
 8001e82:	2300      	movs	r3, #0
 8001e84:	697a      	ldr	r2, [r7, #20]
 8001e86:	f002 0203 	and.w	r2, r2, #3
 8001e8a:	0092      	lsls	r2, r2, #2
 8001e8c:	4093      	lsls	r3, r2
 8001e8e:	693a      	ldr	r2, [r7, #16]
 8001e90:	4313      	orrs	r3, r2
 8001e92:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e94:	4937      	ldr	r1, [pc, #220]	@ (8001f74 <HAL_GPIO_Init+0x334>)
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	089b      	lsrs	r3, r3, #2
 8001e9a:	3302      	adds	r3, #2
 8001e9c:	693a      	ldr	r2, [r7, #16]
 8001e9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ea2:	4b3b      	ldr	r3, [pc, #236]	@ (8001f90 <HAL_GPIO_Init+0x350>)
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	43db      	mvns	r3, r3
 8001eac:	693a      	ldr	r2, [r7, #16]
 8001eae:	4013      	ands	r3, r2
 8001eb0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d003      	beq.n	8001ec6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001ebe:	693a      	ldr	r2, [r7, #16]
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001ec6:	4a32      	ldr	r2, [pc, #200]	@ (8001f90 <HAL_GPIO_Init+0x350>)
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001ecc:	4b30      	ldr	r3, [pc, #192]	@ (8001f90 <HAL_GPIO_Init+0x350>)
 8001ece:	68db      	ldr	r3, [r3, #12]
 8001ed0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	43db      	mvns	r3, r3
 8001ed6:	693a      	ldr	r2, [r7, #16]
 8001ed8:	4013      	ands	r3, r2
 8001eda:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d003      	beq.n	8001ef0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001ee8:	693a      	ldr	r2, [r7, #16]
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	4313      	orrs	r3, r2
 8001eee:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001ef0:	4a27      	ldr	r2, [pc, #156]	@ (8001f90 <HAL_GPIO_Init+0x350>)
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001ef6:	4b26      	ldr	r3, [pc, #152]	@ (8001f90 <HAL_GPIO_Init+0x350>)
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	43db      	mvns	r3, r3
 8001f00:	693a      	ldr	r2, [r7, #16]
 8001f02:	4013      	ands	r3, r2
 8001f04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d003      	beq.n	8001f1a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001f12:	693a      	ldr	r2, [r7, #16]
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	4313      	orrs	r3, r2
 8001f18:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f1a:	4a1d      	ldr	r2, [pc, #116]	@ (8001f90 <HAL_GPIO_Init+0x350>)
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001f20:	4b1b      	ldr	r3, [pc, #108]	@ (8001f90 <HAL_GPIO_Init+0x350>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	43db      	mvns	r3, r3
 8001f2a:	693a      	ldr	r2, [r7, #16]
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d003      	beq.n	8001f44 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001f3c:	693a      	ldr	r2, [r7, #16]
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	4313      	orrs	r3, r2
 8001f42:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001f44:	4a12      	ldr	r2, [pc, #72]	@ (8001f90 <HAL_GPIO_Init+0x350>)
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	3301      	adds	r3, #1
 8001f4e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	fa22 f303 	lsr.w	r3, r2, r3
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	f47f ae78 	bne.w	8001c50 <HAL_GPIO_Init+0x10>
  }
}
 8001f60:	bf00      	nop
 8001f62:	bf00      	nop
 8001f64:	371c      	adds	r7, #28
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr
 8001f6e:	bf00      	nop
 8001f70:	40021000 	.word	0x40021000
 8001f74:	40010000 	.word	0x40010000
 8001f78:	48000400 	.word	0x48000400
 8001f7c:	48000800 	.word	0x48000800
 8001f80:	48000c00 	.word	0x48000c00
 8001f84:	48001000 	.word	0x48001000
 8001f88:	48001400 	.word	0x48001400
 8001f8c:	48001800 	.word	0x48001800
 8001f90:	40010400 	.word	0x40010400

08001f94 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b085      	sub	sp, #20
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
 8001f9c:	460b      	mov	r3, r1
 8001f9e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	691a      	ldr	r2, [r3, #16]
 8001fa4:	887b      	ldrh	r3, [r7, #2]
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d002      	beq.n	8001fb2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001fac:	2301      	movs	r3, #1
 8001fae:	73fb      	strb	r3, [r7, #15]
 8001fb0:	e001      	b.n	8001fb6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001fb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3714      	adds	r7, #20
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr

08001fc4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	460b      	mov	r3, r1
 8001fce:	807b      	strh	r3, [r7, #2]
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001fd4:	787b      	ldrb	r3, [r7, #1]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d003      	beq.n	8001fe2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001fda:	887a      	ldrh	r2, [r7, #2]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001fe0:	e002      	b.n	8001fe8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001fe2:	887a      	ldrh	r2, [r7, #2]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001fe8:	bf00      	nop
 8001fea:	370c      	adds	r7, #12
 8001fec:	46bd      	mov	sp, r7
 8001fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff2:	4770      	bx	lr

08001ff4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001ff8:	4b04      	ldr	r3, [pc, #16]	@ (800200c <HAL_PWREx_GetVoltageRange+0x18>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002000:	4618      	mov	r0, r3
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr
 800200a:	bf00      	nop
 800200c:	40007000 	.word	0x40007000

08002010 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002010:	b480      	push	{r7}
 8002012:	b085      	sub	sp, #20
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800201e:	d130      	bne.n	8002082 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002020:	4b23      	ldr	r3, [pc, #140]	@ (80020b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002028:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800202c:	d038      	beq.n	80020a0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800202e:	4b20      	ldr	r3, [pc, #128]	@ (80020b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002036:	4a1e      	ldr	r2, [pc, #120]	@ (80020b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002038:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800203c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800203e:	4b1d      	ldr	r3, [pc, #116]	@ (80020b4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	2232      	movs	r2, #50	@ 0x32
 8002044:	fb02 f303 	mul.w	r3, r2, r3
 8002048:	4a1b      	ldr	r2, [pc, #108]	@ (80020b8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800204a:	fba2 2303 	umull	r2, r3, r2, r3
 800204e:	0c9b      	lsrs	r3, r3, #18
 8002050:	3301      	adds	r3, #1
 8002052:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002054:	e002      	b.n	800205c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	3b01      	subs	r3, #1
 800205a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800205c:	4b14      	ldr	r3, [pc, #80]	@ (80020b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800205e:	695b      	ldr	r3, [r3, #20]
 8002060:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002064:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002068:	d102      	bne.n	8002070 <HAL_PWREx_ControlVoltageScaling+0x60>
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d1f2      	bne.n	8002056 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002070:	4b0f      	ldr	r3, [pc, #60]	@ (80020b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002072:	695b      	ldr	r3, [r3, #20]
 8002074:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002078:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800207c:	d110      	bne.n	80020a0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800207e:	2303      	movs	r3, #3
 8002080:	e00f      	b.n	80020a2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002082:	4b0b      	ldr	r3, [pc, #44]	@ (80020b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800208a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800208e:	d007      	beq.n	80020a0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002090:	4b07      	ldr	r3, [pc, #28]	@ (80020b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002098:	4a05      	ldr	r2, [pc, #20]	@ (80020b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800209a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800209e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80020a0:	2300      	movs	r3, #0
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3714      	adds	r7, #20
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr
 80020ae:	bf00      	nop
 80020b0:	40007000 	.word	0x40007000
 80020b4:	2000003c 	.word	0x2000003c
 80020b8:	431bde83 	.word	0x431bde83

080020bc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b088      	sub	sp, #32
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d101      	bne.n	80020ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020ca:	2301      	movs	r3, #1
 80020cc:	e3ca      	b.n	8002864 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020ce:	4b97      	ldr	r3, [pc, #604]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	f003 030c 	and.w	r3, r3, #12
 80020d6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020d8:	4b94      	ldr	r3, [pc, #592]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 80020da:	68db      	ldr	r3, [r3, #12]
 80020dc:	f003 0303 	and.w	r3, r3, #3
 80020e0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f003 0310 	and.w	r3, r3, #16
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	f000 80e4 	beq.w	80022b8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80020f0:	69bb      	ldr	r3, [r7, #24]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d007      	beq.n	8002106 <HAL_RCC_OscConfig+0x4a>
 80020f6:	69bb      	ldr	r3, [r7, #24]
 80020f8:	2b0c      	cmp	r3, #12
 80020fa:	f040 808b 	bne.w	8002214 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	2b01      	cmp	r3, #1
 8002102:	f040 8087 	bne.w	8002214 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002106:	4b89      	ldr	r3, [pc, #548]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 0302 	and.w	r3, r3, #2
 800210e:	2b00      	cmp	r3, #0
 8002110:	d005      	beq.n	800211e <HAL_RCC_OscConfig+0x62>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	699b      	ldr	r3, [r3, #24]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d101      	bne.n	800211e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e3a2      	b.n	8002864 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6a1a      	ldr	r2, [r3, #32]
 8002122:	4b82      	ldr	r3, [pc, #520]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 0308 	and.w	r3, r3, #8
 800212a:	2b00      	cmp	r3, #0
 800212c:	d004      	beq.n	8002138 <HAL_RCC_OscConfig+0x7c>
 800212e:	4b7f      	ldr	r3, [pc, #508]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002136:	e005      	b.n	8002144 <HAL_RCC_OscConfig+0x88>
 8002138:	4b7c      	ldr	r3, [pc, #496]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 800213a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800213e:	091b      	lsrs	r3, r3, #4
 8002140:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002144:	4293      	cmp	r3, r2
 8002146:	d223      	bcs.n	8002190 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6a1b      	ldr	r3, [r3, #32]
 800214c:	4618      	mov	r0, r3
 800214e:	f000 fd87 	bl	8002c60 <RCC_SetFlashLatencyFromMSIRange>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d001      	beq.n	800215c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002158:	2301      	movs	r3, #1
 800215a:	e383      	b.n	8002864 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800215c:	4b73      	ldr	r3, [pc, #460]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a72      	ldr	r2, [pc, #456]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 8002162:	f043 0308 	orr.w	r3, r3, #8
 8002166:	6013      	str	r3, [r2, #0]
 8002168:	4b70      	ldr	r3, [pc, #448]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6a1b      	ldr	r3, [r3, #32]
 8002174:	496d      	ldr	r1, [pc, #436]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 8002176:	4313      	orrs	r3, r2
 8002178:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800217a:	4b6c      	ldr	r3, [pc, #432]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	69db      	ldr	r3, [r3, #28]
 8002186:	021b      	lsls	r3, r3, #8
 8002188:	4968      	ldr	r1, [pc, #416]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 800218a:	4313      	orrs	r3, r2
 800218c:	604b      	str	r3, [r1, #4]
 800218e:	e025      	b.n	80021dc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002190:	4b66      	ldr	r3, [pc, #408]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a65      	ldr	r2, [pc, #404]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 8002196:	f043 0308 	orr.w	r3, r3, #8
 800219a:	6013      	str	r3, [r2, #0]
 800219c:	4b63      	ldr	r3, [pc, #396]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6a1b      	ldr	r3, [r3, #32]
 80021a8:	4960      	ldr	r1, [pc, #384]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 80021aa:	4313      	orrs	r3, r2
 80021ac:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021ae:	4b5f      	ldr	r3, [pc, #380]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	69db      	ldr	r3, [r3, #28]
 80021ba:	021b      	lsls	r3, r3, #8
 80021bc:	495b      	ldr	r1, [pc, #364]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 80021be:	4313      	orrs	r3, r2
 80021c0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80021c2:	69bb      	ldr	r3, [r7, #24]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d109      	bne.n	80021dc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6a1b      	ldr	r3, [r3, #32]
 80021cc:	4618      	mov	r0, r3
 80021ce:	f000 fd47 	bl	8002c60 <RCC_SetFlashLatencyFromMSIRange>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d001      	beq.n	80021dc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	e343      	b.n	8002864 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80021dc:	f000 fc4a 	bl	8002a74 <HAL_RCC_GetSysClockFreq>
 80021e0:	4602      	mov	r2, r0
 80021e2:	4b52      	ldr	r3, [pc, #328]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 80021e4:	689b      	ldr	r3, [r3, #8]
 80021e6:	091b      	lsrs	r3, r3, #4
 80021e8:	f003 030f 	and.w	r3, r3, #15
 80021ec:	4950      	ldr	r1, [pc, #320]	@ (8002330 <HAL_RCC_OscConfig+0x274>)
 80021ee:	5ccb      	ldrb	r3, [r1, r3]
 80021f0:	f003 031f 	and.w	r3, r3, #31
 80021f4:	fa22 f303 	lsr.w	r3, r2, r3
 80021f8:	4a4e      	ldr	r2, [pc, #312]	@ (8002334 <HAL_RCC_OscConfig+0x278>)
 80021fa:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80021fc:	4b4e      	ldr	r3, [pc, #312]	@ (8002338 <HAL_RCC_OscConfig+0x27c>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4618      	mov	r0, r3
 8002202:	f7ff faf5 	bl	80017f0 <HAL_InitTick>
 8002206:	4603      	mov	r3, r0
 8002208:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800220a:	7bfb      	ldrb	r3, [r7, #15]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d052      	beq.n	80022b6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002210:	7bfb      	ldrb	r3, [r7, #15]
 8002212:	e327      	b.n	8002864 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	699b      	ldr	r3, [r3, #24]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d032      	beq.n	8002282 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800221c:	4b43      	ldr	r3, [pc, #268]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a42      	ldr	r2, [pc, #264]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 8002222:	f043 0301 	orr.w	r3, r3, #1
 8002226:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002228:	f7ff fc1c 	bl	8001a64 <HAL_GetTick>
 800222c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800222e:	e008      	b.n	8002242 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002230:	f7ff fc18 	bl	8001a64 <HAL_GetTick>
 8002234:	4602      	mov	r2, r0
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	2b02      	cmp	r3, #2
 800223c:	d901      	bls.n	8002242 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800223e:	2303      	movs	r3, #3
 8002240:	e310      	b.n	8002864 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002242:	4b3a      	ldr	r3, [pc, #232]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 0302 	and.w	r3, r3, #2
 800224a:	2b00      	cmp	r3, #0
 800224c:	d0f0      	beq.n	8002230 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800224e:	4b37      	ldr	r3, [pc, #220]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a36      	ldr	r2, [pc, #216]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 8002254:	f043 0308 	orr.w	r3, r3, #8
 8002258:	6013      	str	r3, [r2, #0]
 800225a:	4b34      	ldr	r3, [pc, #208]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6a1b      	ldr	r3, [r3, #32]
 8002266:	4931      	ldr	r1, [pc, #196]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 8002268:	4313      	orrs	r3, r2
 800226a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800226c:	4b2f      	ldr	r3, [pc, #188]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	69db      	ldr	r3, [r3, #28]
 8002278:	021b      	lsls	r3, r3, #8
 800227a:	492c      	ldr	r1, [pc, #176]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 800227c:	4313      	orrs	r3, r2
 800227e:	604b      	str	r3, [r1, #4]
 8002280:	e01a      	b.n	80022b8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002282:	4b2a      	ldr	r3, [pc, #168]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a29      	ldr	r2, [pc, #164]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 8002288:	f023 0301 	bic.w	r3, r3, #1
 800228c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800228e:	f7ff fbe9 	bl	8001a64 <HAL_GetTick>
 8002292:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002294:	e008      	b.n	80022a8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002296:	f7ff fbe5 	bl	8001a64 <HAL_GetTick>
 800229a:	4602      	mov	r2, r0
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	1ad3      	subs	r3, r2, r3
 80022a0:	2b02      	cmp	r3, #2
 80022a2:	d901      	bls.n	80022a8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80022a4:	2303      	movs	r3, #3
 80022a6:	e2dd      	b.n	8002864 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80022a8:	4b20      	ldr	r3, [pc, #128]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0302 	and.w	r3, r3, #2
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d1f0      	bne.n	8002296 <HAL_RCC_OscConfig+0x1da>
 80022b4:	e000      	b.n	80022b8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80022b6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f003 0301 	and.w	r3, r3, #1
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d074      	beq.n	80023ae <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80022c4:	69bb      	ldr	r3, [r7, #24]
 80022c6:	2b08      	cmp	r3, #8
 80022c8:	d005      	beq.n	80022d6 <HAL_RCC_OscConfig+0x21a>
 80022ca:	69bb      	ldr	r3, [r7, #24]
 80022cc:	2b0c      	cmp	r3, #12
 80022ce:	d10e      	bne.n	80022ee <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	2b03      	cmp	r3, #3
 80022d4:	d10b      	bne.n	80022ee <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022d6:	4b15      	ldr	r3, [pc, #84]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d064      	beq.n	80023ac <HAL_RCC_OscConfig+0x2f0>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d160      	bne.n	80023ac <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e2ba      	b.n	8002864 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022f6:	d106      	bne.n	8002306 <HAL_RCC_OscConfig+0x24a>
 80022f8:	4b0c      	ldr	r3, [pc, #48]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a0b      	ldr	r2, [pc, #44]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 80022fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002302:	6013      	str	r3, [r2, #0]
 8002304:	e026      	b.n	8002354 <HAL_RCC_OscConfig+0x298>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800230e:	d115      	bne.n	800233c <HAL_RCC_OscConfig+0x280>
 8002310:	4b06      	ldr	r3, [pc, #24]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a05      	ldr	r2, [pc, #20]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 8002316:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800231a:	6013      	str	r3, [r2, #0]
 800231c:	4b03      	ldr	r3, [pc, #12]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a02      	ldr	r2, [pc, #8]	@ (800232c <HAL_RCC_OscConfig+0x270>)
 8002322:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002326:	6013      	str	r3, [r2, #0]
 8002328:	e014      	b.n	8002354 <HAL_RCC_OscConfig+0x298>
 800232a:	bf00      	nop
 800232c:	40021000 	.word	0x40021000
 8002330:	08006bcc 	.word	0x08006bcc
 8002334:	2000003c 	.word	0x2000003c
 8002338:	20000040 	.word	0x20000040
 800233c:	4ba0      	ldr	r3, [pc, #640]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a9f      	ldr	r2, [pc, #636]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 8002342:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002346:	6013      	str	r3, [r2, #0]
 8002348:	4b9d      	ldr	r3, [pc, #628]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a9c      	ldr	r2, [pc, #624]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 800234e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002352:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d013      	beq.n	8002384 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800235c:	f7ff fb82 	bl	8001a64 <HAL_GetTick>
 8002360:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002362:	e008      	b.n	8002376 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002364:	f7ff fb7e 	bl	8001a64 <HAL_GetTick>
 8002368:	4602      	mov	r2, r0
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	2b64      	cmp	r3, #100	@ 0x64
 8002370:	d901      	bls.n	8002376 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002372:	2303      	movs	r3, #3
 8002374:	e276      	b.n	8002864 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002376:	4b92      	ldr	r3, [pc, #584]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800237e:	2b00      	cmp	r3, #0
 8002380:	d0f0      	beq.n	8002364 <HAL_RCC_OscConfig+0x2a8>
 8002382:	e014      	b.n	80023ae <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002384:	f7ff fb6e 	bl	8001a64 <HAL_GetTick>
 8002388:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800238a:	e008      	b.n	800239e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800238c:	f7ff fb6a 	bl	8001a64 <HAL_GetTick>
 8002390:	4602      	mov	r2, r0
 8002392:	693b      	ldr	r3, [r7, #16]
 8002394:	1ad3      	subs	r3, r2, r3
 8002396:	2b64      	cmp	r3, #100	@ 0x64
 8002398:	d901      	bls.n	800239e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800239a:	2303      	movs	r3, #3
 800239c:	e262      	b.n	8002864 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800239e:	4b88      	ldr	r3, [pc, #544]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d1f0      	bne.n	800238c <HAL_RCC_OscConfig+0x2d0>
 80023aa:	e000      	b.n	80023ae <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 0302 	and.w	r3, r3, #2
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d060      	beq.n	800247c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80023ba:	69bb      	ldr	r3, [r7, #24]
 80023bc:	2b04      	cmp	r3, #4
 80023be:	d005      	beq.n	80023cc <HAL_RCC_OscConfig+0x310>
 80023c0:	69bb      	ldr	r3, [r7, #24]
 80023c2:	2b0c      	cmp	r3, #12
 80023c4:	d119      	bne.n	80023fa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	2b02      	cmp	r3, #2
 80023ca:	d116      	bne.n	80023fa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023cc:	4b7c      	ldr	r3, [pc, #496]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d005      	beq.n	80023e4 <HAL_RCC_OscConfig+0x328>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	68db      	ldr	r3, [r3, #12]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d101      	bne.n	80023e4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e23f      	b.n	8002864 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023e4:	4b76      	ldr	r3, [pc, #472]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	691b      	ldr	r3, [r3, #16]
 80023f0:	061b      	lsls	r3, r3, #24
 80023f2:	4973      	ldr	r1, [pc, #460]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 80023f4:	4313      	orrs	r3, r2
 80023f6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023f8:	e040      	b.n	800247c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	68db      	ldr	r3, [r3, #12]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d023      	beq.n	800244a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002402:	4b6f      	ldr	r3, [pc, #444]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a6e      	ldr	r2, [pc, #440]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 8002408:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800240c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800240e:	f7ff fb29 	bl	8001a64 <HAL_GetTick>
 8002412:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002414:	e008      	b.n	8002428 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002416:	f7ff fb25 	bl	8001a64 <HAL_GetTick>
 800241a:	4602      	mov	r2, r0
 800241c:	693b      	ldr	r3, [r7, #16]
 800241e:	1ad3      	subs	r3, r2, r3
 8002420:	2b02      	cmp	r3, #2
 8002422:	d901      	bls.n	8002428 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002424:	2303      	movs	r3, #3
 8002426:	e21d      	b.n	8002864 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002428:	4b65      	ldr	r3, [pc, #404]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002430:	2b00      	cmp	r3, #0
 8002432:	d0f0      	beq.n	8002416 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002434:	4b62      	ldr	r3, [pc, #392]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	691b      	ldr	r3, [r3, #16]
 8002440:	061b      	lsls	r3, r3, #24
 8002442:	495f      	ldr	r1, [pc, #380]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 8002444:	4313      	orrs	r3, r2
 8002446:	604b      	str	r3, [r1, #4]
 8002448:	e018      	b.n	800247c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800244a:	4b5d      	ldr	r3, [pc, #372]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a5c      	ldr	r2, [pc, #368]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 8002450:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002454:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002456:	f7ff fb05 	bl	8001a64 <HAL_GetTick>
 800245a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800245c:	e008      	b.n	8002470 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800245e:	f7ff fb01 	bl	8001a64 <HAL_GetTick>
 8002462:	4602      	mov	r2, r0
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	1ad3      	subs	r3, r2, r3
 8002468:	2b02      	cmp	r3, #2
 800246a:	d901      	bls.n	8002470 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800246c:	2303      	movs	r3, #3
 800246e:	e1f9      	b.n	8002864 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002470:	4b53      	ldr	r3, [pc, #332]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002478:	2b00      	cmp	r3, #0
 800247a:	d1f0      	bne.n	800245e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f003 0308 	and.w	r3, r3, #8
 8002484:	2b00      	cmp	r3, #0
 8002486:	d03c      	beq.n	8002502 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	695b      	ldr	r3, [r3, #20]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d01c      	beq.n	80024ca <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002490:	4b4b      	ldr	r3, [pc, #300]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 8002492:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002496:	4a4a      	ldr	r2, [pc, #296]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 8002498:	f043 0301 	orr.w	r3, r3, #1
 800249c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024a0:	f7ff fae0 	bl	8001a64 <HAL_GetTick>
 80024a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024a6:	e008      	b.n	80024ba <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024a8:	f7ff fadc 	bl	8001a64 <HAL_GetTick>
 80024ac:	4602      	mov	r2, r0
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	2b02      	cmp	r3, #2
 80024b4:	d901      	bls.n	80024ba <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e1d4      	b.n	8002864 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024ba:	4b41      	ldr	r3, [pc, #260]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 80024bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80024c0:	f003 0302 	and.w	r3, r3, #2
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d0ef      	beq.n	80024a8 <HAL_RCC_OscConfig+0x3ec>
 80024c8:	e01b      	b.n	8002502 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024ca:	4b3d      	ldr	r3, [pc, #244]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 80024cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80024d0:	4a3b      	ldr	r2, [pc, #236]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 80024d2:	f023 0301 	bic.w	r3, r3, #1
 80024d6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024da:	f7ff fac3 	bl	8001a64 <HAL_GetTick>
 80024de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80024e0:	e008      	b.n	80024f4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024e2:	f7ff fabf 	bl	8001a64 <HAL_GetTick>
 80024e6:	4602      	mov	r2, r0
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	1ad3      	subs	r3, r2, r3
 80024ec:	2b02      	cmp	r3, #2
 80024ee:	d901      	bls.n	80024f4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80024f0:	2303      	movs	r3, #3
 80024f2:	e1b7      	b.n	8002864 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80024f4:	4b32      	ldr	r3, [pc, #200]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 80024f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80024fa:	f003 0302 	and.w	r3, r3, #2
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d1ef      	bne.n	80024e2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 0304 	and.w	r3, r3, #4
 800250a:	2b00      	cmp	r3, #0
 800250c:	f000 80a6 	beq.w	800265c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002510:	2300      	movs	r3, #0
 8002512:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002514:	4b2a      	ldr	r3, [pc, #168]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 8002516:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002518:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800251c:	2b00      	cmp	r3, #0
 800251e:	d10d      	bne.n	800253c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002520:	4b27      	ldr	r3, [pc, #156]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 8002522:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002524:	4a26      	ldr	r2, [pc, #152]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 8002526:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800252a:	6593      	str	r3, [r2, #88]	@ 0x58
 800252c:	4b24      	ldr	r3, [pc, #144]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 800252e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002530:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002534:	60bb      	str	r3, [r7, #8]
 8002536:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002538:	2301      	movs	r3, #1
 800253a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800253c:	4b21      	ldr	r3, [pc, #132]	@ (80025c4 <HAL_RCC_OscConfig+0x508>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002544:	2b00      	cmp	r3, #0
 8002546:	d118      	bne.n	800257a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002548:	4b1e      	ldr	r3, [pc, #120]	@ (80025c4 <HAL_RCC_OscConfig+0x508>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a1d      	ldr	r2, [pc, #116]	@ (80025c4 <HAL_RCC_OscConfig+0x508>)
 800254e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002552:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002554:	f7ff fa86 	bl	8001a64 <HAL_GetTick>
 8002558:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800255a:	e008      	b.n	800256e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800255c:	f7ff fa82 	bl	8001a64 <HAL_GetTick>
 8002560:	4602      	mov	r2, r0
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	2b02      	cmp	r3, #2
 8002568:	d901      	bls.n	800256e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800256a:	2303      	movs	r3, #3
 800256c:	e17a      	b.n	8002864 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800256e:	4b15      	ldr	r3, [pc, #84]	@ (80025c4 <HAL_RCC_OscConfig+0x508>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002576:	2b00      	cmp	r3, #0
 8002578:	d0f0      	beq.n	800255c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	689b      	ldr	r3, [r3, #8]
 800257e:	2b01      	cmp	r3, #1
 8002580:	d108      	bne.n	8002594 <HAL_RCC_OscConfig+0x4d8>
 8002582:	4b0f      	ldr	r3, [pc, #60]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 8002584:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002588:	4a0d      	ldr	r2, [pc, #52]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 800258a:	f043 0301 	orr.w	r3, r3, #1
 800258e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002592:	e029      	b.n	80025e8 <HAL_RCC_OscConfig+0x52c>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	2b05      	cmp	r3, #5
 800259a:	d115      	bne.n	80025c8 <HAL_RCC_OscConfig+0x50c>
 800259c:	4b08      	ldr	r3, [pc, #32]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 800259e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025a2:	4a07      	ldr	r2, [pc, #28]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 80025a4:	f043 0304 	orr.w	r3, r3, #4
 80025a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80025ac:	4b04      	ldr	r3, [pc, #16]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 80025ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025b2:	4a03      	ldr	r2, [pc, #12]	@ (80025c0 <HAL_RCC_OscConfig+0x504>)
 80025b4:	f043 0301 	orr.w	r3, r3, #1
 80025b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80025bc:	e014      	b.n	80025e8 <HAL_RCC_OscConfig+0x52c>
 80025be:	bf00      	nop
 80025c0:	40021000 	.word	0x40021000
 80025c4:	40007000 	.word	0x40007000
 80025c8:	4b9c      	ldr	r3, [pc, #624]	@ (800283c <HAL_RCC_OscConfig+0x780>)
 80025ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025ce:	4a9b      	ldr	r2, [pc, #620]	@ (800283c <HAL_RCC_OscConfig+0x780>)
 80025d0:	f023 0301 	bic.w	r3, r3, #1
 80025d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80025d8:	4b98      	ldr	r3, [pc, #608]	@ (800283c <HAL_RCC_OscConfig+0x780>)
 80025da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025de:	4a97      	ldr	r2, [pc, #604]	@ (800283c <HAL_RCC_OscConfig+0x780>)
 80025e0:	f023 0304 	bic.w	r3, r3, #4
 80025e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d016      	beq.n	800261e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025f0:	f7ff fa38 	bl	8001a64 <HAL_GetTick>
 80025f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025f6:	e00a      	b.n	800260e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025f8:	f7ff fa34 	bl	8001a64 <HAL_GetTick>
 80025fc:	4602      	mov	r2, r0
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002606:	4293      	cmp	r3, r2
 8002608:	d901      	bls.n	800260e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	e12a      	b.n	8002864 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800260e:	4b8b      	ldr	r3, [pc, #556]	@ (800283c <HAL_RCC_OscConfig+0x780>)
 8002610:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002614:	f003 0302 	and.w	r3, r3, #2
 8002618:	2b00      	cmp	r3, #0
 800261a:	d0ed      	beq.n	80025f8 <HAL_RCC_OscConfig+0x53c>
 800261c:	e015      	b.n	800264a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800261e:	f7ff fa21 	bl	8001a64 <HAL_GetTick>
 8002622:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002624:	e00a      	b.n	800263c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002626:	f7ff fa1d 	bl	8001a64 <HAL_GetTick>
 800262a:	4602      	mov	r2, r0
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	1ad3      	subs	r3, r2, r3
 8002630:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002634:	4293      	cmp	r3, r2
 8002636:	d901      	bls.n	800263c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002638:	2303      	movs	r3, #3
 800263a:	e113      	b.n	8002864 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800263c:	4b7f      	ldr	r3, [pc, #508]	@ (800283c <HAL_RCC_OscConfig+0x780>)
 800263e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002642:	f003 0302 	and.w	r3, r3, #2
 8002646:	2b00      	cmp	r3, #0
 8002648:	d1ed      	bne.n	8002626 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800264a:	7ffb      	ldrb	r3, [r7, #31]
 800264c:	2b01      	cmp	r3, #1
 800264e:	d105      	bne.n	800265c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002650:	4b7a      	ldr	r3, [pc, #488]	@ (800283c <HAL_RCC_OscConfig+0x780>)
 8002652:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002654:	4a79      	ldr	r2, [pc, #484]	@ (800283c <HAL_RCC_OscConfig+0x780>)
 8002656:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800265a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002660:	2b00      	cmp	r3, #0
 8002662:	f000 80fe 	beq.w	8002862 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800266a:	2b02      	cmp	r3, #2
 800266c:	f040 80d0 	bne.w	8002810 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002670:	4b72      	ldr	r3, [pc, #456]	@ (800283c <HAL_RCC_OscConfig+0x780>)
 8002672:	68db      	ldr	r3, [r3, #12]
 8002674:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002676:	697b      	ldr	r3, [r7, #20]
 8002678:	f003 0203 	and.w	r2, r3, #3
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002680:	429a      	cmp	r2, r3
 8002682:	d130      	bne.n	80026e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268e:	3b01      	subs	r3, #1
 8002690:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002692:	429a      	cmp	r2, r3
 8002694:	d127      	bne.n	80026e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026a0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80026a2:	429a      	cmp	r2, r3
 80026a4:	d11f      	bne.n	80026e6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026ac:	687a      	ldr	r2, [r7, #4]
 80026ae:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80026b0:	2a07      	cmp	r2, #7
 80026b2:	bf14      	ite	ne
 80026b4:	2201      	movne	r2, #1
 80026b6:	2200      	moveq	r2, #0
 80026b8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d113      	bne.n	80026e6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026c8:	085b      	lsrs	r3, r3, #1
 80026ca:	3b01      	subs	r3, #1
 80026cc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80026ce:	429a      	cmp	r2, r3
 80026d0:	d109      	bne.n	80026e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026dc:	085b      	lsrs	r3, r3, #1
 80026de:	3b01      	subs	r3, #1
 80026e0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026e2:	429a      	cmp	r2, r3
 80026e4:	d06e      	beq.n	80027c4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80026e6:	69bb      	ldr	r3, [r7, #24]
 80026e8:	2b0c      	cmp	r3, #12
 80026ea:	d069      	beq.n	80027c0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80026ec:	4b53      	ldr	r3, [pc, #332]	@ (800283c <HAL_RCC_OscConfig+0x780>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d105      	bne.n	8002704 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80026f8:	4b50      	ldr	r3, [pc, #320]	@ (800283c <HAL_RCC_OscConfig+0x780>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002700:	2b00      	cmp	r3, #0
 8002702:	d001      	beq.n	8002708 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e0ad      	b.n	8002864 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002708:	4b4c      	ldr	r3, [pc, #304]	@ (800283c <HAL_RCC_OscConfig+0x780>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a4b      	ldr	r2, [pc, #300]	@ (800283c <HAL_RCC_OscConfig+0x780>)
 800270e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002712:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002714:	f7ff f9a6 	bl	8001a64 <HAL_GetTick>
 8002718:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800271a:	e008      	b.n	800272e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800271c:	f7ff f9a2 	bl	8001a64 <HAL_GetTick>
 8002720:	4602      	mov	r2, r0
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	1ad3      	subs	r3, r2, r3
 8002726:	2b02      	cmp	r3, #2
 8002728:	d901      	bls.n	800272e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800272a:	2303      	movs	r3, #3
 800272c:	e09a      	b.n	8002864 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800272e:	4b43      	ldr	r3, [pc, #268]	@ (800283c <HAL_RCC_OscConfig+0x780>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002736:	2b00      	cmp	r3, #0
 8002738:	d1f0      	bne.n	800271c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800273a:	4b40      	ldr	r3, [pc, #256]	@ (800283c <HAL_RCC_OscConfig+0x780>)
 800273c:	68da      	ldr	r2, [r3, #12]
 800273e:	4b40      	ldr	r3, [pc, #256]	@ (8002840 <HAL_RCC_OscConfig+0x784>)
 8002740:	4013      	ands	r3, r2
 8002742:	687a      	ldr	r2, [r7, #4]
 8002744:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002746:	687a      	ldr	r2, [r7, #4]
 8002748:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800274a:	3a01      	subs	r2, #1
 800274c:	0112      	lsls	r2, r2, #4
 800274e:	4311      	orrs	r1, r2
 8002750:	687a      	ldr	r2, [r7, #4]
 8002752:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002754:	0212      	lsls	r2, r2, #8
 8002756:	4311      	orrs	r1, r2
 8002758:	687a      	ldr	r2, [r7, #4]
 800275a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800275c:	0852      	lsrs	r2, r2, #1
 800275e:	3a01      	subs	r2, #1
 8002760:	0552      	lsls	r2, r2, #21
 8002762:	4311      	orrs	r1, r2
 8002764:	687a      	ldr	r2, [r7, #4]
 8002766:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002768:	0852      	lsrs	r2, r2, #1
 800276a:	3a01      	subs	r2, #1
 800276c:	0652      	lsls	r2, r2, #25
 800276e:	4311      	orrs	r1, r2
 8002770:	687a      	ldr	r2, [r7, #4]
 8002772:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002774:	0912      	lsrs	r2, r2, #4
 8002776:	0452      	lsls	r2, r2, #17
 8002778:	430a      	orrs	r2, r1
 800277a:	4930      	ldr	r1, [pc, #192]	@ (800283c <HAL_RCC_OscConfig+0x780>)
 800277c:	4313      	orrs	r3, r2
 800277e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002780:	4b2e      	ldr	r3, [pc, #184]	@ (800283c <HAL_RCC_OscConfig+0x780>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a2d      	ldr	r2, [pc, #180]	@ (800283c <HAL_RCC_OscConfig+0x780>)
 8002786:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800278a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800278c:	4b2b      	ldr	r3, [pc, #172]	@ (800283c <HAL_RCC_OscConfig+0x780>)
 800278e:	68db      	ldr	r3, [r3, #12]
 8002790:	4a2a      	ldr	r2, [pc, #168]	@ (800283c <HAL_RCC_OscConfig+0x780>)
 8002792:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002796:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002798:	f7ff f964 	bl	8001a64 <HAL_GetTick>
 800279c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800279e:	e008      	b.n	80027b2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027a0:	f7ff f960 	bl	8001a64 <HAL_GetTick>
 80027a4:	4602      	mov	r2, r0
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	1ad3      	subs	r3, r2, r3
 80027aa:	2b02      	cmp	r3, #2
 80027ac:	d901      	bls.n	80027b2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80027ae:	2303      	movs	r3, #3
 80027b0:	e058      	b.n	8002864 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027b2:	4b22      	ldr	r3, [pc, #136]	@ (800283c <HAL_RCC_OscConfig+0x780>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d0f0      	beq.n	80027a0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80027be:	e050      	b.n	8002862 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	e04f      	b.n	8002864 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027c4:	4b1d      	ldr	r3, [pc, #116]	@ (800283c <HAL_RCC_OscConfig+0x780>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d148      	bne.n	8002862 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80027d0:	4b1a      	ldr	r3, [pc, #104]	@ (800283c <HAL_RCC_OscConfig+0x780>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a19      	ldr	r2, [pc, #100]	@ (800283c <HAL_RCC_OscConfig+0x780>)
 80027d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80027da:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80027dc:	4b17      	ldr	r3, [pc, #92]	@ (800283c <HAL_RCC_OscConfig+0x780>)
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	4a16      	ldr	r2, [pc, #88]	@ (800283c <HAL_RCC_OscConfig+0x780>)
 80027e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80027e6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80027e8:	f7ff f93c 	bl	8001a64 <HAL_GetTick>
 80027ec:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027ee:	e008      	b.n	8002802 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027f0:	f7ff f938 	bl	8001a64 <HAL_GetTick>
 80027f4:	4602      	mov	r2, r0
 80027f6:	693b      	ldr	r3, [r7, #16]
 80027f8:	1ad3      	subs	r3, r2, r3
 80027fa:	2b02      	cmp	r3, #2
 80027fc:	d901      	bls.n	8002802 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80027fe:	2303      	movs	r3, #3
 8002800:	e030      	b.n	8002864 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002802:	4b0e      	ldr	r3, [pc, #56]	@ (800283c <HAL_RCC_OscConfig+0x780>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800280a:	2b00      	cmp	r3, #0
 800280c:	d0f0      	beq.n	80027f0 <HAL_RCC_OscConfig+0x734>
 800280e:	e028      	b.n	8002862 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002810:	69bb      	ldr	r3, [r7, #24]
 8002812:	2b0c      	cmp	r3, #12
 8002814:	d023      	beq.n	800285e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002816:	4b09      	ldr	r3, [pc, #36]	@ (800283c <HAL_RCC_OscConfig+0x780>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4a08      	ldr	r2, [pc, #32]	@ (800283c <HAL_RCC_OscConfig+0x780>)
 800281c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002820:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002822:	f7ff f91f 	bl	8001a64 <HAL_GetTick>
 8002826:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002828:	e00c      	b.n	8002844 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800282a:	f7ff f91b 	bl	8001a64 <HAL_GetTick>
 800282e:	4602      	mov	r2, r0
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	1ad3      	subs	r3, r2, r3
 8002834:	2b02      	cmp	r3, #2
 8002836:	d905      	bls.n	8002844 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002838:	2303      	movs	r3, #3
 800283a:	e013      	b.n	8002864 <HAL_RCC_OscConfig+0x7a8>
 800283c:	40021000 	.word	0x40021000
 8002840:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002844:	4b09      	ldr	r3, [pc, #36]	@ (800286c <HAL_RCC_OscConfig+0x7b0>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800284c:	2b00      	cmp	r3, #0
 800284e:	d1ec      	bne.n	800282a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002850:	4b06      	ldr	r3, [pc, #24]	@ (800286c <HAL_RCC_OscConfig+0x7b0>)
 8002852:	68da      	ldr	r2, [r3, #12]
 8002854:	4905      	ldr	r1, [pc, #20]	@ (800286c <HAL_RCC_OscConfig+0x7b0>)
 8002856:	4b06      	ldr	r3, [pc, #24]	@ (8002870 <HAL_RCC_OscConfig+0x7b4>)
 8002858:	4013      	ands	r3, r2
 800285a:	60cb      	str	r3, [r1, #12]
 800285c:	e001      	b.n	8002862 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800285e:	2301      	movs	r3, #1
 8002860:	e000      	b.n	8002864 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002862:	2300      	movs	r3, #0
}
 8002864:	4618      	mov	r0, r3
 8002866:	3720      	adds	r7, #32
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}
 800286c:	40021000 	.word	0x40021000
 8002870:	feeefffc 	.word	0xfeeefffc

08002874 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b084      	sub	sp, #16
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
 800287c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d101      	bne.n	8002888 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002884:	2301      	movs	r3, #1
 8002886:	e0e7      	b.n	8002a58 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002888:	4b75      	ldr	r3, [pc, #468]	@ (8002a60 <HAL_RCC_ClockConfig+0x1ec>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f003 0307 	and.w	r3, r3, #7
 8002890:	683a      	ldr	r2, [r7, #0]
 8002892:	429a      	cmp	r2, r3
 8002894:	d910      	bls.n	80028b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002896:	4b72      	ldr	r3, [pc, #456]	@ (8002a60 <HAL_RCC_ClockConfig+0x1ec>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f023 0207 	bic.w	r2, r3, #7
 800289e:	4970      	ldr	r1, [pc, #448]	@ (8002a60 <HAL_RCC_ClockConfig+0x1ec>)
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	4313      	orrs	r3, r2
 80028a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028a6:	4b6e      	ldr	r3, [pc, #440]	@ (8002a60 <HAL_RCC_ClockConfig+0x1ec>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f003 0307 	and.w	r3, r3, #7
 80028ae:	683a      	ldr	r2, [r7, #0]
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d001      	beq.n	80028b8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	e0cf      	b.n	8002a58 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f003 0302 	and.w	r3, r3, #2
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d010      	beq.n	80028e6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	689a      	ldr	r2, [r3, #8]
 80028c8:	4b66      	ldr	r3, [pc, #408]	@ (8002a64 <HAL_RCC_ClockConfig+0x1f0>)
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d908      	bls.n	80028e6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028d4:	4b63      	ldr	r3, [pc, #396]	@ (8002a64 <HAL_RCC_ClockConfig+0x1f0>)
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	4960      	ldr	r1, [pc, #384]	@ (8002a64 <HAL_RCC_ClockConfig+0x1f0>)
 80028e2:	4313      	orrs	r3, r2
 80028e4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 0301 	and.w	r3, r3, #1
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d04c      	beq.n	800298c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	2b03      	cmp	r3, #3
 80028f8:	d107      	bne.n	800290a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028fa:	4b5a      	ldr	r3, [pc, #360]	@ (8002a64 <HAL_RCC_ClockConfig+0x1f0>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d121      	bne.n	800294a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e0a6      	b.n	8002a58 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	2b02      	cmp	r3, #2
 8002910:	d107      	bne.n	8002922 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002912:	4b54      	ldr	r3, [pc, #336]	@ (8002a64 <HAL_RCC_ClockConfig+0x1f0>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800291a:	2b00      	cmp	r3, #0
 800291c:	d115      	bne.n	800294a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	e09a      	b.n	8002a58 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d107      	bne.n	800293a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800292a:	4b4e      	ldr	r3, [pc, #312]	@ (8002a64 <HAL_RCC_ClockConfig+0x1f0>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f003 0302 	and.w	r3, r3, #2
 8002932:	2b00      	cmp	r3, #0
 8002934:	d109      	bne.n	800294a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	e08e      	b.n	8002a58 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800293a:	4b4a      	ldr	r3, [pc, #296]	@ (8002a64 <HAL_RCC_ClockConfig+0x1f0>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002942:	2b00      	cmp	r3, #0
 8002944:	d101      	bne.n	800294a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	e086      	b.n	8002a58 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800294a:	4b46      	ldr	r3, [pc, #280]	@ (8002a64 <HAL_RCC_ClockConfig+0x1f0>)
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	f023 0203 	bic.w	r2, r3, #3
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	4943      	ldr	r1, [pc, #268]	@ (8002a64 <HAL_RCC_ClockConfig+0x1f0>)
 8002958:	4313      	orrs	r3, r2
 800295a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800295c:	f7ff f882 	bl	8001a64 <HAL_GetTick>
 8002960:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002962:	e00a      	b.n	800297a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002964:	f7ff f87e 	bl	8001a64 <HAL_GetTick>
 8002968:	4602      	mov	r2, r0
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	1ad3      	subs	r3, r2, r3
 800296e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002972:	4293      	cmp	r3, r2
 8002974:	d901      	bls.n	800297a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002976:	2303      	movs	r3, #3
 8002978:	e06e      	b.n	8002a58 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800297a:	4b3a      	ldr	r3, [pc, #232]	@ (8002a64 <HAL_RCC_ClockConfig+0x1f0>)
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	f003 020c 	and.w	r2, r3, #12
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	009b      	lsls	r3, r3, #2
 8002988:	429a      	cmp	r2, r3
 800298a:	d1eb      	bne.n	8002964 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f003 0302 	and.w	r3, r3, #2
 8002994:	2b00      	cmp	r3, #0
 8002996:	d010      	beq.n	80029ba <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	689a      	ldr	r2, [r3, #8]
 800299c:	4b31      	ldr	r3, [pc, #196]	@ (8002a64 <HAL_RCC_ClockConfig+0x1f0>)
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d208      	bcs.n	80029ba <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029a8:	4b2e      	ldr	r3, [pc, #184]	@ (8002a64 <HAL_RCC_ClockConfig+0x1f0>)
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	492b      	ldr	r1, [pc, #172]	@ (8002a64 <HAL_RCC_ClockConfig+0x1f0>)
 80029b6:	4313      	orrs	r3, r2
 80029b8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80029ba:	4b29      	ldr	r3, [pc, #164]	@ (8002a60 <HAL_RCC_ClockConfig+0x1ec>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 0307 	and.w	r3, r3, #7
 80029c2:	683a      	ldr	r2, [r7, #0]
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d210      	bcs.n	80029ea <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029c8:	4b25      	ldr	r3, [pc, #148]	@ (8002a60 <HAL_RCC_ClockConfig+0x1ec>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f023 0207 	bic.w	r2, r3, #7
 80029d0:	4923      	ldr	r1, [pc, #140]	@ (8002a60 <HAL_RCC_ClockConfig+0x1ec>)
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	4313      	orrs	r3, r2
 80029d6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029d8:	4b21      	ldr	r3, [pc, #132]	@ (8002a60 <HAL_RCC_ClockConfig+0x1ec>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f003 0307 	and.w	r3, r3, #7
 80029e0:	683a      	ldr	r2, [r7, #0]
 80029e2:	429a      	cmp	r2, r3
 80029e4:	d001      	beq.n	80029ea <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e036      	b.n	8002a58 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 0304 	and.w	r3, r3, #4
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d008      	beq.n	8002a08 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029f6:	4b1b      	ldr	r3, [pc, #108]	@ (8002a64 <HAL_RCC_ClockConfig+0x1f0>)
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	68db      	ldr	r3, [r3, #12]
 8002a02:	4918      	ldr	r1, [pc, #96]	@ (8002a64 <HAL_RCC_ClockConfig+0x1f0>)
 8002a04:	4313      	orrs	r3, r2
 8002a06:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f003 0308 	and.w	r3, r3, #8
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d009      	beq.n	8002a28 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a14:	4b13      	ldr	r3, [pc, #76]	@ (8002a64 <HAL_RCC_ClockConfig+0x1f0>)
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	691b      	ldr	r3, [r3, #16]
 8002a20:	00db      	lsls	r3, r3, #3
 8002a22:	4910      	ldr	r1, [pc, #64]	@ (8002a64 <HAL_RCC_ClockConfig+0x1f0>)
 8002a24:	4313      	orrs	r3, r2
 8002a26:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a28:	f000 f824 	bl	8002a74 <HAL_RCC_GetSysClockFreq>
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	4b0d      	ldr	r3, [pc, #52]	@ (8002a64 <HAL_RCC_ClockConfig+0x1f0>)
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	091b      	lsrs	r3, r3, #4
 8002a34:	f003 030f 	and.w	r3, r3, #15
 8002a38:	490b      	ldr	r1, [pc, #44]	@ (8002a68 <HAL_RCC_ClockConfig+0x1f4>)
 8002a3a:	5ccb      	ldrb	r3, [r1, r3]
 8002a3c:	f003 031f 	and.w	r3, r3, #31
 8002a40:	fa22 f303 	lsr.w	r3, r2, r3
 8002a44:	4a09      	ldr	r2, [pc, #36]	@ (8002a6c <HAL_RCC_ClockConfig+0x1f8>)
 8002a46:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002a48:	4b09      	ldr	r3, [pc, #36]	@ (8002a70 <HAL_RCC_ClockConfig+0x1fc>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f7fe fecf 	bl	80017f0 <HAL_InitTick>
 8002a52:	4603      	mov	r3, r0
 8002a54:	72fb      	strb	r3, [r7, #11]

  return status;
 8002a56:	7afb      	ldrb	r3, [r7, #11]
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	3710      	adds	r7, #16
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}
 8002a60:	40022000 	.word	0x40022000
 8002a64:	40021000 	.word	0x40021000
 8002a68:	08006bcc 	.word	0x08006bcc
 8002a6c:	2000003c 	.word	0x2000003c
 8002a70:	20000040 	.word	0x20000040

08002a74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b089      	sub	sp, #36	@ 0x24
 8002a78:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	61fb      	str	r3, [r7, #28]
 8002a7e:	2300      	movs	r3, #0
 8002a80:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a82:	4b3e      	ldr	r3, [pc, #248]	@ (8002b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8002a84:	689b      	ldr	r3, [r3, #8]
 8002a86:	f003 030c 	and.w	r3, r3, #12
 8002a8a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a8c:	4b3b      	ldr	r3, [pc, #236]	@ (8002b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8002a8e:	68db      	ldr	r3, [r3, #12]
 8002a90:	f003 0303 	and.w	r3, r3, #3
 8002a94:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d005      	beq.n	8002aa8 <HAL_RCC_GetSysClockFreq+0x34>
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	2b0c      	cmp	r3, #12
 8002aa0:	d121      	bne.n	8002ae6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	2b01      	cmp	r3, #1
 8002aa6:	d11e      	bne.n	8002ae6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002aa8:	4b34      	ldr	r3, [pc, #208]	@ (8002b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 0308 	and.w	r3, r3, #8
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d107      	bne.n	8002ac4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002ab4:	4b31      	ldr	r3, [pc, #196]	@ (8002b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8002ab6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002aba:	0a1b      	lsrs	r3, r3, #8
 8002abc:	f003 030f 	and.w	r3, r3, #15
 8002ac0:	61fb      	str	r3, [r7, #28]
 8002ac2:	e005      	b.n	8002ad0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002ac4:	4b2d      	ldr	r3, [pc, #180]	@ (8002b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	091b      	lsrs	r3, r3, #4
 8002aca:	f003 030f 	and.w	r3, r3, #15
 8002ace:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002ad0:	4a2b      	ldr	r2, [pc, #172]	@ (8002b80 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002ad2:	69fb      	ldr	r3, [r7, #28]
 8002ad4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ad8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d10d      	bne.n	8002afc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002ae0:	69fb      	ldr	r3, [r7, #28]
 8002ae2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ae4:	e00a      	b.n	8002afc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	2b04      	cmp	r3, #4
 8002aea:	d102      	bne.n	8002af2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002aec:	4b25      	ldr	r3, [pc, #148]	@ (8002b84 <HAL_RCC_GetSysClockFreq+0x110>)
 8002aee:	61bb      	str	r3, [r7, #24]
 8002af0:	e004      	b.n	8002afc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	2b08      	cmp	r3, #8
 8002af6:	d101      	bne.n	8002afc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002af8:	4b23      	ldr	r3, [pc, #140]	@ (8002b88 <HAL_RCC_GetSysClockFreq+0x114>)
 8002afa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	2b0c      	cmp	r3, #12
 8002b00:	d134      	bne.n	8002b6c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002b02:	4b1e      	ldr	r3, [pc, #120]	@ (8002b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8002b04:	68db      	ldr	r3, [r3, #12]
 8002b06:	f003 0303 	and.w	r3, r3, #3
 8002b0a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	2b02      	cmp	r3, #2
 8002b10:	d003      	beq.n	8002b1a <HAL_RCC_GetSysClockFreq+0xa6>
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	2b03      	cmp	r3, #3
 8002b16:	d003      	beq.n	8002b20 <HAL_RCC_GetSysClockFreq+0xac>
 8002b18:	e005      	b.n	8002b26 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002b1a:	4b1a      	ldr	r3, [pc, #104]	@ (8002b84 <HAL_RCC_GetSysClockFreq+0x110>)
 8002b1c:	617b      	str	r3, [r7, #20]
      break;
 8002b1e:	e005      	b.n	8002b2c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002b20:	4b19      	ldr	r3, [pc, #100]	@ (8002b88 <HAL_RCC_GetSysClockFreq+0x114>)
 8002b22:	617b      	str	r3, [r7, #20]
      break;
 8002b24:	e002      	b.n	8002b2c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002b26:	69fb      	ldr	r3, [r7, #28]
 8002b28:	617b      	str	r3, [r7, #20]
      break;
 8002b2a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b2c:	4b13      	ldr	r3, [pc, #76]	@ (8002b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	091b      	lsrs	r3, r3, #4
 8002b32:	f003 0307 	and.w	r3, r3, #7
 8002b36:	3301      	adds	r3, #1
 8002b38:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002b3a:	4b10      	ldr	r3, [pc, #64]	@ (8002b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8002b3c:	68db      	ldr	r3, [r3, #12]
 8002b3e:	0a1b      	lsrs	r3, r3, #8
 8002b40:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002b44:	697a      	ldr	r2, [r7, #20]
 8002b46:	fb03 f202 	mul.w	r2, r3, r2
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b50:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002b52:	4b0a      	ldr	r3, [pc, #40]	@ (8002b7c <HAL_RCC_GetSysClockFreq+0x108>)
 8002b54:	68db      	ldr	r3, [r3, #12]
 8002b56:	0e5b      	lsrs	r3, r3, #25
 8002b58:	f003 0303 	and.w	r3, r3, #3
 8002b5c:	3301      	adds	r3, #1
 8002b5e:	005b      	lsls	r3, r3, #1
 8002b60:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002b62:	697a      	ldr	r2, [r7, #20]
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b6a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002b6c:	69bb      	ldr	r3, [r7, #24]
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	3724      	adds	r7, #36	@ 0x24
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop
 8002b7c:	40021000 	.word	0x40021000
 8002b80:	08006be4 	.word	0x08006be4
 8002b84:	00f42400 	.word	0x00f42400
 8002b88:	007a1200 	.word	0x007a1200

08002b8c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b90:	4b03      	ldr	r3, [pc, #12]	@ (8002ba0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002b92:	681b      	ldr	r3, [r3, #0]
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr
 8002b9e:	bf00      	nop
 8002ba0:	2000003c 	.word	0x2000003c

08002ba4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002ba8:	f7ff fff0 	bl	8002b8c <HAL_RCC_GetHCLKFreq>
 8002bac:	4602      	mov	r2, r0
 8002bae:	4b06      	ldr	r3, [pc, #24]	@ (8002bc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002bb0:	689b      	ldr	r3, [r3, #8]
 8002bb2:	0a1b      	lsrs	r3, r3, #8
 8002bb4:	f003 0307 	and.w	r3, r3, #7
 8002bb8:	4904      	ldr	r1, [pc, #16]	@ (8002bcc <HAL_RCC_GetPCLK1Freq+0x28>)
 8002bba:	5ccb      	ldrb	r3, [r1, r3]
 8002bbc:	f003 031f 	and.w	r3, r3, #31
 8002bc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	40021000 	.word	0x40021000
 8002bcc:	08006bdc 	.word	0x08006bdc

08002bd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002bd4:	f7ff ffda 	bl	8002b8c <HAL_RCC_GetHCLKFreq>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	4b06      	ldr	r3, [pc, #24]	@ (8002bf4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	0adb      	lsrs	r3, r3, #11
 8002be0:	f003 0307 	and.w	r3, r3, #7
 8002be4:	4904      	ldr	r1, [pc, #16]	@ (8002bf8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002be6:	5ccb      	ldrb	r3, [r1, r3]
 8002be8:	f003 031f 	and.w	r3, r3, #31
 8002bec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	40021000 	.word	0x40021000
 8002bf8:	08006bdc 	.word	0x08006bdc

08002bfc <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b083      	sub	sp, #12
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
 8002c04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	220f      	movs	r2, #15
 8002c0a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002c0c:	4b12      	ldr	r3, [pc, #72]	@ (8002c58 <HAL_RCC_GetClockConfig+0x5c>)
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	f003 0203 	and.w	r2, r3, #3
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002c18:	4b0f      	ldr	r3, [pc, #60]	@ (8002c58 <HAL_RCC_GetClockConfig+0x5c>)
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002c24:	4b0c      	ldr	r3, [pc, #48]	@ (8002c58 <HAL_RCC_GetClockConfig+0x5c>)
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002c30:	4b09      	ldr	r3, [pc, #36]	@ (8002c58 <HAL_RCC_GetClockConfig+0x5c>)
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	08db      	lsrs	r3, r3, #3
 8002c36:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002c3e:	4b07      	ldr	r3, [pc, #28]	@ (8002c5c <HAL_RCC_GetClockConfig+0x60>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f003 0207 	and.w	r2, r3, #7
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	601a      	str	r2, [r3, #0]
}
 8002c4a:	bf00      	nop
 8002c4c:	370c      	adds	r7, #12
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr
 8002c56:	bf00      	nop
 8002c58:	40021000 	.word	0x40021000
 8002c5c:	40022000 	.word	0x40022000

08002c60 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b086      	sub	sp, #24
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002c68:	2300      	movs	r3, #0
 8002c6a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002c6c:	4b2a      	ldr	r3, [pc, #168]	@ (8002d18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d003      	beq.n	8002c80 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002c78:	f7ff f9bc 	bl	8001ff4 <HAL_PWREx_GetVoltageRange>
 8002c7c:	6178      	str	r0, [r7, #20]
 8002c7e:	e014      	b.n	8002caa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002c80:	4b25      	ldr	r3, [pc, #148]	@ (8002d18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c84:	4a24      	ldr	r2, [pc, #144]	@ (8002d18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c8a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c8c:	4b22      	ldr	r3, [pc, #136]	@ (8002d18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c94:	60fb      	str	r3, [r7, #12]
 8002c96:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002c98:	f7ff f9ac 	bl	8001ff4 <HAL_PWREx_GetVoltageRange>
 8002c9c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002c9e:	4b1e      	ldr	r3, [pc, #120]	@ (8002d18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ca0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ca2:	4a1d      	ldr	r2, [pc, #116]	@ (8002d18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ca4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ca8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002cb0:	d10b      	bne.n	8002cca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2b80      	cmp	r3, #128	@ 0x80
 8002cb6:	d919      	bls.n	8002cec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2ba0      	cmp	r3, #160	@ 0xa0
 8002cbc:	d902      	bls.n	8002cc4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002cbe:	2302      	movs	r3, #2
 8002cc0:	613b      	str	r3, [r7, #16]
 8002cc2:	e013      	b.n	8002cec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	613b      	str	r3, [r7, #16]
 8002cc8:	e010      	b.n	8002cec <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2b80      	cmp	r3, #128	@ 0x80
 8002cce:	d902      	bls.n	8002cd6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002cd0:	2303      	movs	r3, #3
 8002cd2:	613b      	str	r3, [r7, #16]
 8002cd4:	e00a      	b.n	8002cec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2b80      	cmp	r3, #128	@ 0x80
 8002cda:	d102      	bne.n	8002ce2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002cdc:	2302      	movs	r3, #2
 8002cde:	613b      	str	r3, [r7, #16]
 8002ce0:	e004      	b.n	8002cec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2b70      	cmp	r3, #112	@ 0x70
 8002ce6:	d101      	bne.n	8002cec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002ce8:	2301      	movs	r3, #1
 8002cea:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002cec:	4b0b      	ldr	r3, [pc, #44]	@ (8002d1c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f023 0207 	bic.w	r2, r3, #7
 8002cf4:	4909      	ldr	r1, [pc, #36]	@ (8002d1c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002cfc:	4b07      	ldr	r3, [pc, #28]	@ (8002d1c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f003 0307 	and.w	r3, r3, #7
 8002d04:	693a      	ldr	r2, [r7, #16]
 8002d06:	429a      	cmp	r2, r3
 8002d08:	d001      	beq.n	8002d0e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e000      	b.n	8002d10 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002d0e:	2300      	movs	r3, #0
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	3718      	adds	r7, #24
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}
 8002d18:	40021000 	.word	0x40021000
 8002d1c:	40022000 	.word	0x40022000

08002d20 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b086      	sub	sp, #24
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002d28:	2300      	movs	r3, #0
 8002d2a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d041      	beq.n	8002dc0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002d40:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002d44:	d02a      	beq.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002d46:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002d4a:	d824      	bhi.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002d4c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002d50:	d008      	beq.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002d52:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002d56:	d81e      	bhi.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d00a      	beq.n	8002d72 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002d5c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d60:	d010      	beq.n	8002d84 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002d62:	e018      	b.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002d64:	4b86      	ldr	r3, [pc, #536]	@ (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	4a85      	ldr	r2, [pc, #532]	@ (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d6e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d70:	e015      	b.n	8002d9e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	3304      	adds	r3, #4
 8002d76:	2100      	movs	r1, #0
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f000 fabb 	bl	80032f4 <RCCEx_PLLSAI1_Config>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d82:	e00c      	b.n	8002d9e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	3320      	adds	r3, #32
 8002d88:	2100      	movs	r1, #0
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f000 fba6 	bl	80034dc <RCCEx_PLLSAI2_Config>
 8002d90:	4603      	mov	r3, r0
 8002d92:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d94:	e003      	b.n	8002d9e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	74fb      	strb	r3, [r7, #19]
      break;
 8002d9a:	e000      	b.n	8002d9e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002d9c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d9e:	7cfb      	ldrb	r3, [r7, #19]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d10b      	bne.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002da4:	4b76      	ldr	r3, [pc, #472]	@ (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002daa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002db2:	4973      	ldr	r1, [pc, #460]	@ (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002db4:	4313      	orrs	r3, r2
 8002db6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002dba:	e001      	b.n	8002dc0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002dbc:	7cfb      	ldrb	r3, [r7, #19]
 8002dbe:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d041      	beq.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002dd0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002dd4:	d02a      	beq.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002dd6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002dda:	d824      	bhi.n	8002e26 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002ddc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002de0:	d008      	beq.n	8002df4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002de2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002de6:	d81e      	bhi.n	8002e26 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d00a      	beq.n	8002e02 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002dec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002df0:	d010      	beq.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002df2:	e018      	b.n	8002e26 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002df4:	4b62      	ldr	r3, [pc, #392]	@ (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002df6:	68db      	ldr	r3, [r3, #12]
 8002df8:	4a61      	ldr	r2, [pc, #388]	@ (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dfa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002dfe:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002e00:	e015      	b.n	8002e2e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	3304      	adds	r3, #4
 8002e06:	2100      	movs	r1, #0
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f000 fa73 	bl	80032f4 <RCCEx_PLLSAI1_Config>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002e12:	e00c      	b.n	8002e2e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	3320      	adds	r3, #32
 8002e18:	2100      	movs	r1, #0
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f000 fb5e 	bl	80034dc <RCCEx_PLLSAI2_Config>
 8002e20:	4603      	mov	r3, r0
 8002e22:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002e24:	e003      	b.n	8002e2e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	74fb      	strb	r3, [r7, #19]
      break;
 8002e2a:	e000      	b.n	8002e2e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002e2c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e2e:	7cfb      	ldrb	r3, [r7, #19]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d10b      	bne.n	8002e4c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002e34:	4b52      	ldr	r3, [pc, #328]	@ (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e3a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e42:	494f      	ldr	r1, [pc, #316]	@ (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e44:	4313      	orrs	r3, r2
 8002e46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002e4a:	e001      	b.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e4c:	7cfb      	ldrb	r3, [r7, #19]
 8002e4e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	f000 80a0 	beq.w	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002e62:	4b47      	ldr	r3, [pc, #284]	@ (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d101      	bne.n	8002e72 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002e6e:	2301      	movs	r3, #1
 8002e70:	e000      	b.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002e72:	2300      	movs	r3, #0
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d00d      	beq.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e78:	4b41      	ldr	r3, [pc, #260]	@ (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e7c:	4a40      	ldr	r2, [pc, #256]	@ (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e82:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e84:	4b3e      	ldr	r3, [pc, #248]	@ (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e8c:	60bb      	str	r3, [r7, #8]
 8002e8e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e90:	2301      	movs	r3, #1
 8002e92:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e94:	4b3b      	ldr	r3, [pc, #236]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a3a      	ldr	r2, [pc, #232]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e9e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002ea0:	f7fe fde0 	bl	8001a64 <HAL_GetTick>
 8002ea4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002ea6:	e009      	b.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ea8:	f7fe fddc 	bl	8001a64 <HAL_GetTick>
 8002eac:	4602      	mov	r2, r0
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	1ad3      	subs	r3, r2, r3
 8002eb2:	2b02      	cmp	r3, #2
 8002eb4:	d902      	bls.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002eb6:	2303      	movs	r3, #3
 8002eb8:	74fb      	strb	r3, [r7, #19]
        break;
 8002eba:	e005      	b.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002ebc:	4b31      	ldr	r3, [pc, #196]	@ (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d0ef      	beq.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002ec8:	7cfb      	ldrb	r3, [r7, #19]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d15c      	bne.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002ece:	4b2c      	ldr	r3, [pc, #176]	@ (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ed0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ed4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ed8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d01f      	beq.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002ee6:	697a      	ldr	r2, [r7, #20]
 8002ee8:	429a      	cmp	r2, r3
 8002eea:	d019      	beq.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002eec:	4b24      	ldr	r3, [pc, #144]	@ (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ef2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ef6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002ef8:	4b21      	ldr	r3, [pc, #132]	@ (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002efa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002efe:	4a20      	ldr	r2, [pc, #128]	@ (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002f08:	4b1d      	ldr	r3, [pc, #116]	@ (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f0e:	4a1c      	ldr	r2, [pc, #112]	@ (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002f18:	4a19      	ldr	r2, [pc, #100]	@ (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	f003 0301 	and.w	r3, r3, #1
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d016      	beq.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f2a:	f7fe fd9b 	bl	8001a64 <HAL_GetTick>
 8002f2e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f30:	e00b      	b.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f32:	f7fe fd97 	bl	8001a64 <HAL_GetTick>
 8002f36:	4602      	mov	r2, r0
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	1ad3      	subs	r3, r2, r3
 8002f3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d902      	bls.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002f44:	2303      	movs	r3, #3
 8002f46:	74fb      	strb	r3, [r7, #19]
            break;
 8002f48:	e006      	b.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f4a:	4b0d      	ldr	r3, [pc, #52]	@ (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f50:	f003 0302 	and.w	r3, r3, #2
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d0ec      	beq.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002f58:	7cfb      	ldrb	r3, [r7, #19]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d10c      	bne.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f5e:	4b08      	ldr	r3, [pc, #32]	@ (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f64:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f6e:	4904      	ldr	r1, [pc, #16]	@ (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f70:	4313      	orrs	r3, r2
 8002f72:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002f76:	e009      	b.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002f78:	7cfb      	ldrb	r3, [r7, #19]
 8002f7a:	74bb      	strb	r3, [r7, #18]
 8002f7c:	e006      	b.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002f7e:	bf00      	nop
 8002f80:	40021000 	.word	0x40021000
 8002f84:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f88:	7cfb      	ldrb	r3, [r7, #19]
 8002f8a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f8c:	7c7b      	ldrb	r3, [r7, #17]
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	d105      	bne.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f92:	4b9e      	ldr	r3, [pc, #632]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f96:	4a9d      	ldr	r2, [pc, #628]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f98:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f9c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 0301 	and.w	r3, r3, #1
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d00a      	beq.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002faa:	4b98      	ldr	r3, [pc, #608]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fb0:	f023 0203 	bic.w	r2, r3, #3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fb8:	4994      	ldr	r1, [pc, #592]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 0302 	and.w	r3, r3, #2
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d00a      	beq.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002fcc:	4b8f      	ldr	r3, [pc, #572]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fd2:	f023 020c 	bic.w	r2, r3, #12
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fda:	498c      	ldr	r1, [pc, #560]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 0304 	and.w	r3, r3, #4
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d00a      	beq.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002fee:	4b87      	ldr	r3, [pc, #540]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ff0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ff4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ffc:	4983      	ldr	r1, [pc, #524]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ffe:	4313      	orrs	r3, r2
 8003000:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0308 	and.w	r3, r3, #8
 800300c:	2b00      	cmp	r3, #0
 800300e:	d00a      	beq.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003010:	4b7e      	ldr	r3, [pc, #504]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003012:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003016:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800301e:	497b      	ldr	r1, [pc, #492]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003020:	4313      	orrs	r3, r2
 8003022:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 0310 	and.w	r3, r3, #16
 800302e:	2b00      	cmp	r3, #0
 8003030:	d00a      	beq.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003032:	4b76      	ldr	r3, [pc, #472]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003034:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003038:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003040:	4972      	ldr	r1, [pc, #456]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003042:	4313      	orrs	r3, r2
 8003044:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f003 0320 	and.w	r3, r3, #32
 8003050:	2b00      	cmp	r3, #0
 8003052:	d00a      	beq.n	800306a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003054:	4b6d      	ldr	r3, [pc, #436]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003056:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800305a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003062:	496a      	ldr	r1, [pc, #424]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003064:	4313      	orrs	r3, r2
 8003066:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003072:	2b00      	cmp	r3, #0
 8003074:	d00a      	beq.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003076:	4b65      	ldr	r3, [pc, #404]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003078:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800307c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003084:	4961      	ldr	r1, [pc, #388]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003086:	4313      	orrs	r3, r2
 8003088:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003094:	2b00      	cmp	r3, #0
 8003096:	d00a      	beq.n	80030ae <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003098:	4b5c      	ldr	r3, [pc, #368]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800309a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800309e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030a6:	4959      	ldr	r1, [pc, #356]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030a8:	4313      	orrs	r3, r2
 80030aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d00a      	beq.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80030ba:	4b54      	ldr	r3, [pc, #336]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030c0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030c8:	4950      	ldr	r1, [pc, #320]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030ca:	4313      	orrs	r3, r2
 80030cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d00a      	beq.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80030dc:	4b4b      	ldr	r3, [pc, #300]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030e2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030ea:	4948      	ldr	r1, [pc, #288]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030ec:	4313      	orrs	r3, r2
 80030ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d00a      	beq.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80030fe:	4b43      	ldr	r3, [pc, #268]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003100:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003104:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800310c:	493f      	ldr	r1, [pc, #252]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800310e:	4313      	orrs	r3, r2
 8003110:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800311c:	2b00      	cmp	r3, #0
 800311e:	d028      	beq.n	8003172 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003120:	4b3a      	ldr	r3, [pc, #232]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003126:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800312e:	4937      	ldr	r1, [pc, #220]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003130:	4313      	orrs	r3, r2
 8003132:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800313a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800313e:	d106      	bne.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003140:	4b32      	ldr	r3, [pc, #200]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	4a31      	ldr	r2, [pc, #196]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003146:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800314a:	60d3      	str	r3, [r2, #12]
 800314c:	e011      	b.n	8003172 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003152:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003156:	d10c      	bne.n	8003172 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	3304      	adds	r3, #4
 800315c:	2101      	movs	r1, #1
 800315e:	4618      	mov	r0, r3
 8003160:	f000 f8c8 	bl	80032f4 <RCCEx_PLLSAI1_Config>
 8003164:	4603      	mov	r3, r0
 8003166:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003168:	7cfb      	ldrb	r3, [r7, #19]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d001      	beq.n	8003172 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800316e:	7cfb      	ldrb	r3, [r7, #19]
 8003170:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800317a:	2b00      	cmp	r3, #0
 800317c:	d028      	beq.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800317e:	4b23      	ldr	r3, [pc, #140]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003180:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003184:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800318c:	491f      	ldr	r1, [pc, #124]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800318e:	4313      	orrs	r3, r2
 8003190:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003198:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800319c:	d106      	bne.n	80031ac <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800319e:	4b1b      	ldr	r3, [pc, #108]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031a0:	68db      	ldr	r3, [r3, #12]
 80031a2:	4a1a      	ldr	r2, [pc, #104]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80031a8:	60d3      	str	r3, [r2, #12]
 80031aa:	e011      	b.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031b0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80031b4:	d10c      	bne.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	3304      	adds	r3, #4
 80031ba:	2101      	movs	r1, #1
 80031bc:	4618      	mov	r0, r3
 80031be:	f000 f899 	bl	80032f4 <RCCEx_PLLSAI1_Config>
 80031c2:	4603      	mov	r3, r0
 80031c4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80031c6:	7cfb      	ldrb	r3, [r7, #19]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d001      	beq.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80031cc:	7cfb      	ldrb	r3, [r7, #19]
 80031ce:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d02b      	beq.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80031dc:	4b0b      	ldr	r3, [pc, #44]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031e2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031ea:	4908      	ldr	r1, [pc, #32]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031ec:	4313      	orrs	r3, r2
 80031ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80031fa:	d109      	bne.n	8003210 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031fc:	4b03      	ldr	r3, [pc, #12]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031fe:	68db      	ldr	r3, [r3, #12]
 8003200:	4a02      	ldr	r2, [pc, #8]	@ (800320c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003202:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003206:	60d3      	str	r3, [r2, #12]
 8003208:	e014      	b.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800320a:	bf00      	nop
 800320c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003214:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003218:	d10c      	bne.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	3304      	adds	r3, #4
 800321e:	2101      	movs	r1, #1
 8003220:	4618      	mov	r0, r3
 8003222:	f000 f867 	bl	80032f4 <RCCEx_PLLSAI1_Config>
 8003226:	4603      	mov	r3, r0
 8003228:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800322a:	7cfb      	ldrb	r3, [r7, #19]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d001      	beq.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003230:	7cfb      	ldrb	r3, [r7, #19]
 8003232:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800323c:	2b00      	cmp	r3, #0
 800323e:	d02f      	beq.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003240:	4b2b      	ldr	r3, [pc, #172]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003242:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003246:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800324e:	4928      	ldr	r1, [pc, #160]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003250:	4313      	orrs	r3, r2
 8003252:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800325a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800325e:	d10d      	bne.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	3304      	adds	r3, #4
 8003264:	2102      	movs	r1, #2
 8003266:	4618      	mov	r0, r3
 8003268:	f000 f844 	bl	80032f4 <RCCEx_PLLSAI1_Config>
 800326c:	4603      	mov	r3, r0
 800326e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003270:	7cfb      	ldrb	r3, [r7, #19]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d014      	beq.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003276:	7cfb      	ldrb	r3, [r7, #19]
 8003278:	74bb      	strb	r3, [r7, #18]
 800327a:	e011      	b.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003280:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003284:	d10c      	bne.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	3320      	adds	r3, #32
 800328a:	2102      	movs	r1, #2
 800328c:	4618      	mov	r0, r3
 800328e:	f000 f925 	bl	80034dc <RCCEx_PLLSAI2_Config>
 8003292:	4603      	mov	r3, r0
 8003294:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003296:	7cfb      	ldrb	r3, [r7, #19]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d001      	beq.n	80032a0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800329c:	7cfb      	ldrb	r3, [r7, #19]
 800329e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d00a      	beq.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80032ac:	4b10      	ldr	r3, [pc, #64]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80032ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032b2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80032ba:	490d      	ldr	r1, [pc, #52]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80032bc:	4313      	orrs	r3, r2
 80032be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d00b      	beq.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80032ce:	4b08      	ldr	r3, [pc, #32]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80032d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032d4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80032de:	4904      	ldr	r1, [pc, #16]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80032e0:	4313      	orrs	r3, r2
 80032e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80032e6:	7cbb      	ldrb	r3, [r7, #18]
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	3718      	adds	r7, #24
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	40021000 	.word	0x40021000

080032f4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b084      	sub	sp, #16
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
 80032fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80032fe:	2300      	movs	r3, #0
 8003300:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003302:	4b75      	ldr	r3, [pc, #468]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003304:	68db      	ldr	r3, [r3, #12]
 8003306:	f003 0303 	and.w	r3, r3, #3
 800330a:	2b00      	cmp	r3, #0
 800330c:	d018      	beq.n	8003340 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800330e:	4b72      	ldr	r3, [pc, #456]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003310:	68db      	ldr	r3, [r3, #12]
 8003312:	f003 0203 	and.w	r2, r3, #3
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	429a      	cmp	r2, r3
 800331c:	d10d      	bne.n	800333a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
       ||
 8003322:	2b00      	cmp	r3, #0
 8003324:	d009      	beq.n	800333a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003326:	4b6c      	ldr	r3, [pc, #432]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003328:	68db      	ldr	r3, [r3, #12]
 800332a:	091b      	lsrs	r3, r3, #4
 800332c:	f003 0307 	and.w	r3, r3, #7
 8003330:	1c5a      	adds	r2, r3, #1
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	685b      	ldr	r3, [r3, #4]
       ||
 8003336:	429a      	cmp	r2, r3
 8003338:	d047      	beq.n	80033ca <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	73fb      	strb	r3, [r7, #15]
 800333e:	e044      	b.n	80033ca <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	2b03      	cmp	r3, #3
 8003346:	d018      	beq.n	800337a <RCCEx_PLLSAI1_Config+0x86>
 8003348:	2b03      	cmp	r3, #3
 800334a:	d825      	bhi.n	8003398 <RCCEx_PLLSAI1_Config+0xa4>
 800334c:	2b01      	cmp	r3, #1
 800334e:	d002      	beq.n	8003356 <RCCEx_PLLSAI1_Config+0x62>
 8003350:	2b02      	cmp	r3, #2
 8003352:	d009      	beq.n	8003368 <RCCEx_PLLSAI1_Config+0x74>
 8003354:	e020      	b.n	8003398 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003356:	4b60      	ldr	r3, [pc, #384]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 0302 	and.w	r3, r3, #2
 800335e:	2b00      	cmp	r3, #0
 8003360:	d11d      	bne.n	800339e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003366:	e01a      	b.n	800339e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003368:	4b5b      	ldr	r3, [pc, #364]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003370:	2b00      	cmp	r3, #0
 8003372:	d116      	bne.n	80033a2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003378:	e013      	b.n	80033a2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800337a:	4b57      	ldr	r3, [pc, #348]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d10f      	bne.n	80033a6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003386:	4b54      	ldr	r3, [pc, #336]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d109      	bne.n	80033a6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003396:	e006      	b.n	80033a6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003398:	2301      	movs	r3, #1
 800339a:	73fb      	strb	r3, [r7, #15]
      break;
 800339c:	e004      	b.n	80033a8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800339e:	bf00      	nop
 80033a0:	e002      	b.n	80033a8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80033a2:	bf00      	nop
 80033a4:	e000      	b.n	80033a8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80033a6:	bf00      	nop
    }

    if(status == HAL_OK)
 80033a8:	7bfb      	ldrb	r3, [r7, #15]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d10d      	bne.n	80033ca <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80033ae:	4b4a      	ldr	r3, [pc, #296]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033b0:	68db      	ldr	r3, [r3, #12]
 80033b2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6819      	ldr	r1, [r3, #0]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	3b01      	subs	r3, #1
 80033c0:	011b      	lsls	r3, r3, #4
 80033c2:	430b      	orrs	r3, r1
 80033c4:	4944      	ldr	r1, [pc, #272]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033c6:	4313      	orrs	r3, r2
 80033c8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80033ca:	7bfb      	ldrb	r3, [r7, #15]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d17d      	bne.n	80034cc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80033d0:	4b41      	ldr	r3, [pc, #260]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a40      	ldr	r2, [pc, #256]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033d6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80033da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033dc:	f7fe fb42 	bl	8001a64 <HAL_GetTick>
 80033e0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80033e2:	e009      	b.n	80033f8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80033e4:	f7fe fb3e 	bl	8001a64 <HAL_GetTick>
 80033e8:	4602      	mov	r2, r0
 80033ea:	68bb      	ldr	r3, [r7, #8]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	2b02      	cmp	r3, #2
 80033f0:	d902      	bls.n	80033f8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80033f2:	2303      	movs	r3, #3
 80033f4:	73fb      	strb	r3, [r7, #15]
        break;
 80033f6:	e005      	b.n	8003404 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80033f8:	4b37      	ldr	r3, [pc, #220]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003400:	2b00      	cmp	r3, #0
 8003402:	d1ef      	bne.n	80033e4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003404:	7bfb      	ldrb	r3, [r7, #15]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d160      	bne.n	80034cc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d111      	bne.n	8003434 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003410:	4b31      	ldr	r3, [pc, #196]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003412:	691b      	ldr	r3, [r3, #16]
 8003414:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003418:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800341c:	687a      	ldr	r2, [r7, #4]
 800341e:	6892      	ldr	r2, [r2, #8]
 8003420:	0211      	lsls	r1, r2, #8
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	68d2      	ldr	r2, [r2, #12]
 8003426:	0912      	lsrs	r2, r2, #4
 8003428:	0452      	lsls	r2, r2, #17
 800342a:	430a      	orrs	r2, r1
 800342c:	492a      	ldr	r1, [pc, #168]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800342e:	4313      	orrs	r3, r2
 8003430:	610b      	str	r3, [r1, #16]
 8003432:	e027      	b.n	8003484 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	2b01      	cmp	r3, #1
 8003438:	d112      	bne.n	8003460 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800343a:	4b27      	ldr	r3, [pc, #156]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800343c:	691b      	ldr	r3, [r3, #16]
 800343e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003442:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003446:	687a      	ldr	r2, [r7, #4]
 8003448:	6892      	ldr	r2, [r2, #8]
 800344a:	0211      	lsls	r1, r2, #8
 800344c:	687a      	ldr	r2, [r7, #4]
 800344e:	6912      	ldr	r2, [r2, #16]
 8003450:	0852      	lsrs	r2, r2, #1
 8003452:	3a01      	subs	r2, #1
 8003454:	0552      	lsls	r2, r2, #21
 8003456:	430a      	orrs	r2, r1
 8003458:	491f      	ldr	r1, [pc, #124]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800345a:	4313      	orrs	r3, r2
 800345c:	610b      	str	r3, [r1, #16]
 800345e:	e011      	b.n	8003484 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003460:	4b1d      	ldr	r3, [pc, #116]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003462:	691b      	ldr	r3, [r3, #16]
 8003464:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003468:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800346c:	687a      	ldr	r2, [r7, #4]
 800346e:	6892      	ldr	r2, [r2, #8]
 8003470:	0211      	lsls	r1, r2, #8
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	6952      	ldr	r2, [r2, #20]
 8003476:	0852      	lsrs	r2, r2, #1
 8003478:	3a01      	subs	r2, #1
 800347a:	0652      	lsls	r2, r2, #25
 800347c:	430a      	orrs	r2, r1
 800347e:	4916      	ldr	r1, [pc, #88]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003480:	4313      	orrs	r3, r2
 8003482:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003484:	4b14      	ldr	r3, [pc, #80]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a13      	ldr	r2, [pc, #76]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800348a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800348e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003490:	f7fe fae8 	bl	8001a64 <HAL_GetTick>
 8003494:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003496:	e009      	b.n	80034ac <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003498:	f7fe fae4 	bl	8001a64 <HAL_GetTick>
 800349c:	4602      	mov	r2, r0
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	1ad3      	subs	r3, r2, r3
 80034a2:	2b02      	cmp	r3, #2
 80034a4:	d902      	bls.n	80034ac <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80034a6:	2303      	movs	r3, #3
 80034a8:	73fb      	strb	r3, [r7, #15]
          break;
 80034aa:	e005      	b.n	80034b8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80034ac:	4b0a      	ldr	r3, [pc, #40]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d0ef      	beq.n	8003498 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80034b8:	7bfb      	ldrb	r3, [r7, #15]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d106      	bne.n	80034cc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80034be:	4b06      	ldr	r3, [pc, #24]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034c0:	691a      	ldr	r2, [r3, #16]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	699b      	ldr	r3, [r3, #24]
 80034c6:	4904      	ldr	r1, [pc, #16]	@ (80034d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034c8:	4313      	orrs	r3, r2
 80034ca:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80034cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3710      	adds	r7, #16
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}
 80034d6:	bf00      	nop
 80034d8:	40021000 	.word	0x40021000

080034dc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b084      	sub	sp, #16
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
 80034e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80034e6:	2300      	movs	r3, #0
 80034e8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80034ea:	4b6a      	ldr	r3, [pc, #424]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034ec:	68db      	ldr	r3, [r3, #12]
 80034ee:	f003 0303 	and.w	r3, r3, #3
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d018      	beq.n	8003528 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80034f6:	4b67      	ldr	r3, [pc, #412]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034f8:	68db      	ldr	r3, [r3, #12]
 80034fa:	f003 0203 	and.w	r2, r3, #3
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	429a      	cmp	r2, r3
 8003504:	d10d      	bne.n	8003522 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
       ||
 800350a:	2b00      	cmp	r3, #0
 800350c:	d009      	beq.n	8003522 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800350e:	4b61      	ldr	r3, [pc, #388]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003510:	68db      	ldr	r3, [r3, #12]
 8003512:	091b      	lsrs	r3, r3, #4
 8003514:	f003 0307 	and.w	r3, r3, #7
 8003518:	1c5a      	adds	r2, r3, #1
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	685b      	ldr	r3, [r3, #4]
       ||
 800351e:	429a      	cmp	r2, r3
 8003520:	d047      	beq.n	80035b2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	73fb      	strb	r3, [r7, #15]
 8003526:	e044      	b.n	80035b2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	2b03      	cmp	r3, #3
 800352e:	d018      	beq.n	8003562 <RCCEx_PLLSAI2_Config+0x86>
 8003530:	2b03      	cmp	r3, #3
 8003532:	d825      	bhi.n	8003580 <RCCEx_PLLSAI2_Config+0xa4>
 8003534:	2b01      	cmp	r3, #1
 8003536:	d002      	beq.n	800353e <RCCEx_PLLSAI2_Config+0x62>
 8003538:	2b02      	cmp	r3, #2
 800353a:	d009      	beq.n	8003550 <RCCEx_PLLSAI2_Config+0x74>
 800353c:	e020      	b.n	8003580 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800353e:	4b55      	ldr	r3, [pc, #340]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0302 	and.w	r3, r3, #2
 8003546:	2b00      	cmp	r3, #0
 8003548:	d11d      	bne.n	8003586 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800354e:	e01a      	b.n	8003586 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003550:	4b50      	ldr	r3, [pc, #320]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003558:	2b00      	cmp	r3, #0
 800355a:	d116      	bne.n	800358a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800355c:	2301      	movs	r3, #1
 800355e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003560:	e013      	b.n	800358a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003562:	4b4c      	ldr	r3, [pc, #304]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800356a:	2b00      	cmp	r3, #0
 800356c:	d10f      	bne.n	800358e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800356e:	4b49      	ldr	r3, [pc, #292]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003576:	2b00      	cmp	r3, #0
 8003578:	d109      	bne.n	800358e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800357e:	e006      	b.n	800358e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	73fb      	strb	r3, [r7, #15]
      break;
 8003584:	e004      	b.n	8003590 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003586:	bf00      	nop
 8003588:	e002      	b.n	8003590 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800358a:	bf00      	nop
 800358c:	e000      	b.n	8003590 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800358e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003590:	7bfb      	ldrb	r3, [r7, #15]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d10d      	bne.n	80035b2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003596:	4b3f      	ldr	r3, [pc, #252]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003598:	68db      	ldr	r3, [r3, #12]
 800359a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6819      	ldr	r1, [r3, #0]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	3b01      	subs	r3, #1
 80035a8:	011b      	lsls	r3, r3, #4
 80035aa:	430b      	orrs	r3, r1
 80035ac:	4939      	ldr	r1, [pc, #228]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035ae:	4313      	orrs	r3, r2
 80035b0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80035b2:	7bfb      	ldrb	r3, [r7, #15]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d167      	bne.n	8003688 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80035b8:	4b36      	ldr	r3, [pc, #216]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a35      	ldr	r2, [pc, #212]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80035c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035c4:	f7fe fa4e 	bl	8001a64 <HAL_GetTick>
 80035c8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80035ca:	e009      	b.n	80035e0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80035cc:	f7fe fa4a 	bl	8001a64 <HAL_GetTick>
 80035d0:	4602      	mov	r2, r0
 80035d2:	68bb      	ldr	r3, [r7, #8]
 80035d4:	1ad3      	subs	r3, r2, r3
 80035d6:	2b02      	cmp	r3, #2
 80035d8:	d902      	bls.n	80035e0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80035da:	2303      	movs	r3, #3
 80035dc:	73fb      	strb	r3, [r7, #15]
        break;
 80035de:	e005      	b.n	80035ec <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80035e0:	4b2c      	ldr	r3, [pc, #176]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d1ef      	bne.n	80035cc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80035ec:	7bfb      	ldrb	r3, [r7, #15]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d14a      	bne.n	8003688 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d111      	bne.n	800361c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80035f8:	4b26      	ldr	r3, [pc, #152]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035fa:	695b      	ldr	r3, [r3, #20]
 80035fc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003600:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003604:	687a      	ldr	r2, [r7, #4]
 8003606:	6892      	ldr	r2, [r2, #8]
 8003608:	0211      	lsls	r1, r2, #8
 800360a:	687a      	ldr	r2, [r7, #4]
 800360c:	68d2      	ldr	r2, [r2, #12]
 800360e:	0912      	lsrs	r2, r2, #4
 8003610:	0452      	lsls	r2, r2, #17
 8003612:	430a      	orrs	r2, r1
 8003614:	491f      	ldr	r1, [pc, #124]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003616:	4313      	orrs	r3, r2
 8003618:	614b      	str	r3, [r1, #20]
 800361a:	e011      	b.n	8003640 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800361c:	4b1d      	ldr	r3, [pc, #116]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 800361e:	695b      	ldr	r3, [r3, #20]
 8003620:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003624:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003628:	687a      	ldr	r2, [r7, #4]
 800362a:	6892      	ldr	r2, [r2, #8]
 800362c:	0211      	lsls	r1, r2, #8
 800362e:	687a      	ldr	r2, [r7, #4]
 8003630:	6912      	ldr	r2, [r2, #16]
 8003632:	0852      	lsrs	r2, r2, #1
 8003634:	3a01      	subs	r2, #1
 8003636:	0652      	lsls	r2, r2, #25
 8003638:	430a      	orrs	r2, r1
 800363a:	4916      	ldr	r1, [pc, #88]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 800363c:	4313      	orrs	r3, r2
 800363e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003640:	4b14      	ldr	r3, [pc, #80]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a13      	ldr	r2, [pc, #76]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003646:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800364a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800364c:	f7fe fa0a 	bl	8001a64 <HAL_GetTick>
 8003650:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003652:	e009      	b.n	8003668 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003654:	f7fe fa06 	bl	8001a64 <HAL_GetTick>
 8003658:	4602      	mov	r2, r0
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	1ad3      	subs	r3, r2, r3
 800365e:	2b02      	cmp	r3, #2
 8003660:	d902      	bls.n	8003668 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003662:	2303      	movs	r3, #3
 8003664:	73fb      	strb	r3, [r7, #15]
          break;
 8003666:	e005      	b.n	8003674 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003668:	4b0a      	ldr	r3, [pc, #40]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003670:	2b00      	cmp	r3, #0
 8003672:	d0ef      	beq.n	8003654 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003674:	7bfb      	ldrb	r3, [r7, #15]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d106      	bne.n	8003688 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800367a:	4b06      	ldr	r3, [pc, #24]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 800367c:	695a      	ldr	r2, [r3, #20]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	695b      	ldr	r3, [r3, #20]
 8003682:	4904      	ldr	r1, [pc, #16]	@ (8003694 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003684:	4313      	orrs	r3, r2
 8003686:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003688:	7bfb      	ldrb	r3, [r7, #15]
}
 800368a:	4618      	mov	r0, r3
 800368c:	3710      	adds	r7, #16
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}
 8003692:	bf00      	nop
 8003694:	40021000 	.word	0x40021000

08003698 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b082      	sub	sp, #8
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d101      	bne.n	80036aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e049      	b.n	800373e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d106      	bne.n	80036c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2200      	movs	r2, #0
 80036ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	f7fe f81c 	bl	80016fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2202      	movs	r2, #2
 80036c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	3304      	adds	r3, #4
 80036d4:	4619      	mov	r1, r3
 80036d6:	4610      	mov	r0, r2
 80036d8:	f000 fb06 	bl	8003ce8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2201      	movs	r2, #1
 80036e0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2201      	movs	r2, #1
 80036e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2201      	movs	r2, #1
 80036f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2201      	movs	r2, #1
 80036f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2201      	movs	r2, #1
 8003700:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2201      	movs	r2, #1
 8003708:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2201      	movs	r2, #1
 8003710:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2201      	movs	r2, #1
 8003718:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2201      	movs	r2, #1
 8003720:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2201      	movs	r2, #1
 8003728:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2201      	movs	r2, #1
 8003730:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2201      	movs	r2, #1
 8003738:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800373c:	2300      	movs	r3, #0
}
 800373e:	4618      	mov	r0, r3
 8003740:	3708      	adds	r7, #8
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}
	...

08003748 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003748:	b480      	push	{r7}
 800374a:	b085      	sub	sp, #20
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003756:	b2db      	uxtb	r3, r3
 8003758:	2b01      	cmp	r3, #1
 800375a:	d001      	beq.n	8003760 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	e047      	b.n	80037f0 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2202      	movs	r2, #2
 8003764:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a23      	ldr	r2, [pc, #140]	@ (80037fc <HAL_TIM_Base_Start+0xb4>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d01d      	beq.n	80037ae <HAL_TIM_Base_Start+0x66>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800377a:	d018      	beq.n	80037ae <HAL_TIM_Base_Start+0x66>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a1f      	ldr	r2, [pc, #124]	@ (8003800 <HAL_TIM_Base_Start+0xb8>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d013      	beq.n	80037ae <HAL_TIM_Base_Start+0x66>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a1e      	ldr	r2, [pc, #120]	@ (8003804 <HAL_TIM_Base_Start+0xbc>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d00e      	beq.n	80037ae <HAL_TIM_Base_Start+0x66>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a1c      	ldr	r2, [pc, #112]	@ (8003808 <HAL_TIM_Base_Start+0xc0>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d009      	beq.n	80037ae <HAL_TIM_Base_Start+0x66>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a1b      	ldr	r2, [pc, #108]	@ (800380c <HAL_TIM_Base_Start+0xc4>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d004      	beq.n	80037ae <HAL_TIM_Base_Start+0x66>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a19      	ldr	r2, [pc, #100]	@ (8003810 <HAL_TIM_Base_Start+0xc8>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d115      	bne.n	80037da <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	689a      	ldr	r2, [r3, #8]
 80037b4:	4b17      	ldr	r3, [pc, #92]	@ (8003814 <HAL_TIM_Base_Start+0xcc>)
 80037b6:	4013      	ands	r3, r2
 80037b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2b06      	cmp	r3, #6
 80037be:	d015      	beq.n	80037ec <HAL_TIM_Base_Start+0xa4>
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037c6:	d011      	beq.n	80037ec <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f042 0201 	orr.w	r2, r2, #1
 80037d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037d8:	e008      	b.n	80037ec <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	681a      	ldr	r2, [r3, #0]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f042 0201 	orr.w	r2, r2, #1
 80037e8:	601a      	str	r2, [r3, #0]
 80037ea:	e000      	b.n	80037ee <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037ec:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80037ee:	2300      	movs	r3, #0
}
 80037f0:	4618      	mov	r0, r3
 80037f2:	3714      	adds	r7, #20
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr
 80037fc:	40012c00 	.word	0x40012c00
 8003800:	40000400 	.word	0x40000400
 8003804:	40000800 	.word	0x40000800
 8003808:	40000c00 	.word	0x40000c00
 800380c:	40013400 	.word	0x40013400
 8003810:	40014000 	.word	0x40014000
 8003814:	00010007 	.word	0x00010007

08003818 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003818:	b480      	push	{r7}
 800381a:	b085      	sub	sp, #20
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003826:	b2db      	uxtb	r3, r3
 8003828:	2b01      	cmp	r3, #1
 800382a:	d001      	beq.n	8003830 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	e04f      	b.n	80038d0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2202      	movs	r2, #2
 8003834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	68da      	ldr	r2, [r3, #12]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f042 0201 	orr.w	r2, r2, #1
 8003846:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a23      	ldr	r2, [pc, #140]	@ (80038dc <HAL_TIM_Base_Start_IT+0xc4>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d01d      	beq.n	800388e <HAL_TIM_Base_Start_IT+0x76>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800385a:	d018      	beq.n	800388e <HAL_TIM_Base_Start_IT+0x76>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a1f      	ldr	r2, [pc, #124]	@ (80038e0 <HAL_TIM_Base_Start_IT+0xc8>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d013      	beq.n	800388e <HAL_TIM_Base_Start_IT+0x76>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a1e      	ldr	r2, [pc, #120]	@ (80038e4 <HAL_TIM_Base_Start_IT+0xcc>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d00e      	beq.n	800388e <HAL_TIM_Base_Start_IT+0x76>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a1c      	ldr	r2, [pc, #112]	@ (80038e8 <HAL_TIM_Base_Start_IT+0xd0>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d009      	beq.n	800388e <HAL_TIM_Base_Start_IT+0x76>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a1b      	ldr	r2, [pc, #108]	@ (80038ec <HAL_TIM_Base_Start_IT+0xd4>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d004      	beq.n	800388e <HAL_TIM_Base_Start_IT+0x76>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a19      	ldr	r2, [pc, #100]	@ (80038f0 <HAL_TIM_Base_Start_IT+0xd8>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d115      	bne.n	80038ba <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	689a      	ldr	r2, [r3, #8]
 8003894:	4b17      	ldr	r3, [pc, #92]	@ (80038f4 <HAL_TIM_Base_Start_IT+0xdc>)
 8003896:	4013      	ands	r3, r2
 8003898:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2b06      	cmp	r3, #6
 800389e:	d015      	beq.n	80038cc <HAL_TIM_Base_Start_IT+0xb4>
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038a6:	d011      	beq.n	80038cc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f042 0201 	orr.w	r2, r2, #1
 80038b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038b8:	e008      	b.n	80038cc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f042 0201 	orr.w	r2, r2, #1
 80038c8:	601a      	str	r2, [r3, #0]
 80038ca:	e000      	b.n	80038ce <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038cc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80038ce:	2300      	movs	r3, #0
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3714      	adds	r7, #20
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr
 80038dc:	40012c00 	.word	0x40012c00
 80038e0:	40000400 	.word	0x40000400
 80038e4:	40000800 	.word	0x40000800
 80038e8:	40000c00 	.word	0x40000c00
 80038ec:	40013400 	.word	0x40013400
 80038f0:	40014000 	.word	0x40014000
 80038f4:	00010007 	.word	0x00010007

080038f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b084      	sub	sp, #16
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	68db      	ldr	r3, [r3, #12]
 8003906:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	691b      	ldr	r3, [r3, #16]
 800390e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	f003 0302 	and.w	r3, r3, #2
 8003916:	2b00      	cmp	r3, #0
 8003918:	d020      	beq.n	800395c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	f003 0302 	and.w	r3, r3, #2
 8003920:	2b00      	cmp	r3, #0
 8003922:	d01b      	beq.n	800395c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f06f 0202 	mvn.w	r2, #2
 800392c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2201      	movs	r2, #1
 8003932:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	699b      	ldr	r3, [r3, #24]
 800393a:	f003 0303 	and.w	r3, r3, #3
 800393e:	2b00      	cmp	r3, #0
 8003940:	d003      	beq.n	800394a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	f000 f9b2 	bl	8003cac <HAL_TIM_IC_CaptureCallback>
 8003948:	e005      	b.n	8003956 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800394a:	6878      	ldr	r0, [r7, #4]
 800394c:	f000 f9a4 	bl	8003c98 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	f000 f9b5 	bl	8003cc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2200      	movs	r2, #0
 800395a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	f003 0304 	and.w	r3, r3, #4
 8003962:	2b00      	cmp	r3, #0
 8003964:	d020      	beq.n	80039a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	f003 0304 	and.w	r3, r3, #4
 800396c:	2b00      	cmp	r3, #0
 800396e:	d01b      	beq.n	80039a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f06f 0204 	mvn.w	r2, #4
 8003978:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2202      	movs	r2, #2
 800397e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	699b      	ldr	r3, [r3, #24]
 8003986:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800398a:	2b00      	cmp	r3, #0
 800398c:	d003      	beq.n	8003996 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	f000 f98c 	bl	8003cac <HAL_TIM_IC_CaptureCallback>
 8003994:	e005      	b.n	80039a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f000 f97e 	bl	8003c98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800399c:	6878      	ldr	r0, [r7, #4]
 800399e:	f000 f98f 	bl	8003cc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2200      	movs	r2, #0
 80039a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	f003 0308 	and.w	r3, r3, #8
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d020      	beq.n	80039f4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	f003 0308 	and.w	r3, r3, #8
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d01b      	beq.n	80039f4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f06f 0208 	mvn.w	r2, #8
 80039c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2204      	movs	r2, #4
 80039ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	69db      	ldr	r3, [r3, #28]
 80039d2:	f003 0303 	and.w	r3, r3, #3
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d003      	beq.n	80039e2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	f000 f966 	bl	8003cac <HAL_TIM_IC_CaptureCallback>
 80039e0:	e005      	b.n	80039ee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039e2:	6878      	ldr	r0, [r7, #4]
 80039e4:	f000 f958 	bl	8003c98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	f000 f969 	bl	8003cc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2200      	movs	r2, #0
 80039f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	f003 0310 	and.w	r3, r3, #16
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d020      	beq.n	8003a40 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	f003 0310 	and.w	r3, r3, #16
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d01b      	beq.n	8003a40 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f06f 0210 	mvn.w	r2, #16
 8003a10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2208      	movs	r2, #8
 8003a16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	69db      	ldr	r3, [r3, #28]
 8003a1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d003      	beq.n	8003a2e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	f000 f940 	bl	8003cac <HAL_TIM_IC_CaptureCallback>
 8003a2c:	e005      	b.n	8003a3a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a2e:	6878      	ldr	r0, [r7, #4]
 8003a30:	f000 f932 	bl	8003c98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a34:	6878      	ldr	r0, [r7, #4]
 8003a36:	f000 f943 	bl	8003cc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	f003 0301 	and.w	r3, r3, #1
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d00c      	beq.n	8003a64 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	f003 0301 	and.w	r3, r3, #1
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d007      	beq.n	8003a64 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f06f 0201 	mvn.w	r2, #1
 8003a5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a5e:	6878      	ldr	r0, [r7, #4]
 8003a60:	f7fd fe0c 	bl	800167c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d104      	bne.n	8003a78 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d00c      	beq.n	8003a92 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d007      	beq.n	8003a92 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003a8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003a8c:	6878      	ldr	r0, [r7, #4]
 8003a8e:	f000 fafd 	bl	800408c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d00c      	beq.n	8003ab6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d007      	beq.n	8003ab6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003aae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003ab0:	6878      	ldr	r0, [r7, #4]
 8003ab2:	f000 faf5 	bl	80040a0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d00c      	beq.n	8003ada <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d007      	beq.n	8003ada <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003ad2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	f000 f8fd 	bl	8003cd4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	f003 0320 	and.w	r3, r3, #32
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d00c      	beq.n	8003afe <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f003 0320 	and.w	r3, r3, #32
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d007      	beq.n	8003afe <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f06f 0220 	mvn.w	r2, #32
 8003af6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003af8:	6878      	ldr	r0, [r7, #4]
 8003afa:	f000 fabd 	bl	8004078 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003afe:	bf00      	nop
 8003b00:	3710      	adds	r7, #16
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}

08003b06 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003b06:	b580      	push	{r7, lr}
 8003b08:	b084      	sub	sp, #16
 8003b0a:	af00      	add	r7, sp, #0
 8003b0c:	6078      	str	r0, [r7, #4]
 8003b0e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b10:	2300      	movs	r3, #0
 8003b12:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d101      	bne.n	8003b22 <HAL_TIM_ConfigClockSource+0x1c>
 8003b1e:	2302      	movs	r3, #2
 8003b20:	e0b6      	b.n	8003c90 <HAL_TIM_ConfigClockSource+0x18a>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2201      	movs	r2, #1
 8003b26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2202      	movs	r2, #2
 8003b2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b40:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003b44:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003b4c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	68ba      	ldr	r2, [r7, #8]
 8003b54:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b5e:	d03e      	beq.n	8003bde <HAL_TIM_ConfigClockSource+0xd8>
 8003b60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b64:	f200 8087 	bhi.w	8003c76 <HAL_TIM_ConfigClockSource+0x170>
 8003b68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b6c:	f000 8086 	beq.w	8003c7c <HAL_TIM_ConfigClockSource+0x176>
 8003b70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b74:	d87f      	bhi.n	8003c76 <HAL_TIM_ConfigClockSource+0x170>
 8003b76:	2b70      	cmp	r3, #112	@ 0x70
 8003b78:	d01a      	beq.n	8003bb0 <HAL_TIM_ConfigClockSource+0xaa>
 8003b7a:	2b70      	cmp	r3, #112	@ 0x70
 8003b7c:	d87b      	bhi.n	8003c76 <HAL_TIM_ConfigClockSource+0x170>
 8003b7e:	2b60      	cmp	r3, #96	@ 0x60
 8003b80:	d050      	beq.n	8003c24 <HAL_TIM_ConfigClockSource+0x11e>
 8003b82:	2b60      	cmp	r3, #96	@ 0x60
 8003b84:	d877      	bhi.n	8003c76 <HAL_TIM_ConfigClockSource+0x170>
 8003b86:	2b50      	cmp	r3, #80	@ 0x50
 8003b88:	d03c      	beq.n	8003c04 <HAL_TIM_ConfigClockSource+0xfe>
 8003b8a:	2b50      	cmp	r3, #80	@ 0x50
 8003b8c:	d873      	bhi.n	8003c76 <HAL_TIM_ConfigClockSource+0x170>
 8003b8e:	2b40      	cmp	r3, #64	@ 0x40
 8003b90:	d058      	beq.n	8003c44 <HAL_TIM_ConfigClockSource+0x13e>
 8003b92:	2b40      	cmp	r3, #64	@ 0x40
 8003b94:	d86f      	bhi.n	8003c76 <HAL_TIM_ConfigClockSource+0x170>
 8003b96:	2b30      	cmp	r3, #48	@ 0x30
 8003b98:	d064      	beq.n	8003c64 <HAL_TIM_ConfigClockSource+0x15e>
 8003b9a:	2b30      	cmp	r3, #48	@ 0x30
 8003b9c:	d86b      	bhi.n	8003c76 <HAL_TIM_ConfigClockSource+0x170>
 8003b9e:	2b20      	cmp	r3, #32
 8003ba0:	d060      	beq.n	8003c64 <HAL_TIM_ConfigClockSource+0x15e>
 8003ba2:	2b20      	cmp	r3, #32
 8003ba4:	d867      	bhi.n	8003c76 <HAL_TIM_ConfigClockSource+0x170>
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d05c      	beq.n	8003c64 <HAL_TIM_ConfigClockSource+0x15e>
 8003baa:	2b10      	cmp	r3, #16
 8003bac:	d05a      	beq.n	8003c64 <HAL_TIM_ConfigClockSource+0x15e>
 8003bae:	e062      	b.n	8003c76 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003bc0:	f000 f9b2 	bl	8003f28 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003bd2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	68ba      	ldr	r2, [r7, #8]
 8003bda:	609a      	str	r2, [r3, #8]
      break;
 8003bdc:	e04f      	b.n	8003c7e <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003bee:	f000 f99b 	bl	8003f28 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	689a      	ldr	r2, [r3, #8]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003c00:	609a      	str	r2, [r3, #8]
      break;
 8003c02:	e03c      	b.n	8003c7e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c10:	461a      	mov	r2, r3
 8003c12:	f000 f90f 	bl	8003e34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	2150      	movs	r1, #80	@ 0x50
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f000 f968 	bl	8003ef2 <TIM_ITRx_SetConfig>
      break;
 8003c22:	e02c      	b.n	8003c7e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c30:	461a      	mov	r2, r3
 8003c32:	f000 f92e 	bl	8003e92 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	2160      	movs	r1, #96	@ 0x60
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f000 f958 	bl	8003ef2 <TIM_ITRx_SetConfig>
      break;
 8003c42:	e01c      	b.n	8003c7e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c50:	461a      	mov	r2, r3
 8003c52:	f000 f8ef 	bl	8003e34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	2140      	movs	r1, #64	@ 0x40
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f000 f948 	bl	8003ef2 <TIM_ITRx_SetConfig>
      break;
 8003c62:	e00c      	b.n	8003c7e <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681a      	ldr	r2, [r3, #0]
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4619      	mov	r1, r3
 8003c6e:	4610      	mov	r0, r2
 8003c70:	f000 f93f 	bl	8003ef2 <TIM_ITRx_SetConfig>
      break;
 8003c74:	e003      	b.n	8003c7e <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	73fb      	strb	r3, [r7, #15]
      break;
 8003c7a:	e000      	b.n	8003c7e <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003c7c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2201      	movs	r2, #1
 8003c82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003c8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	3710      	adds	r7, #16
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}

08003c98 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003ca0:	bf00      	nop
 8003ca2:	370c      	adds	r7, #12
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr

08003cac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003cb4:	bf00      	nop
 8003cb6:	370c      	adds	r7, #12
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbe:	4770      	bx	lr

08003cc0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b083      	sub	sp, #12
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003cc8:	bf00      	nop
 8003cca:	370c      	adds	r7, #12
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd2:	4770      	bx	lr

08003cd4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b083      	sub	sp, #12
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003cdc:	bf00      	nop
 8003cde:	370c      	adds	r7, #12
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce6:	4770      	bx	lr

08003ce8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b085      	sub	sp, #20
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
 8003cf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	4a46      	ldr	r2, [pc, #280]	@ (8003e14 <TIM_Base_SetConfig+0x12c>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d013      	beq.n	8003d28 <TIM_Base_SetConfig+0x40>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d06:	d00f      	beq.n	8003d28 <TIM_Base_SetConfig+0x40>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	4a43      	ldr	r2, [pc, #268]	@ (8003e18 <TIM_Base_SetConfig+0x130>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d00b      	beq.n	8003d28 <TIM_Base_SetConfig+0x40>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	4a42      	ldr	r2, [pc, #264]	@ (8003e1c <TIM_Base_SetConfig+0x134>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d007      	beq.n	8003d28 <TIM_Base_SetConfig+0x40>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	4a41      	ldr	r2, [pc, #260]	@ (8003e20 <TIM_Base_SetConfig+0x138>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d003      	beq.n	8003d28 <TIM_Base_SetConfig+0x40>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	4a40      	ldr	r2, [pc, #256]	@ (8003e24 <TIM_Base_SetConfig+0x13c>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d108      	bne.n	8003d3a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	68fa      	ldr	r2, [r7, #12]
 8003d36:	4313      	orrs	r3, r2
 8003d38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	4a35      	ldr	r2, [pc, #212]	@ (8003e14 <TIM_Base_SetConfig+0x12c>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d01f      	beq.n	8003d82 <TIM_Base_SetConfig+0x9a>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d48:	d01b      	beq.n	8003d82 <TIM_Base_SetConfig+0x9a>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	4a32      	ldr	r2, [pc, #200]	@ (8003e18 <TIM_Base_SetConfig+0x130>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d017      	beq.n	8003d82 <TIM_Base_SetConfig+0x9a>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	4a31      	ldr	r2, [pc, #196]	@ (8003e1c <TIM_Base_SetConfig+0x134>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d013      	beq.n	8003d82 <TIM_Base_SetConfig+0x9a>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	4a30      	ldr	r2, [pc, #192]	@ (8003e20 <TIM_Base_SetConfig+0x138>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d00f      	beq.n	8003d82 <TIM_Base_SetConfig+0x9a>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	4a2f      	ldr	r2, [pc, #188]	@ (8003e24 <TIM_Base_SetConfig+0x13c>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d00b      	beq.n	8003d82 <TIM_Base_SetConfig+0x9a>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	4a2e      	ldr	r2, [pc, #184]	@ (8003e28 <TIM_Base_SetConfig+0x140>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d007      	beq.n	8003d82 <TIM_Base_SetConfig+0x9a>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	4a2d      	ldr	r2, [pc, #180]	@ (8003e2c <TIM_Base_SetConfig+0x144>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d003      	beq.n	8003d82 <TIM_Base_SetConfig+0x9a>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	4a2c      	ldr	r2, [pc, #176]	@ (8003e30 <TIM_Base_SetConfig+0x148>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d108      	bne.n	8003d94 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	68db      	ldr	r3, [r3, #12]
 8003d8e:	68fa      	ldr	r2, [r7, #12]
 8003d90:	4313      	orrs	r3, r2
 8003d92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	695b      	ldr	r3, [r3, #20]
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	68fa      	ldr	r2, [r7, #12]
 8003da6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	689a      	ldr	r2, [r3, #8]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	681a      	ldr	r2, [r3, #0]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	4a16      	ldr	r2, [pc, #88]	@ (8003e14 <TIM_Base_SetConfig+0x12c>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d00f      	beq.n	8003de0 <TIM_Base_SetConfig+0xf8>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	4a18      	ldr	r2, [pc, #96]	@ (8003e24 <TIM_Base_SetConfig+0x13c>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d00b      	beq.n	8003de0 <TIM_Base_SetConfig+0xf8>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	4a17      	ldr	r2, [pc, #92]	@ (8003e28 <TIM_Base_SetConfig+0x140>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d007      	beq.n	8003de0 <TIM_Base_SetConfig+0xf8>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	4a16      	ldr	r2, [pc, #88]	@ (8003e2c <TIM_Base_SetConfig+0x144>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d003      	beq.n	8003de0 <TIM_Base_SetConfig+0xf8>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	4a15      	ldr	r2, [pc, #84]	@ (8003e30 <TIM_Base_SetConfig+0x148>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d103      	bne.n	8003de8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	691a      	ldr	r2, [r3, #16]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2201      	movs	r2, #1
 8003dec:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	691b      	ldr	r3, [r3, #16]
 8003df2:	f003 0301 	and.w	r3, r3, #1
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d105      	bne.n	8003e06 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	691b      	ldr	r3, [r3, #16]
 8003dfe:	f023 0201 	bic.w	r2, r3, #1
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	611a      	str	r2, [r3, #16]
  }
}
 8003e06:	bf00      	nop
 8003e08:	3714      	adds	r7, #20
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e10:	4770      	bx	lr
 8003e12:	bf00      	nop
 8003e14:	40012c00 	.word	0x40012c00
 8003e18:	40000400 	.word	0x40000400
 8003e1c:	40000800 	.word	0x40000800
 8003e20:	40000c00 	.word	0x40000c00
 8003e24:	40013400 	.word	0x40013400
 8003e28:	40014000 	.word	0x40014000
 8003e2c:	40014400 	.word	0x40014400
 8003e30:	40014800 	.word	0x40014800

08003e34 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b087      	sub	sp, #28
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	60f8      	str	r0, [r7, #12]
 8003e3c:	60b9      	str	r1, [r7, #8]
 8003e3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	6a1b      	ldr	r3, [r3, #32]
 8003e44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	6a1b      	ldr	r3, [r3, #32]
 8003e4a:	f023 0201 	bic.w	r2, r3, #1
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	699b      	ldr	r3, [r3, #24]
 8003e56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003e5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	011b      	lsls	r3, r3, #4
 8003e64:	693a      	ldr	r2, [r7, #16]
 8003e66:	4313      	orrs	r3, r2
 8003e68:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	f023 030a 	bic.w	r3, r3, #10
 8003e70:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003e72:	697a      	ldr	r2, [r7, #20]
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	4313      	orrs	r3, r2
 8003e78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	693a      	ldr	r2, [r7, #16]
 8003e7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	697a      	ldr	r2, [r7, #20]
 8003e84:	621a      	str	r2, [r3, #32]
}
 8003e86:	bf00      	nop
 8003e88:	371c      	adds	r7, #28
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e90:	4770      	bx	lr

08003e92 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e92:	b480      	push	{r7}
 8003e94:	b087      	sub	sp, #28
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	60f8      	str	r0, [r7, #12]
 8003e9a:	60b9      	str	r1, [r7, #8]
 8003e9c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	6a1b      	ldr	r3, [r3, #32]
 8003ea2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	6a1b      	ldr	r3, [r3, #32]
 8003ea8:	f023 0210 	bic.w	r2, r3, #16
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	699b      	ldr	r3, [r3, #24]
 8003eb4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003ebc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	031b      	lsls	r3, r3, #12
 8003ec2:	693a      	ldr	r2, [r7, #16]
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003ece:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	011b      	lsls	r3, r3, #4
 8003ed4:	697a      	ldr	r2, [r7, #20]
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	693a      	ldr	r2, [r7, #16]
 8003ede:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	697a      	ldr	r2, [r7, #20]
 8003ee4:	621a      	str	r2, [r3, #32]
}
 8003ee6:	bf00      	nop
 8003ee8:	371c      	adds	r7, #28
 8003eea:	46bd      	mov	sp, r7
 8003eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef0:	4770      	bx	lr

08003ef2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003ef2:	b480      	push	{r7}
 8003ef4:	b085      	sub	sp, #20
 8003ef6:	af00      	add	r7, sp, #0
 8003ef8:	6078      	str	r0, [r7, #4]
 8003efa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f08:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003f0a:	683a      	ldr	r2, [r7, #0]
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	f043 0307 	orr.w	r3, r3, #7
 8003f14:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	68fa      	ldr	r2, [r7, #12]
 8003f1a:	609a      	str	r2, [r3, #8]
}
 8003f1c:	bf00      	nop
 8003f1e:	3714      	adds	r7, #20
 8003f20:	46bd      	mov	sp, r7
 8003f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f26:	4770      	bx	lr

08003f28 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b087      	sub	sp, #28
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	60f8      	str	r0, [r7, #12]
 8003f30:	60b9      	str	r1, [r7, #8]
 8003f32:	607a      	str	r2, [r7, #4]
 8003f34:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f3c:	697b      	ldr	r3, [r7, #20]
 8003f3e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003f42:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	021a      	lsls	r2, r3, #8
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	431a      	orrs	r2, r3
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	697a      	ldr	r2, [r7, #20]
 8003f52:	4313      	orrs	r3, r2
 8003f54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	697a      	ldr	r2, [r7, #20]
 8003f5a:	609a      	str	r2, [r3, #8]
}
 8003f5c:	bf00      	nop
 8003f5e:	371c      	adds	r7, #28
 8003f60:	46bd      	mov	sp, r7
 8003f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f66:	4770      	bx	lr

08003f68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b085      	sub	sp, #20
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
 8003f70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	d101      	bne.n	8003f80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f7c:	2302      	movs	r3, #2
 8003f7e:	e068      	b.n	8004052 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2201      	movs	r2, #1
 8003f84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2202      	movs	r2, #2
 8003f8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	685b      	ldr	r3, [r3, #4]
 8003f96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a2e      	ldr	r2, [pc, #184]	@ (8004060 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d004      	beq.n	8003fb4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a2d      	ldr	r2, [pc, #180]	@ (8004064 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d108      	bne.n	8003fc6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003fba:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	68fa      	ldr	r2, [r7, #12]
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fcc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	68fa      	ldr	r2, [r7, #12]
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	68fa      	ldr	r2, [r7, #12]
 8003fde:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a1e      	ldr	r2, [pc, #120]	@ (8004060 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d01d      	beq.n	8004026 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ff2:	d018      	beq.n	8004026 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4a1b      	ldr	r2, [pc, #108]	@ (8004068 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d013      	beq.n	8004026 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a1a      	ldr	r2, [pc, #104]	@ (800406c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d00e      	beq.n	8004026 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4a18      	ldr	r2, [pc, #96]	@ (8004070 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d009      	beq.n	8004026 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4a13      	ldr	r2, [pc, #76]	@ (8004064 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d004      	beq.n	8004026 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a14      	ldr	r2, [pc, #80]	@ (8004074 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d10c      	bne.n	8004040 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800402c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	68ba      	ldr	r2, [r7, #8]
 8004034:	4313      	orrs	r3, r2
 8004036:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	68ba      	ldr	r2, [r7, #8]
 800403e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2201      	movs	r2, #1
 8004044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2200      	movs	r2, #0
 800404c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004050:	2300      	movs	r3, #0
}
 8004052:	4618      	mov	r0, r3
 8004054:	3714      	adds	r7, #20
 8004056:	46bd      	mov	sp, r7
 8004058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405c:	4770      	bx	lr
 800405e:	bf00      	nop
 8004060:	40012c00 	.word	0x40012c00
 8004064:	40013400 	.word	0x40013400
 8004068:	40000400 	.word	0x40000400
 800406c:	40000800 	.word	0x40000800
 8004070:	40000c00 	.word	0x40000c00
 8004074:	40014000 	.word	0x40014000

08004078 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004078:	b480      	push	{r7}
 800407a:	b083      	sub	sp, #12
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004080:	bf00      	nop
 8004082:	370c      	adds	r7, #12
 8004084:	46bd      	mov	sp, r7
 8004086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408a:	4770      	bx	lr

0800408c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800408c:	b480      	push	{r7}
 800408e:	b083      	sub	sp, #12
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004094:	bf00      	nop
 8004096:	370c      	adds	r7, #12
 8004098:	46bd      	mov	sp, r7
 800409a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409e:	4770      	bx	lr

080040a0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80040a0:	b480      	push	{r7}
 80040a2:	b083      	sub	sp, #12
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80040a8:	bf00      	nop
 80040aa:	370c      	adds	r7, #12
 80040ac:	46bd      	mov	sp, r7
 80040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b2:	4770      	bx	lr

080040b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b082      	sub	sp, #8
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d101      	bne.n	80040c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e040      	b.n	8004148 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d106      	bne.n	80040dc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2200      	movs	r2, #0
 80040d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f7fd fb2e 	bl	8001738 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2224      	movs	r2, #36	@ 0x24
 80040e0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f022 0201 	bic.w	r2, r2, #1
 80040f0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d002      	beq.n	8004100 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80040fa:	6878      	ldr	r0, [r7, #4]
 80040fc:	f000 fb6a 	bl	80047d4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004100:	6878      	ldr	r0, [r7, #4]
 8004102:	f000 f8af 	bl	8004264 <UART_SetConfig>
 8004106:	4603      	mov	r3, r0
 8004108:	2b01      	cmp	r3, #1
 800410a:	d101      	bne.n	8004110 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800410c:	2301      	movs	r3, #1
 800410e:	e01b      	b.n	8004148 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	685a      	ldr	r2, [r3, #4]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800411e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	689a      	ldr	r2, [r3, #8]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800412e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f042 0201 	orr.w	r2, r2, #1
 800413e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004140:	6878      	ldr	r0, [r7, #4]
 8004142:	f000 fbe9 	bl	8004918 <UART_CheckIdleState>
 8004146:	4603      	mov	r3, r0
}
 8004148:	4618      	mov	r0, r3
 800414a:	3708      	adds	r7, #8
 800414c:	46bd      	mov	sp, r7
 800414e:	bd80      	pop	{r7, pc}

08004150 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b08a      	sub	sp, #40	@ 0x28
 8004154:	af02      	add	r7, sp, #8
 8004156:	60f8      	str	r0, [r7, #12]
 8004158:	60b9      	str	r1, [r7, #8]
 800415a:	603b      	str	r3, [r7, #0]
 800415c:	4613      	mov	r3, r2
 800415e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004164:	2b20      	cmp	r3, #32
 8004166:	d177      	bne.n	8004258 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d002      	beq.n	8004174 <HAL_UART_Transmit+0x24>
 800416e:	88fb      	ldrh	r3, [r7, #6]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d101      	bne.n	8004178 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	e070      	b.n	800425a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2200      	movs	r2, #0
 800417c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2221      	movs	r2, #33	@ 0x21
 8004184:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004186:	f7fd fc6d 	bl	8001a64 <HAL_GetTick>
 800418a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	88fa      	ldrh	r2, [r7, #6]
 8004190:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	88fa      	ldrh	r2, [r7, #6]
 8004198:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	689b      	ldr	r3, [r3, #8]
 80041a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041a4:	d108      	bne.n	80041b8 <HAL_UART_Transmit+0x68>
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	691b      	ldr	r3, [r3, #16]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d104      	bne.n	80041b8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80041ae:	2300      	movs	r3, #0
 80041b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	61bb      	str	r3, [r7, #24]
 80041b6:	e003      	b.n	80041c0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80041bc:	2300      	movs	r3, #0
 80041be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80041c0:	e02f      	b.n	8004222 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	9300      	str	r3, [sp, #0]
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	2200      	movs	r2, #0
 80041ca:	2180      	movs	r1, #128	@ 0x80
 80041cc:	68f8      	ldr	r0, [r7, #12]
 80041ce:	f000 fc4b 	bl	8004a68 <UART_WaitOnFlagUntilTimeout>
 80041d2:	4603      	mov	r3, r0
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d004      	beq.n	80041e2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2220      	movs	r2, #32
 80041dc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80041de:	2303      	movs	r3, #3
 80041e0:	e03b      	b.n	800425a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80041e2:	69fb      	ldr	r3, [r7, #28]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d10b      	bne.n	8004200 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80041e8:	69bb      	ldr	r3, [r7, #24]
 80041ea:	881a      	ldrh	r2, [r3, #0]
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80041f4:	b292      	uxth	r2, r2
 80041f6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80041f8:	69bb      	ldr	r3, [r7, #24]
 80041fa:	3302      	adds	r3, #2
 80041fc:	61bb      	str	r3, [r7, #24]
 80041fe:	e007      	b.n	8004210 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004200:	69fb      	ldr	r3, [r7, #28]
 8004202:	781a      	ldrb	r2, [r3, #0]
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800420a:	69fb      	ldr	r3, [r7, #28]
 800420c:	3301      	adds	r3, #1
 800420e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004216:	b29b      	uxth	r3, r3
 8004218:	3b01      	subs	r3, #1
 800421a:	b29a      	uxth	r2, r3
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004228:	b29b      	uxth	r3, r3
 800422a:	2b00      	cmp	r3, #0
 800422c:	d1c9      	bne.n	80041c2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	9300      	str	r3, [sp, #0]
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	2200      	movs	r2, #0
 8004236:	2140      	movs	r1, #64	@ 0x40
 8004238:	68f8      	ldr	r0, [r7, #12]
 800423a:	f000 fc15 	bl	8004a68 <UART_WaitOnFlagUntilTimeout>
 800423e:	4603      	mov	r3, r0
 8004240:	2b00      	cmp	r3, #0
 8004242:	d004      	beq.n	800424e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2220      	movs	r2, #32
 8004248:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800424a:	2303      	movs	r3, #3
 800424c:	e005      	b.n	800425a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2220      	movs	r2, #32
 8004252:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004254:	2300      	movs	r3, #0
 8004256:	e000      	b.n	800425a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004258:	2302      	movs	r3, #2
  }
}
 800425a:	4618      	mov	r0, r3
 800425c:	3720      	adds	r7, #32
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}
	...

08004264 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004264:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004268:	b08a      	sub	sp, #40	@ 0x28
 800426a:	af00      	add	r7, sp, #0
 800426c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800426e:	2300      	movs	r3, #0
 8004270:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	689a      	ldr	r2, [r3, #8]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	691b      	ldr	r3, [r3, #16]
 800427c:	431a      	orrs	r2, r3
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	695b      	ldr	r3, [r3, #20]
 8004282:	431a      	orrs	r2, r3
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	69db      	ldr	r3, [r3, #28]
 8004288:	4313      	orrs	r3, r2
 800428a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	4ba4      	ldr	r3, [pc, #656]	@ (8004524 <UART_SetConfig+0x2c0>)
 8004294:	4013      	ands	r3, r2
 8004296:	68fa      	ldr	r2, [r7, #12]
 8004298:	6812      	ldr	r2, [r2, #0]
 800429a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800429c:	430b      	orrs	r3, r1
 800429e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	68da      	ldr	r2, [r3, #12]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	430a      	orrs	r2, r1
 80042b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	699b      	ldr	r3, [r3, #24]
 80042ba:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a99      	ldr	r2, [pc, #612]	@ (8004528 <UART_SetConfig+0x2c4>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d004      	beq.n	80042d0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	6a1b      	ldr	r3, [r3, #32]
 80042ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042cc:	4313      	orrs	r3, r2
 80042ce:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042e0:	430a      	orrs	r2, r1
 80042e2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a90      	ldr	r2, [pc, #576]	@ (800452c <UART_SetConfig+0x2c8>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d126      	bne.n	800433c <UART_SetConfig+0xd8>
 80042ee:	4b90      	ldr	r3, [pc, #576]	@ (8004530 <UART_SetConfig+0x2cc>)
 80042f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042f4:	f003 0303 	and.w	r3, r3, #3
 80042f8:	2b03      	cmp	r3, #3
 80042fa:	d81b      	bhi.n	8004334 <UART_SetConfig+0xd0>
 80042fc:	a201      	add	r2, pc, #4	@ (adr r2, 8004304 <UART_SetConfig+0xa0>)
 80042fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004302:	bf00      	nop
 8004304:	08004315 	.word	0x08004315
 8004308:	08004325 	.word	0x08004325
 800430c:	0800431d 	.word	0x0800431d
 8004310:	0800432d 	.word	0x0800432d
 8004314:	2301      	movs	r3, #1
 8004316:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800431a:	e116      	b.n	800454a <UART_SetConfig+0x2e6>
 800431c:	2302      	movs	r3, #2
 800431e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004322:	e112      	b.n	800454a <UART_SetConfig+0x2e6>
 8004324:	2304      	movs	r3, #4
 8004326:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800432a:	e10e      	b.n	800454a <UART_SetConfig+0x2e6>
 800432c:	2308      	movs	r3, #8
 800432e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004332:	e10a      	b.n	800454a <UART_SetConfig+0x2e6>
 8004334:	2310      	movs	r3, #16
 8004336:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800433a:	e106      	b.n	800454a <UART_SetConfig+0x2e6>
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a7c      	ldr	r2, [pc, #496]	@ (8004534 <UART_SetConfig+0x2d0>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d138      	bne.n	80043b8 <UART_SetConfig+0x154>
 8004346:	4b7a      	ldr	r3, [pc, #488]	@ (8004530 <UART_SetConfig+0x2cc>)
 8004348:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800434c:	f003 030c 	and.w	r3, r3, #12
 8004350:	2b0c      	cmp	r3, #12
 8004352:	d82d      	bhi.n	80043b0 <UART_SetConfig+0x14c>
 8004354:	a201      	add	r2, pc, #4	@ (adr r2, 800435c <UART_SetConfig+0xf8>)
 8004356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800435a:	bf00      	nop
 800435c:	08004391 	.word	0x08004391
 8004360:	080043b1 	.word	0x080043b1
 8004364:	080043b1 	.word	0x080043b1
 8004368:	080043b1 	.word	0x080043b1
 800436c:	080043a1 	.word	0x080043a1
 8004370:	080043b1 	.word	0x080043b1
 8004374:	080043b1 	.word	0x080043b1
 8004378:	080043b1 	.word	0x080043b1
 800437c:	08004399 	.word	0x08004399
 8004380:	080043b1 	.word	0x080043b1
 8004384:	080043b1 	.word	0x080043b1
 8004388:	080043b1 	.word	0x080043b1
 800438c:	080043a9 	.word	0x080043a9
 8004390:	2300      	movs	r3, #0
 8004392:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004396:	e0d8      	b.n	800454a <UART_SetConfig+0x2e6>
 8004398:	2302      	movs	r3, #2
 800439a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800439e:	e0d4      	b.n	800454a <UART_SetConfig+0x2e6>
 80043a0:	2304      	movs	r3, #4
 80043a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043a6:	e0d0      	b.n	800454a <UART_SetConfig+0x2e6>
 80043a8:	2308      	movs	r3, #8
 80043aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043ae:	e0cc      	b.n	800454a <UART_SetConfig+0x2e6>
 80043b0:	2310      	movs	r3, #16
 80043b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043b6:	e0c8      	b.n	800454a <UART_SetConfig+0x2e6>
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a5e      	ldr	r2, [pc, #376]	@ (8004538 <UART_SetConfig+0x2d4>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d125      	bne.n	800440e <UART_SetConfig+0x1aa>
 80043c2:	4b5b      	ldr	r3, [pc, #364]	@ (8004530 <UART_SetConfig+0x2cc>)
 80043c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043c8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80043cc:	2b30      	cmp	r3, #48	@ 0x30
 80043ce:	d016      	beq.n	80043fe <UART_SetConfig+0x19a>
 80043d0:	2b30      	cmp	r3, #48	@ 0x30
 80043d2:	d818      	bhi.n	8004406 <UART_SetConfig+0x1a2>
 80043d4:	2b20      	cmp	r3, #32
 80043d6:	d00a      	beq.n	80043ee <UART_SetConfig+0x18a>
 80043d8:	2b20      	cmp	r3, #32
 80043da:	d814      	bhi.n	8004406 <UART_SetConfig+0x1a2>
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d002      	beq.n	80043e6 <UART_SetConfig+0x182>
 80043e0:	2b10      	cmp	r3, #16
 80043e2:	d008      	beq.n	80043f6 <UART_SetConfig+0x192>
 80043e4:	e00f      	b.n	8004406 <UART_SetConfig+0x1a2>
 80043e6:	2300      	movs	r3, #0
 80043e8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043ec:	e0ad      	b.n	800454a <UART_SetConfig+0x2e6>
 80043ee:	2302      	movs	r3, #2
 80043f0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043f4:	e0a9      	b.n	800454a <UART_SetConfig+0x2e6>
 80043f6:	2304      	movs	r3, #4
 80043f8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043fc:	e0a5      	b.n	800454a <UART_SetConfig+0x2e6>
 80043fe:	2308      	movs	r3, #8
 8004400:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004404:	e0a1      	b.n	800454a <UART_SetConfig+0x2e6>
 8004406:	2310      	movs	r3, #16
 8004408:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800440c:	e09d      	b.n	800454a <UART_SetConfig+0x2e6>
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a4a      	ldr	r2, [pc, #296]	@ (800453c <UART_SetConfig+0x2d8>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d125      	bne.n	8004464 <UART_SetConfig+0x200>
 8004418:	4b45      	ldr	r3, [pc, #276]	@ (8004530 <UART_SetConfig+0x2cc>)
 800441a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800441e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004422:	2bc0      	cmp	r3, #192	@ 0xc0
 8004424:	d016      	beq.n	8004454 <UART_SetConfig+0x1f0>
 8004426:	2bc0      	cmp	r3, #192	@ 0xc0
 8004428:	d818      	bhi.n	800445c <UART_SetConfig+0x1f8>
 800442a:	2b80      	cmp	r3, #128	@ 0x80
 800442c:	d00a      	beq.n	8004444 <UART_SetConfig+0x1e0>
 800442e:	2b80      	cmp	r3, #128	@ 0x80
 8004430:	d814      	bhi.n	800445c <UART_SetConfig+0x1f8>
 8004432:	2b00      	cmp	r3, #0
 8004434:	d002      	beq.n	800443c <UART_SetConfig+0x1d8>
 8004436:	2b40      	cmp	r3, #64	@ 0x40
 8004438:	d008      	beq.n	800444c <UART_SetConfig+0x1e8>
 800443a:	e00f      	b.n	800445c <UART_SetConfig+0x1f8>
 800443c:	2300      	movs	r3, #0
 800443e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004442:	e082      	b.n	800454a <UART_SetConfig+0x2e6>
 8004444:	2302      	movs	r3, #2
 8004446:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800444a:	e07e      	b.n	800454a <UART_SetConfig+0x2e6>
 800444c:	2304      	movs	r3, #4
 800444e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004452:	e07a      	b.n	800454a <UART_SetConfig+0x2e6>
 8004454:	2308      	movs	r3, #8
 8004456:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800445a:	e076      	b.n	800454a <UART_SetConfig+0x2e6>
 800445c:	2310      	movs	r3, #16
 800445e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004462:	e072      	b.n	800454a <UART_SetConfig+0x2e6>
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a35      	ldr	r2, [pc, #212]	@ (8004540 <UART_SetConfig+0x2dc>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d12a      	bne.n	80044c4 <UART_SetConfig+0x260>
 800446e:	4b30      	ldr	r3, [pc, #192]	@ (8004530 <UART_SetConfig+0x2cc>)
 8004470:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004474:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004478:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800447c:	d01a      	beq.n	80044b4 <UART_SetConfig+0x250>
 800447e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004482:	d81b      	bhi.n	80044bc <UART_SetConfig+0x258>
 8004484:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004488:	d00c      	beq.n	80044a4 <UART_SetConfig+0x240>
 800448a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800448e:	d815      	bhi.n	80044bc <UART_SetConfig+0x258>
 8004490:	2b00      	cmp	r3, #0
 8004492:	d003      	beq.n	800449c <UART_SetConfig+0x238>
 8004494:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004498:	d008      	beq.n	80044ac <UART_SetConfig+0x248>
 800449a:	e00f      	b.n	80044bc <UART_SetConfig+0x258>
 800449c:	2300      	movs	r3, #0
 800449e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044a2:	e052      	b.n	800454a <UART_SetConfig+0x2e6>
 80044a4:	2302      	movs	r3, #2
 80044a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044aa:	e04e      	b.n	800454a <UART_SetConfig+0x2e6>
 80044ac:	2304      	movs	r3, #4
 80044ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044b2:	e04a      	b.n	800454a <UART_SetConfig+0x2e6>
 80044b4:	2308      	movs	r3, #8
 80044b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044ba:	e046      	b.n	800454a <UART_SetConfig+0x2e6>
 80044bc:	2310      	movs	r3, #16
 80044be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044c2:	e042      	b.n	800454a <UART_SetConfig+0x2e6>
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a17      	ldr	r2, [pc, #92]	@ (8004528 <UART_SetConfig+0x2c4>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d13a      	bne.n	8004544 <UART_SetConfig+0x2e0>
 80044ce:	4b18      	ldr	r3, [pc, #96]	@ (8004530 <UART_SetConfig+0x2cc>)
 80044d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044d4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80044d8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80044dc:	d01a      	beq.n	8004514 <UART_SetConfig+0x2b0>
 80044de:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80044e2:	d81b      	bhi.n	800451c <UART_SetConfig+0x2b8>
 80044e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044e8:	d00c      	beq.n	8004504 <UART_SetConfig+0x2a0>
 80044ea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044ee:	d815      	bhi.n	800451c <UART_SetConfig+0x2b8>
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d003      	beq.n	80044fc <UART_SetConfig+0x298>
 80044f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044f8:	d008      	beq.n	800450c <UART_SetConfig+0x2a8>
 80044fa:	e00f      	b.n	800451c <UART_SetConfig+0x2b8>
 80044fc:	2300      	movs	r3, #0
 80044fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004502:	e022      	b.n	800454a <UART_SetConfig+0x2e6>
 8004504:	2302      	movs	r3, #2
 8004506:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800450a:	e01e      	b.n	800454a <UART_SetConfig+0x2e6>
 800450c:	2304      	movs	r3, #4
 800450e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004512:	e01a      	b.n	800454a <UART_SetConfig+0x2e6>
 8004514:	2308      	movs	r3, #8
 8004516:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800451a:	e016      	b.n	800454a <UART_SetConfig+0x2e6>
 800451c:	2310      	movs	r3, #16
 800451e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004522:	e012      	b.n	800454a <UART_SetConfig+0x2e6>
 8004524:	efff69f3 	.word	0xefff69f3
 8004528:	40008000 	.word	0x40008000
 800452c:	40013800 	.word	0x40013800
 8004530:	40021000 	.word	0x40021000
 8004534:	40004400 	.word	0x40004400
 8004538:	40004800 	.word	0x40004800
 800453c:	40004c00 	.word	0x40004c00
 8004540:	40005000 	.word	0x40005000
 8004544:	2310      	movs	r3, #16
 8004546:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	4a9f      	ldr	r2, [pc, #636]	@ (80047cc <UART_SetConfig+0x568>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d17a      	bne.n	800464a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004554:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004558:	2b08      	cmp	r3, #8
 800455a:	d824      	bhi.n	80045a6 <UART_SetConfig+0x342>
 800455c:	a201      	add	r2, pc, #4	@ (adr r2, 8004564 <UART_SetConfig+0x300>)
 800455e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004562:	bf00      	nop
 8004564:	08004589 	.word	0x08004589
 8004568:	080045a7 	.word	0x080045a7
 800456c:	08004591 	.word	0x08004591
 8004570:	080045a7 	.word	0x080045a7
 8004574:	08004597 	.word	0x08004597
 8004578:	080045a7 	.word	0x080045a7
 800457c:	080045a7 	.word	0x080045a7
 8004580:	080045a7 	.word	0x080045a7
 8004584:	0800459f 	.word	0x0800459f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004588:	f7fe fb0c 	bl	8002ba4 <HAL_RCC_GetPCLK1Freq>
 800458c:	61f8      	str	r0, [r7, #28]
        break;
 800458e:	e010      	b.n	80045b2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004590:	4b8f      	ldr	r3, [pc, #572]	@ (80047d0 <UART_SetConfig+0x56c>)
 8004592:	61fb      	str	r3, [r7, #28]
        break;
 8004594:	e00d      	b.n	80045b2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004596:	f7fe fa6d 	bl	8002a74 <HAL_RCC_GetSysClockFreq>
 800459a:	61f8      	str	r0, [r7, #28]
        break;
 800459c:	e009      	b.n	80045b2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800459e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80045a2:	61fb      	str	r3, [r7, #28]
        break;
 80045a4:	e005      	b.n	80045b2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80045a6:	2300      	movs	r3, #0
 80045a8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80045b0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80045b2:	69fb      	ldr	r3, [r7, #28]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	f000 80fb 	beq.w	80047b0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	685a      	ldr	r2, [r3, #4]
 80045be:	4613      	mov	r3, r2
 80045c0:	005b      	lsls	r3, r3, #1
 80045c2:	4413      	add	r3, r2
 80045c4:	69fa      	ldr	r2, [r7, #28]
 80045c6:	429a      	cmp	r2, r3
 80045c8:	d305      	bcc.n	80045d6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80045d0:	69fa      	ldr	r2, [r7, #28]
 80045d2:	429a      	cmp	r2, r3
 80045d4:	d903      	bls.n	80045de <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80045dc:	e0e8      	b.n	80047b0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80045de:	69fb      	ldr	r3, [r7, #28]
 80045e0:	2200      	movs	r2, #0
 80045e2:	461c      	mov	r4, r3
 80045e4:	4615      	mov	r5, r2
 80045e6:	f04f 0200 	mov.w	r2, #0
 80045ea:	f04f 0300 	mov.w	r3, #0
 80045ee:	022b      	lsls	r3, r5, #8
 80045f0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80045f4:	0222      	lsls	r2, r4, #8
 80045f6:	68f9      	ldr	r1, [r7, #12]
 80045f8:	6849      	ldr	r1, [r1, #4]
 80045fa:	0849      	lsrs	r1, r1, #1
 80045fc:	2000      	movs	r0, #0
 80045fe:	4688      	mov	r8, r1
 8004600:	4681      	mov	r9, r0
 8004602:	eb12 0a08 	adds.w	sl, r2, r8
 8004606:	eb43 0b09 	adc.w	fp, r3, r9
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	2200      	movs	r2, #0
 8004610:	603b      	str	r3, [r7, #0]
 8004612:	607a      	str	r2, [r7, #4]
 8004614:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004618:	4650      	mov	r0, sl
 800461a:	4659      	mov	r1, fp
 800461c:	f7fc fa1e 	bl	8000a5c <__aeabi_uldivmod>
 8004620:	4602      	mov	r2, r0
 8004622:	460b      	mov	r3, r1
 8004624:	4613      	mov	r3, r2
 8004626:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004628:	69bb      	ldr	r3, [r7, #24]
 800462a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800462e:	d308      	bcc.n	8004642 <UART_SetConfig+0x3de>
 8004630:	69bb      	ldr	r3, [r7, #24]
 8004632:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004636:	d204      	bcs.n	8004642 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	69ba      	ldr	r2, [r7, #24]
 800463e:	60da      	str	r2, [r3, #12]
 8004640:	e0b6      	b.n	80047b0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004648:	e0b2      	b.n	80047b0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	69db      	ldr	r3, [r3, #28]
 800464e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004652:	d15e      	bne.n	8004712 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004654:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004658:	2b08      	cmp	r3, #8
 800465a:	d828      	bhi.n	80046ae <UART_SetConfig+0x44a>
 800465c:	a201      	add	r2, pc, #4	@ (adr r2, 8004664 <UART_SetConfig+0x400>)
 800465e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004662:	bf00      	nop
 8004664:	08004689 	.word	0x08004689
 8004668:	08004691 	.word	0x08004691
 800466c:	08004699 	.word	0x08004699
 8004670:	080046af 	.word	0x080046af
 8004674:	0800469f 	.word	0x0800469f
 8004678:	080046af 	.word	0x080046af
 800467c:	080046af 	.word	0x080046af
 8004680:	080046af 	.word	0x080046af
 8004684:	080046a7 	.word	0x080046a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004688:	f7fe fa8c 	bl	8002ba4 <HAL_RCC_GetPCLK1Freq>
 800468c:	61f8      	str	r0, [r7, #28]
        break;
 800468e:	e014      	b.n	80046ba <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004690:	f7fe fa9e 	bl	8002bd0 <HAL_RCC_GetPCLK2Freq>
 8004694:	61f8      	str	r0, [r7, #28]
        break;
 8004696:	e010      	b.n	80046ba <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004698:	4b4d      	ldr	r3, [pc, #308]	@ (80047d0 <UART_SetConfig+0x56c>)
 800469a:	61fb      	str	r3, [r7, #28]
        break;
 800469c:	e00d      	b.n	80046ba <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800469e:	f7fe f9e9 	bl	8002a74 <HAL_RCC_GetSysClockFreq>
 80046a2:	61f8      	str	r0, [r7, #28]
        break;
 80046a4:	e009      	b.n	80046ba <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046aa:	61fb      	str	r3, [r7, #28]
        break;
 80046ac:	e005      	b.n	80046ba <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80046ae:	2300      	movs	r3, #0
 80046b0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80046b8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80046ba:	69fb      	ldr	r3, [r7, #28]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d077      	beq.n	80047b0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80046c0:	69fb      	ldr	r3, [r7, #28]
 80046c2:	005a      	lsls	r2, r3, #1
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	085b      	lsrs	r3, r3, #1
 80046ca:	441a      	add	r2, r3
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80046d4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80046d6:	69bb      	ldr	r3, [r7, #24]
 80046d8:	2b0f      	cmp	r3, #15
 80046da:	d916      	bls.n	800470a <UART_SetConfig+0x4a6>
 80046dc:	69bb      	ldr	r3, [r7, #24]
 80046de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046e2:	d212      	bcs.n	800470a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80046e4:	69bb      	ldr	r3, [r7, #24]
 80046e6:	b29b      	uxth	r3, r3
 80046e8:	f023 030f 	bic.w	r3, r3, #15
 80046ec:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80046ee:	69bb      	ldr	r3, [r7, #24]
 80046f0:	085b      	lsrs	r3, r3, #1
 80046f2:	b29b      	uxth	r3, r3
 80046f4:	f003 0307 	and.w	r3, r3, #7
 80046f8:	b29a      	uxth	r2, r3
 80046fa:	8afb      	ldrh	r3, [r7, #22]
 80046fc:	4313      	orrs	r3, r2
 80046fe:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	8afa      	ldrh	r2, [r7, #22]
 8004706:	60da      	str	r2, [r3, #12]
 8004708:	e052      	b.n	80047b0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004710:	e04e      	b.n	80047b0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004712:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004716:	2b08      	cmp	r3, #8
 8004718:	d827      	bhi.n	800476a <UART_SetConfig+0x506>
 800471a:	a201      	add	r2, pc, #4	@ (adr r2, 8004720 <UART_SetConfig+0x4bc>)
 800471c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004720:	08004745 	.word	0x08004745
 8004724:	0800474d 	.word	0x0800474d
 8004728:	08004755 	.word	0x08004755
 800472c:	0800476b 	.word	0x0800476b
 8004730:	0800475b 	.word	0x0800475b
 8004734:	0800476b 	.word	0x0800476b
 8004738:	0800476b 	.word	0x0800476b
 800473c:	0800476b 	.word	0x0800476b
 8004740:	08004763 	.word	0x08004763
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004744:	f7fe fa2e 	bl	8002ba4 <HAL_RCC_GetPCLK1Freq>
 8004748:	61f8      	str	r0, [r7, #28]
        break;
 800474a:	e014      	b.n	8004776 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800474c:	f7fe fa40 	bl	8002bd0 <HAL_RCC_GetPCLK2Freq>
 8004750:	61f8      	str	r0, [r7, #28]
        break;
 8004752:	e010      	b.n	8004776 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004754:	4b1e      	ldr	r3, [pc, #120]	@ (80047d0 <UART_SetConfig+0x56c>)
 8004756:	61fb      	str	r3, [r7, #28]
        break;
 8004758:	e00d      	b.n	8004776 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800475a:	f7fe f98b 	bl	8002a74 <HAL_RCC_GetSysClockFreq>
 800475e:	61f8      	str	r0, [r7, #28]
        break;
 8004760:	e009      	b.n	8004776 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004762:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004766:	61fb      	str	r3, [r7, #28]
        break;
 8004768:	e005      	b.n	8004776 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800476a:	2300      	movs	r3, #0
 800476c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004774:	bf00      	nop
    }

    if (pclk != 0U)
 8004776:	69fb      	ldr	r3, [r7, #28]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d019      	beq.n	80047b0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	085a      	lsrs	r2, r3, #1
 8004782:	69fb      	ldr	r3, [r7, #28]
 8004784:	441a      	add	r2, r3
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	fbb2 f3f3 	udiv	r3, r2, r3
 800478e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004790:	69bb      	ldr	r3, [r7, #24]
 8004792:	2b0f      	cmp	r3, #15
 8004794:	d909      	bls.n	80047aa <UART_SetConfig+0x546>
 8004796:	69bb      	ldr	r3, [r7, #24]
 8004798:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800479c:	d205      	bcs.n	80047aa <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800479e:	69bb      	ldr	r3, [r7, #24]
 80047a0:	b29a      	uxth	r2, r3
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	60da      	str	r2, [r3, #12]
 80047a8:	e002      	b.n	80047b0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80047aa:	2301      	movs	r3, #1
 80047ac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	2200      	movs	r2, #0
 80047b4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2200      	movs	r2, #0
 80047ba:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80047bc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3728      	adds	r7, #40	@ 0x28
 80047c4:	46bd      	mov	sp, r7
 80047c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80047ca:	bf00      	nop
 80047cc:	40008000 	.word	0x40008000
 80047d0:	00f42400 	.word	0x00f42400

080047d4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80047d4:	b480      	push	{r7}
 80047d6:	b083      	sub	sp, #12
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e0:	f003 0308 	and.w	r3, r3, #8
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d00a      	beq.n	80047fe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	430a      	orrs	r2, r1
 80047fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004802:	f003 0301 	and.w	r3, r3, #1
 8004806:	2b00      	cmp	r3, #0
 8004808:	d00a      	beq.n	8004820 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	430a      	orrs	r2, r1
 800481e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004824:	f003 0302 	and.w	r3, r3, #2
 8004828:	2b00      	cmp	r3, #0
 800482a:	d00a      	beq.n	8004842 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	685b      	ldr	r3, [r3, #4]
 8004832:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	430a      	orrs	r2, r1
 8004840:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004846:	f003 0304 	and.w	r3, r3, #4
 800484a:	2b00      	cmp	r3, #0
 800484c:	d00a      	beq.n	8004864 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	430a      	orrs	r2, r1
 8004862:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004868:	f003 0310 	and.w	r3, r3, #16
 800486c:	2b00      	cmp	r3, #0
 800486e:	d00a      	beq.n	8004886 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	430a      	orrs	r2, r1
 8004884:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800488a:	f003 0320 	and.w	r3, r3, #32
 800488e:	2b00      	cmp	r3, #0
 8004890:	d00a      	beq.n	80048a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	430a      	orrs	r2, r1
 80048a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d01a      	beq.n	80048ea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	430a      	orrs	r2, r1
 80048c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80048d2:	d10a      	bne.n	80048ea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	430a      	orrs	r2, r1
 80048e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d00a      	beq.n	800490c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	430a      	orrs	r2, r1
 800490a:	605a      	str	r2, [r3, #4]
  }
}
 800490c:	bf00      	nop
 800490e:	370c      	adds	r7, #12
 8004910:	46bd      	mov	sp, r7
 8004912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004916:	4770      	bx	lr

08004918 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b098      	sub	sp, #96	@ 0x60
 800491c:	af02      	add	r7, sp, #8
 800491e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2200      	movs	r2, #0
 8004924:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004928:	f7fd f89c 	bl	8001a64 <HAL_GetTick>
 800492c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f003 0308 	and.w	r3, r3, #8
 8004938:	2b08      	cmp	r3, #8
 800493a:	d12e      	bne.n	800499a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800493c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004940:	9300      	str	r3, [sp, #0]
 8004942:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004944:	2200      	movs	r2, #0
 8004946:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	f000 f88c 	bl	8004a68 <UART_WaitOnFlagUntilTimeout>
 8004950:	4603      	mov	r3, r0
 8004952:	2b00      	cmp	r3, #0
 8004954:	d021      	beq.n	800499a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800495c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800495e:	e853 3f00 	ldrex	r3, [r3]
 8004962:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004964:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004966:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800496a:	653b      	str	r3, [r7, #80]	@ 0x50
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	461a      	mov	r2, r3
 8004972:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004974:	647b      	str	r3, [r7, #68]	@ 0x44
 8004976:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004978:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800497a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800497c:	e841 2300 	strex	r3, r2, [r1]
 8004980:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004982:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004984:	2b00      	cmp	r3, #0
 8004986:	d1e6      	bne.n	8004956 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2220      	movs	r2, #32
 800498c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2200      	movs	r2, #0
 8004992:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004996:	2303      	movs	r3, #3
 8004998:	e062      	b.n	8004a60 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f003 0304 	and.w	r3, r3, #4
 80049a4:	2b04      	cmp	r3, #4
 80049a6:	d149      	bne.n	8004a3c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80049a8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80049ac:	9300      	str	r3, [sp, #0]
 80049ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80049b0:	2200      	movs	r2, #0
 80049b2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80049b6:	6878      	ldr	r0, [r7, #4]
 80049b8:	f000 f856 	bl	8004a68 <UART_WaitOnFlagUntilTimeout>
 80049bc:	4603      	mov	r3, r0
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d03c      	beq.n	8004a3c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ca:	e853 3f00 	ldrex	r3, [r3]
 80049ce:	623b      	str	r3, [r7, #32]
   return(result);
 80049d0:	6a3b      	ldr	r3, [r7, #32]
 80049d2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80049d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	461a      	mov	r2, r3
 80049de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80049e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80049e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049e4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80049e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049e8:	e841 2300 	strex	r3, r2, [r1]
 80049ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80049ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d1e6      	bne.n	80049c2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	3308      	adds	r3, #8
 80049fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049fc:	693b      	ldr	r3, [r7, #16]
 80049fe:	e853 3f00 	ldrex	r3, [r3]
 8004a02:	60fb      	str	r3, [r7, #12]
   return(result);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f023 0301 	bic.w	r3, r3, #1
 8004a0a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	3308      	adds	r3, #8
 8004a12:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a14:	61fa      	str	r2, [r7, #28]
 8004a16:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a18:	69b9      	ldr	r1, [r7, #24]
 8004a1a:	69fa      	ldr	r2, [r7, #28]
 8004a1c:	e841 2300 	strex	r3, r2, [r1]
 8004a20:	617b      	str	r3, [r7, #20]
   return(result);
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d1e5      	bne.n	80049f4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2220      	movs	r2, #32
 8004a2c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2200      	movs	r2, #0
 8004a34:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a38:	2303      	movs	r3, #3
 8004a3a:	e011      	b.n	8004a60 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2220      	movs	r2, #32
 8004a40:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2220      	movs	r2, #32
 8004a46:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2200      	movs	r2, #0
 8004a54:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004a5e:	2300      	movs	r3, #0
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	3758      	adds	r7, #88	@ 0x58
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}

08004a68 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b084      	sub	sp, #16
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	60f8      	str	r0, [r7, #12]
 8004a70:	60b9      	str	r1, [r7, #8]
 8004a72:	603b      	str	r3, [r7, #0]
 8004a74:	4613      	mov	r3, r2
 8004a76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a78:	e04f      	b.n	8004b1a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a7a:	69bb      	ldr	r3, [r7, #24]
 8004a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a80:	d04b      	beq.n	8004b1a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a82:	f7fc ffef 	bl	8001a64 <HAL_GetTick>
 8004a86:	4602      	mov	r2, r0
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	1ad3      	subs	r3, r2, r3
 8004a8c:	69ba      	ldr	r2, [r7, #24]
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d302      	bcc.n	8004a98 <UART_WaitOnFlagUntilTimeout+0x30>
 8004a92:	69bb      	ldr	r3, [r7, #24]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d101      	bne.n	8004a9c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004a98:	2303      	movs	r3, #3
 8004a9a:	e04e      	b.n	8004b3a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f003 0304 	and.w	r3, r3, #4
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d037      	beq.n	8004b1a <UART_WaitOnFlagUntilTimeout+0xb2>
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	2b80      	cmp	r3, #128	@ 0x80
 8004aae:	d034      	beq.n	8004b1a <UART_WaitOnFlagUntilTimeout+0xb2>
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	2b40      	cmp	r3, #64	@ 0x40
 8004ab4:	d031      	beq.n	8004b1a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	69db      	ldr	r3, [r3, #28]
 8004abc:	f003 0308 	and.w	r3, r3, #8
 8004ac0:	2b08      	cmp	r3, #8
 8004ac2:	d110      	bne.n	8004ae6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	2208      	movs	r2, #8
 8004aca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004acc:	68f8      	ldr	r0, [r7, #12]
 8004ace:	f000 f838 	bl	8004b42 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2208      	movs	r2, #8
 8004ad6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2200      	movs	r2, #0
 8004ade:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e029      	b.n	8004b3a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	69db      	ldr	r3, [r3, #28]
 8004aec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004af0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004af4:	d111      	bne.n	8004b1a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004afe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b00:	68f8      	ldr	r0, [r7, #12]
 8004b02:	f000 f81e 	bl	8004b42 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2220      	movs	r2, #32
 8004b0a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2200      	movs	r2, #0
 8004b12:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004b16:	2303      	movs	r3, #3
 8004b18:	e00f      	b.n	8004b3a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	69da      	ldr	r2, [r3, #28]
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	4013      	ands	r3, r2
 8004b24:	68ba      	ldr	r2, [r7, #8]
 8004b26:	429a      	cmp	r2, r3
 8004b28:	bf0c      	ite	eq
 8004b2a:	2301      	moveq	r3, #1
 8004b2c:	2300      	movne	r3, #0
 8004b2e:	b2db      	uxtb	r3, r3
 8004b30:	461a      	mov	r2, r3
 8004b32:	79fb      	ldrb	r3, [r7, #7]
 8004b34:	429a      	cmp	r2, r3
 8004b36:	d0a0      	beq.n	8004a7a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b38:	2300      	movs	r3, #0
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	3710      	adds	r7, #16
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}

08004b42 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b42:	b480      	push	{r7}
 8004b44:	b095      	sub	sp, #84	@ 0x54
 8004b46:	af00      	add	r7, sp, #0
 8004b48:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b52:	e853 3f00 	ldrex	r3, [r3]
 8004b56:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b5a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	461a      	mov	r2, r3
 8004b66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b68:	643b      	str	r3, [r7, #64]	@ 0x40
 8004b6a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b6c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004b6e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004b70:	e841 2300 	strex	r3, r2, [r1]
 8004b74:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004b76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d1e6      	bne.n	8004b4a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	3308      	adds	r3, #8
 8004b82:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b84:	6a3b      	ldr	r3, [r7, #32]
 8004b86:	e853 3f00 	ldrex	r3, [r3]
 8004b8a:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b8c:	69fb      	ldr	r3, [r7, #28]
 8004b8e:	f023 0301 	bic.w	r3, r3, #1
 8004b92:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	3308      	adds	r3, #8
 8004b9a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004b9c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b9e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ba0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004ba2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ba4:	e841 2300 	strex	r3, r2, [r1]
 8004ba8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d1e5      	bne.n	8004b7c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bb4:	2b01      	cmp	r3, #1
 8004bb6:	d118      	bne.n	8004bea <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	e853 3f00 	ldrex	r3, [r3]
 8004bc4:	60bb      	str	r3, [r7, #8]
   return(result);
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	f023 0310 	bic.w	r3, r3, #16
 8004bcc:	647b      	str	r3, [r7, #68]	@ 0x44
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	461a      	mov	r2, r3
 8004bd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004bd6:	61bb      	str	r3, [r7, #24]
 8004bd8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bda:	6979      	ldr	r1, [r7, #20]
 8004bdc:	69ba      	ldr	r2, [r7, #24]
 8004bde:	e841 2300 	strex	r3, r2, [r1]
 8004be2:	613b      	str	r3, [r7, #16]
   return(result);
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d1e6      	bne.n	8004bb8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2220      	movs	r2, #32
 8004bee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004bfe:	bf00      	nop
 8004c00:	3754      	adds	r7, #84	@ 0x54
 8004c02:	46bd      	mov	sp, r7
 8004c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c08:	4770      	bx	lr

08004c0a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004c0a:	b480      	push	{r7}
 8004c0c:	b085      	sub	sp, #20
 8004c0e:	af00      	add	r7, sp, #0
 8004c10:	4603      	mov	r3, r0
 8004c12:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004c14:	2300      	movs	r3, #0
 8004c16:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004c18:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004c1c:	2b84      	cmp	r3, #132	@ 0x84
 8004c1e:	d005      	beq.n	8004c2c <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004c20:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	4413      	add	r3, r2
 8004c28:	3303      	adds	r3, #3
 8004c2a:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	3714      	adds	r7, #20
 8004c32:	46bd      	mov	sp, r7
 8004c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c38:	4770      	bx	lr

08004c3a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004c3a:	b580      	push	{r7, lr}
 8004c3c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004c3e:	f000 fafd 	bl	800523c <vTaskStartScheduler>
  
  return osOK;
 8004c42:	2300      	movs	r3, #0
}
 8004c44:	4618      	mov	r0, r3
 8004c46:	bd80      	pop	{r7, pc}

08004c48 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004c48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c4a:	b089      	sub	sp, #36	@ 0x24
 8004c4c:	af04      	add	r7, sp, #16
 8004c4e:	6078      	str	r0, [r7, #4]
 8004c50:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	695b      	ldr	r3, [r3, #20]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d020      	beq.n	8004c9c <osThreadCreate+0x54>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	699b      	ldr	r3, [r3, #24]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d01c      	beq.n	8004c9c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	685c      	ldr	r4, [r3, #4]
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	691e      	ldr	r6, [r3, #16]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004c74:	4618      	mov	r0, r3
 8004c76:	f7ff ffc8 	bl	8004c0a <makeFreeRtosPriority>
 8004c7a:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	695b      	ldr	r3, [r3, #20]
 8004c80:	687a      	ldr	r2, [r7, #4]
 8004c82:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004c84:	9202      	str	r2, [sp, #8]
 8004c86:	9301      	str	r3, [sp, #4]
 8004c88:	9100      	str	r1, [sp, #0]
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	4632      	mov	r2, r6
 8004c8e:	4629      	mov	r1, r5
 8004c90:	4620      	mov	r0, r4
 8004c92:	f000 f8ed 	bl	8004e70 <xTaskCreateStatic>
 8004c96:	4603      	mov	r3, r0
 8004c98:	60fb      	str	r3, [r7, #12]
 8004c9a:	e01c      	b.n	8004cd6 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	685c      	ldr	r4, [r3, #4]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004ca8:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	f7ff ffaa 	bl	8004c0a <makeFreeRtosPriority>
 8004cb6:	4602      	mov	r2, r0
 8004cb8:	f107 030c 	add.w	r3, r7, #12
 8004cbc:	9301      	str	r3, [sp, #4]
 8004cbe:	9200      	str	r2, [sp, #0]
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	4632      	mov	r2, r6
 8004cc4:	4629      	mov	r1, r5
 8004cc6:	4620      	mov	r0, r4
 8004cc8:	f000 f932 	bl	8004f30 <xTaskCreate>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	2b01      	cmp	r3, #1
 8004cd0:	d001      	beq.n	8004cd6 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	e000      	b.n	8004cd8 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	3714      	adds	r7, #20
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004ce0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b084      	sub	sp, #16
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d001      	beq.n	8004cf6 <osDelay+0x16>
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	e000      	b.n	8004cf8 <osDelay+0x18>
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f000 fa69 	bl	80051d0 <vTaskDelay>
  
  return osOK;
 8004cfe:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	3710      	adds	r7, #16
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b083      	sub	sp, #12
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	f103 0208 	add.w	r2, r3, #8
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	f04f 32ff 	mov.w	r2, #4294967295
 8004d20:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	f103 0208 	add.w	r2, r3, #8
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	f103 0208 	add.w	r2, r3, #8
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004d3c:	bf00      	nop
 8004d3e:	370c      	adds	r7, #12
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr

08004d48 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b083      	sub	sp, #12
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2200      	movs	r2, #0
 8004d54:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004d56:	bf00      	nop
 8004d58:	370c      	adds	r7, #12
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d60:	4770      	bx	lr

08004d62 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004d62:	b480      	push	{r7}
 8004d64:	b085      	sub	sp, #20
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	6078      	str	r0, [r7, #4]
 8004d6a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	68fa      	ldr	r2, [r7, #12]
 8004d76:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	689a      	ldr	r2, [r3, #8]
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	689b      	ldr	r3, [r3, #8]
 8004d84:	683a      	ldr	r2, [r7, #0]
 8004d86:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	683a      	ldr	r2, [r7, #0]
 8004d8c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	687a      	ldr	r2, [r7, #4]
 8004d92:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	1c5a      	adds	r2, r3, #1
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	601a      	str	r2, [r3, #0]
}
 8004d9e:	bf00      	nop
 8004da0:	3714      	adds	r7, #20
 8004da2:	46bd      	mov	sp, r7
 8004da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da8:	4770      	bx	lr

08004daa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004daa:	b480      	push	{r7}
 8004dac:	b085      	sub	sp, #20
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	6078      	str	r0, [r7, #4]
 8004db2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dc0:	d103      	bne.n	8004dca <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	691b      	ldr	r3, [r3, #16]
 8004dc6:	60fb      	str	r3, [r7, #12]
 8004dc8:	e00c      	b.n	8004de4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	3308      	adds	r3, #8
 8004dce:	60fb      	str	r3, [r7, #12]
 8004dd0:	e002      	b.n	8004dd8 <vListInsert+0x2e>
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	60fb      	str	r3, [r7, #12]
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	685b      	ldr	r3, [r3, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	68ba      	ldr	r2, [r7, #8]
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d2f6      	bcs.n	8004dd2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	685a      	ldr	r2, [r3, #4]
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	683a      	ldr	r2, [r7, #0]
 8004df2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	68fa      	ldr	r2, [r7, #12]
 8004df8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	683a      	ldr	r2, [r7, #0]
 8004dfe:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	687a      	ldr	r2, [r7, #4]
 8004e04:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	1c5a      	adds	r2, r3, #1
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	601a      	str	r2, [r3, #0]
}
 8004e10:	bf00      	nop
 8004e12:	3714      	adds	r7, #20
 8004e14:	46bd      	mov	sp, r7
 8004e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1a:	4770      	bx	lr

08004e1c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b085      	sub	sp, #20
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	691b      	ldr	r3, [r3, #16]
 8004e28:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	687a      	ldr	r2, [r7, #4]
 8004e30:	6892      	ldr	r2, [r2, #8]
 8004e32:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	687a      	ldr	r2, [r7, #4]
 8004e3a:	6852      	ldr	r2, [r2, #4]
 8004e3c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	687a      	ldr	r2, [r7, #4]
 8004e44:	429a      	cmp	r2, r3
 8004e46:	d103      	bne.n	8004e50 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	689a      	ldr	r2, [r3, #8]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2200      	movs	r2, #0
 8004e54:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	1e5a      	subs	r2, r3, #1
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	3714      	adds	r7, #20
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6e:	4770      	bx	lr

08004e70 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b08e      	sub	sp, #56	@ 0x38
 8004e74:	af04      	add	r7, sp, #16
 8004e76:	60f8      	str	r0, [r7, #12]
 8004e78:	60b9      	str	r1, [r7, #8]
 8004e7a:	607a      	str	r2, [r7, #4]
 8004e7c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004e7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d10b      	bne.n	8004e9c <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e88:	f383 8811 	msr	BASEPRI, r3
 8004e8c:	f3bf 8f6f 	isb	sy
 8004e90:	f3bf 8f4f 	dsb	sy
 8004e94:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004e96:	bf00      	nop
 8004e98:	bf00      	nop
 8004e9a:	e7fd      	b.n	8004e98 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004e9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d10b      	bne.n	8004eba <xTaskCreateStatic+0x4a>
	__asm volatile
 8004ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ea6:	f383 8811 	msr	BASEPRI, r3
 8004eaa:	f3bf 8f6f 	isb	sy
 8004eae:	f3bf 8f4f 	dsb	sy
 8004eb2:	61fb      	str	r3, [r7, #28]
}
 8004eb4:	bf00      	nop
 8004eb6:	bf00      	nop
 8004eb8:	e7fd      	b.n	8004eb6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004eba:	23a0      	movs	r3, #160	@ 0xa0
 8004ebc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	2ba0      	cmp	r3, #160	@ 0xa0
 8004ec2:	d00b      	beq.n	8004edc <xTaskCreateStatic+0x6c>
	__asm volatile
 8004ec4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ec8:	f383 8811 	msr	BASEPRI, r3
 8004ecc:	f3bf 8f6f 	isb	sy
 8004ed0:	f3bf 8f4f 	dsb	sy
 8004ed4:	61bb      	str	r3, [r7, #24]
}
 8004ed6:	bf00      	nop
 8004ed8:	bf00      	nop
 8004eda:	e7fd      	b.n	8004ed8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004edc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004ede:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d01e      	beq.n	8004f22 <xTaskCreateStatic+0xb2>
 8004ee4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d01b      	beq.n	8004f22 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004eea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eec:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ef0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004ef2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ef6:	2202      	movs	r2, #2
 8004ef8:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004efc:	2300      	movs	r3, #0
 8004efe:	9303      	str	r3, [sp, #12]
 8004f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f02:	9302      	str	r3, [sp, #8]
 8004f04:	f107 0314 	add.w	r3, r7, #20
 8004f08:	9301      	str	r3, [sp, #4]
 8004f0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f0c:	9300      	str	r3, [sp, #0]
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	687a      	ldr	r2, [r7, #4]
 8004f12:	68b9      	ldr	r1, [r7, #8]
 8004f14:	68f8      	ldr	r0, [r7, #12]
 8004f16:	f000 f851 	bl	8004fbc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004f1a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004f1c:	f000 f8ee 	bl	80050fc <prvAddNewTaskToReadyList>
 8004f20:	e001      	b.n	8004f26 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004f22:	2300      	movs	r3, #0
 8004f24:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004f26:	697b      	ldr	r3, [r7, #20]
	}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	3728      	adds	r7, #40	@ 0x28
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bd80      	pop	{r7, pc}

08004f30 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b08c      	sub	sp, #48	@ 0x30
 8004f34:	af04      	add	r7, sp, #16
 8004f36:	60f8      	str	r0, [r7, #12]
 8004f38:	60b9      	str	r1, [r7, #8]
 8004f3a:	603b      	str	r3, [r7, #0]
 8004f3c:	4613      	mov	r3, r2
 8004f3e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004f40:	88fb      	ldrh	r3, [r7, #6]
 8004f42:	009b      	lsls	r3, r3, #2
 8004f44:	4618      	mov	r0, r3
 8004f46:	f000 feff 	bl	8005d48 <pvPortMalloc>
 8004f4a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d00e      	beq.n	8004f70 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004f52:	20a0      	movs	r0, #160	@ 0xa0
 8004f54:	f000 fef8 	bl	8005d48 <pvPortMalloc>
 8004f58:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004f5a:	69fb      	ldr	r3, [r7, #28]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d003      	beq.n	8004f68 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004f60:	69fb      	ldr	r3, [r7, #28]
 8004f62:	697a      	ldr	r2, [r7, #20]
 8004f64:	631a      	str	r2, [r3, #48]	@ 0x30
 8004f66:	e005      	b.n	8004f74 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004f68:	6978      	ldr	r0, [r7, #20]
 8004f6a:	f000 ffbb 	bl	8005ee4 <vPortFree>
 8004f6e:	e001      	b.n	8004f74 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004f70:	2300      	movs	r3, #0
 8004f72:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004f74:	69fb      	ldr	r3, [r7, #28]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d017      	beq.n	8004faa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004f7a:	69fb      	ldr	r3, [r7, #28]
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004f82:	88fa      	ldrh	r2, [r7, #6]
 8004f84:	2300      	movs	r3, #0
 8004f86:	9303      	str	r3, [sp, #12]
 8004f88:	69fb      	ldr	r3, [r7, #28]
 8004f8a:	9302      	str	r3, [sp, #8]
 8004f8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f8e:	9301      	str	r3, [sp, #4]
 8004f90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f92:	9300      	str	r3, [sp, #0]
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	68b9      	ldr	r1, [r7, #8]
 8004f98:	68f8      	ldr	r0, [r7, #12]
 8004f9a:	f000 f80f 	bl	8004fbc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004f9e:	69f8      	ldr	r0, [r7, #28]
 8004fa0:	f000 f8ac 	bl	80050fc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	61bb      	str	r3, [r7, #24]
 8004fa8:	e002      	b.n	8004fb0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004faa:	f04f 33ff 	mov.w	r3, #4294967295
 8004fae:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004fb0:	69bb      	ldr	r3, [r7, #24]
	}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3720      	adds	r7, #32
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd80      	pop	{r7, pc}
	...

08004fbc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b088      	sub	sp, #32
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	60f8      	str	r0, [r7, #12]
 8004fc4:	60b9      	str	r1, [r7, #8]
 8004fc6:	607a      	str	r2, [r7, #4]
 8004fc8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fcc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004fd4:	3b01      	subs	r3, #1
 8004fd6:	009b      	lsls	r3, r3, #2
 8004fd8:	4413      	add	r3, r2
 8004fda:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004fdc:	69bb      	ldr	r3, [r7, #24]
 8004fde:	f023 0307 	bic.w	r3, r3, #7
 8004fe2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004fe4:	69bb      	ldr	r3, [r7, #24]
 8004fe6:	f003 0307 	and.w	r3, r3, #7
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d00b      	beq.n	8005006 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8004fee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ff2:	f383 8811 	msr	BASEPRI, r3
 8004ff6:	f3bf 8f6f 	isb	sy
 8004ffa:	f3bf 8f4f 	dsb	sy
 8004ffe:	617b      	str	r3, [r7, #20]
}
 8005000:	bf00      	nop
 8005002:	bf00      	nop
 8005004:	e7fd      	b.n	8005002 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d01f      	beq.n	800504c <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800500c:	2300      	movs	r3, #0
 800500e:	61fb      	str	r3, [r7, #28]
 8005010:	e012      	b.n	8005038 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005012:	68ba      	ldr	r2, [r7, #8]
 8005014:	69fb      	ldr	r3, [r7, #28]
 8005016:	4413      	add	r3, r2
 8005018:	7819      	ldrb	r1, [r3, #0]
 800501a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800501c:	69fb      	ldr	r3, [r7, #28]
 800501e:	4413      	add	r3, r2
 8005020:	3334      	adds	r3, #52	@ 0x34
 8005022:	460a      	mov	r2, r1
 8005024:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005026:	68ba      	ldr	r2, [r7, #8]
 8005028:	69fb      	ldr	r3, [r7, #28]
 800502a:	4413      	add	r3, r2
 800502c:	781b      	ldrb	r3, [r3, #0]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d006      	beq.n	8005040 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005032:	69fb      	ldr	r3, [r7, #28]
 8005034:	3301      	adds	r3, #1
 8005036:	61fb      	str	r3, [r7, #28]
 8005038:	69fb      	ldr	r3, [r7, #28]
 800503a:	2b0f      	cmp	r3, #15
 800503c:	d9e9      	bls.n	8005012 <prvInitialiseNewTask+0x56>
 800503e:	e000      	b.n	8005042 <prvInitialiseNewTask+0x86>
			{
				break;
 8005040:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005044:	2200      	movs	r2, #0
 8005046:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800504a:	e003      	b.n	8005054 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800504c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800504e:	2200      	movs	r2, #0
 8005050:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005054:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005056:	2b06      	cmp	r3, #6
 8005058:	d901      	bls.n	800505e <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800505a:	2306      	movs	r3, #6
 800505c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800505e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005060:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005062:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005066:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005068:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800506a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800506c:	2200      	movs	r2, #0
 800506e:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005072:	3304      	adds	r3, #4
 8005074:	4618      	mov	r0, r3
 8005076:	f7ff fe67 	bl	8004d48 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800507a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800507c:	3318      	adds	r3, #24
 800507e:	4618      	mov	r0, r3
 8005080:	f7ff fe62 	bl	8004d48 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005084:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005086:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005088:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800508a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800508c:	f1c3 0207 	rsb	r2, r3, #7
 8005090:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005092:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005096:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005098:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800509a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800509c:	2200      	movs	r2, #0
 800509e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80050a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050a4:	2200      	movs	r2, #0
 80050a6:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80050aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ac:	334c      	adds	r3, #76	@ 0x4c
 80050ae:	224c      	movs	r2, #76	@ 0x4c
 80050b0:	2100      	movs	r1, #0
 80050b2:	4618      	mov	r0, r3
 80050b4:	f001 f856 	bl	8006164 <memset>
 80050b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ba:	4a0d      	ldr	r2, [pc, #52]	@ (80050f0 <prvInitialiseNewTask+0x134>)
 80050bc:	651a      	str	r2, [r3, #80]	@ 0x50
 80050be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050c0:	4a0c      	ldr	r2, [pc, #48]	@ (80050f4 <prvInitialiseNewTask+0x138>)
 80050c2:	655a      	str	r2, [r3, #84]	@ 0x54
 80050c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050c6:	4a0c      	ldr	r2, [pc, #48]	@ (80050f8 <prvInitialiseNewTask+0x13c>)
 80050c8:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80050ca:	683a      	ldr	r2, [r7, #0]
 80050cc:	68f9      	ldr	r1, [r7, #12]
 80050ce:	69b8      	ldr	r0, [r7, #24]
 80050d0:	f000 fc2a 	bl	8005928 <pxPortInitialiseStack>
 80050d4:	4602      	mov	r2, r0
 80050d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050d8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80050da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d002      	beq.n	80050e6 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80050e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80050e6:	bf00      	nop
 80050e8:	3720      	adds	r7, #32
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}
 80050ee:	bf00      	nop
 80050f0:	20004614 	.word	0x20004614
 80050f4:	2000467c 	.word	0x2000467c
 80050f8:	200046e4 	.word	0x200046e4

080050fc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b082      	sub	sp, #8
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005104:	f000 fd40 	bl	8005b88 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005108:	4b2a      	ldr	r3, [pc, #168]	@ (80051b4 <prvAddNewTaskToReadyList+0xb8>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	3301      	adds	r3, #1
 800510e:	4a29      	ldr	r2, [pc, #164]	@ (80051b4 <prvAddNewTaskToReadyList+0xb8>)
 8005110:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005112:	4b29      	ldr	r3, [pc, #164]	@ (80051b8 <prvAddNewTaskToReadyList+0xbc>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d109      	bne.n	800512e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800511a:	4a27      	ldr	r2, [pc, #156]	@ (80051b8 <prvAddNewTaskToReadyList+0xbc>)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005120:	4b24      	ldr	r3, [pc, #144]	@ (80051b4 <prvAddNewTaskToReadyList+0xb8>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	2b01      	cmp	r3, #1
 8005126:	d110      	bne.n	800514a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005128:	f000 fad4 	bl	80056d4 <prvInitialiseTaskLists>
 800512c:	e00d      	b.n	800514a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800512e:	4b23      	ldr	r3, [pc, #140]	@ (80051bc <prvAddNewTaskToReadyList+0xc0>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d109      	bne.n	800514a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005136:	4b20      	ldr	r3, [pc, #128]	@ (80051b8 <prvAddNewTaskToReadyList+0xbc>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005140:	429a      	cmp	r2, r3
 8005142:	d802      	bhi.n	800514a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005144:	4a1c      	ldr	r2, [pc, #112]	@ (80051b8 <prvAddNewTaskToReadyList+0xbc>)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800514a:	4b1d      	ldr	r3, [pc, #116]	@ (80051c0 <prvAddNewTaskToReadyList+0xc4>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	3301      	adds	r3, #1
 8005150:	4a1b      	ldr	r2, [pc, #108]	@ (80051c0 <prvAddNewTaskToReadyList+0xc4>)
 8005152:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005158:	2201      	movs	r2, #1
 800515a:	409a      	lsls	r2, r3
 800515c:	4b19      	ldr	r3, [pc, #100]	@ (80051c4 <prvAddNewTaskToReadyList+0xc8>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4313      	orrs	r3, r2
 8005162:	4a18      	ldr	r2, [pc, #96]	@ (80051c4 <prvAddNewTaskToReadyList+0xc8>)
 8005164:	6013      	str	r3, [r2, #0]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800516a:	4613      	mov	r3, r2
 800516c:	009b      	lsls	r3, r3, #2
 800516e:	4413      	add	r3, r2
 8005170:	009b      	lsls	r3, r3, #2
 8005172:	4a15      	ldr	r2, [pc, #84]	@ (80051c8 <prvAddNewTaskToReadyList+0xcc>)
 8005174:	441a      	add	r2, r3
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	3304      	adds	r3, #4
 800517a:	4619      	mov	r1, r3
 800517c:	4610      	mov	r0, r2
 800517e:	f7ff fdf0 	bl	8004d62 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005182:	f000 fd33 	bl	8005bec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005186:	4b0d      	ldr	r3, [pc, #52]	@ (80051bc <prvAddNewTaskToReadyList+0xc0>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d00e      	beq.n	80051ac <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800518e:	4b0a      	ldr	r3, [pc, #40]	@ (80051b8 <prvAddNewTaskToReadyList+0xbc>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005198:	429a      	cmp	r2, r3
 800519a:	d207      	bcs.n	80051ac <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800519c:	4b0b      	ldr	r3, [pc, #44]	@ (80051cc <prvAddNewTaskToReadyList+0xd0>)
 800519e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051a2:	601a      	str	r2, [r3, #0]
 80051a4:	f3bf 8f4f 	dsb	sy
 80051a8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80051ac:	bf00      	nop
 80051ae:	3708      	adds	r7, #8
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bd80      	pop	{r7, pc}
 80051b4:	200005c0 	.word	0x200005c0
 80051b8:	200004c0 	.word	0x200004c0
 80051bc:	200005cc 	.word	0x200005cc
 80051c0:	200005dc 	.word	0x200005dc
 80051c4:	200005c8 	.word	0x200005c8
 80051c8:	200004c4 	.word	0x200004c4
 80051cc:	e000ed04 	.word	0xe000ed04

080051d0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b084      	sub	sp, #16
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80051d8:	2300      	movs	r3, #0
 80051da:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d018      	beq.n	8005214 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80051e2:	4b14      	ldr	r3, [pc, #80]	@ (8005234 <vTaskDelay+0x64>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d00b      	beq.n	8005202 <vTaskDelay+0x32>
	__asm volatile
 80051ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051ee:	f383 8811 	msr	BASEPRI, r3
 80051f2:	f3bf 8f6f 	isb	sy
 80051f6:	f3bf 8f4f 	dsb	sy
 80051fa:	60bb      	str	r3, [r7, #8]
}
 80051fc:	bf00      	nop
 80051fe:	bf00      	nop
 8005200:	e7fd      	b.n	80051fe <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005202:	f000 f885 	bl	8005310 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005206:	2100      	movs	r1, #0
 8005208:	6878      	ldr	r0, [r7, #4]
 800520a:	f000 fb27 	bl	800585c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800520e:	f000 f88d 	bl	800532c <xTaskResumeAll>
 8005212:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d107      	bne.n	800522a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800521a:	4b07      	ldr	r3, [pc, #28]	@ (8005238 <vTaskDelay+0x68>)
 800521c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005220:	601a      	str	r2, [r3, #0]
 8005222:	f3bf 8f4f 	dsb	sy
 8005226:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800522a:	bf00      	nop
 800522c:	3710      	adds	r7, #16
 800522e:	46bd      	mov	sp, r7
 8005230:	bd80      	pop	{r7, pc}
 8005232:	bf00      	nop
 8005234:	200005e8 	.word	0x200005e8
 8005238:	e000ed04 	.word	0xe000ed04

0800523c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b08a      	sub	sp, #40	@ 0x28
 8005240:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005242:	2300      	movs	r3, #0
 8005244:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005246:	2300      	movs	r3, #0
 8005248:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800524a:	463a      	mov	r2, r7
 800524c:	1d39      	adds	r1, r7, #4
 800524e:	f107 0308 	add.w	r3, r7, #8
 8005252:	4618      	mov	r0, r3
 8005254:	f7fb fd7a 	bl	8000d4c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005258:	6839      	ldr	r1, [r7, #0]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	68ba      	ldr	r2, [r7, #8]
 800525e:	9202      	str	r2, [sp, #8]
 8005260:	9301      	str	r3, [sp, #4]
 8005262:	2300      	movs	r3, #0
 8005264:	9300      	str	r3, [sp, #0]
 8005266:	2300      	movs	r3, #0
 8005268:	460a      	mov	r2, r1
 800526a:	4921      	ldr	r1, [pc, #132]	@ (80052f0 <vTaskStartScheduler+0xb4>)
 800526c:	4821      	ldr	r0, [pc, #132]	@ (80052f4 <vTaskStartScheduler+0xb8>)
 800526e:	f7ff fdff 	bl	8004e70 <xTaskCreateStatic>
 8005272:	4603      	mov	r3, r0
 8005274:	4a20      	ldr	r2, [pc, #128]	@ (80052f8 <vTaskStartScheduler+0xbc>)
 8005276:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005278:	4b1f      	ldr	r3, [pc, #124]	@ (80052f8 <vTaskStartScheduler+0xbc>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d002      	beq.n	8005286 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005280:	2301      	movs	r3, #1
 8005282:	617b      	str	r3, [r7, #20]
 8005284:	e001      	b.n	800528a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005286:	2300      	movs	r3, #0
 8005288:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	2b01      	cmp	r3, #1
 800528e:	d11b      	bne.n	80052c8 <vTaskStartScheduler+0x8c>
	__asm volatile
 8005290:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005294:	f383 8811 	msr	BASEPRI, r3
 8005298:	f3bf 8f6f 	isb	sy
 800529c:	f3bf 8f4f 	dsb	sy
 80052a0:	613b      	str	r3, [r7, #16]
}
 80052a2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80052a4:	4b15      	ldr	r3, [pc, #84]	@ (80052fc <vTaskStartScheduler+0xc0>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	334c      	adds	r3, #76	@ 0x4c
 80052aa:	4a15      	ldr	r2, [pc, #84]	@ (8005300 <vTaskStartScheduler+0xc4>)
 80052ac:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80052ae:	4b15      	ldr	r3, [pc, #84]	@ (8005304 <vTaskStartScheduler+0xc8>)
 80052b0:	f04f 32ff 	mov.w	r2, #4294967295
 80052b4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80052b6:	4b14      	ldr	r3, [pc, #80]	@ (8005308 <vTaskStartScheduler+0xcc>)
 80052b8:	2201      	movs	r2, #1
 80052ba:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80052bc:	4b13      	ldr	r3, [pc, #76]	@ (800530c <vTaskStartScheduler+0xd0>)
 80052be:	2200      	movs	r2, #0
 80052c0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80052c2:	f000 fbbd 	bl	8005a40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80052c6:	e00f      	b.n	80052e8 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052ce:	d10b      	bne.n	80052e8 <vTaskStartScheduler+0xac>
	__asm volatile
 80052d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052d4:	f383 8811 	msr	BASEPRI, r3
 80052d8:	f3bf 8f6f 	isb	sy
 80052dc:	f3bf 8f4f 	dsb	sy
 80052e0:	60fb      	str	r3, [r7, #12]
}
 80052e2:	bf00      	nop
 80052e4:	bf00      	nop
 80052e6:	e7fd      	b.n	80052e4 <vTaskStartScheduler+0xa8>
}
 80052e8:	bf00      	nop
 80052ea:	3718      	adds	r7, #24
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bd80      	pop	{r7, pc}
 80052f0:	08006bc4 	.word	0x08006bc4
 80052f4:	080056a5 	.word	0x080056a5
 80052f8:	200005e4 	.word	0x200005e4
 80052fc:	200004c0 	.word	0x200004c0
 8005300:	2000004c 	.word	0x2000004c
 8005304:	200005e0 	.word	0x200005e0
 8005308:	200005cc 	.word	0x200005cc
 800530c:	200005c4 	.word	0x200005c4

08005310 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005310:	b480      	push	{r7}
 8005312:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005314:	4b04      	ldr	r3, [pc, #16]	@ (8005328 <vTaskSuspendAll+0x18>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	3301      	adds	r3, #1
 800531a:	4a03      	ldr	r2, [pc, #12]	@ (8005328 <vTaskSuspendAll+0x18>)
 800531c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800531e:	bf00      	nop
 8005320:	46bd      	mov	sp, r7
 8005322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005326:	4770      	bx	lr
 8005328:	200005e8 	.word	0x200005e8

0800532c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b084      	sub	sp, #16
 8005330:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005332:	2300      	movs	r3, #0
 8005334:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005336:	2300      	movs	r3, #0
 8005338:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800533a:	4b42      	ldr	r3, [pc, #264]	@ (8005444 <xTaskResumeAll+0x118>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d10b      	bne.n	800535a <xTaskResumeAll+0x2e>
	__asm volatile
 8005342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005346:	f383 8811 	msr	BASEPRI, r3
 800534a:	f3bf 8f6f 	isb	sy
 800534e:	f3bf 8f4f 	dsb	sy
 8005352:	603b      	str	r3, [r7, #0]
}
 8005354:	bf00      	nop
 8005356:	bf00      	nop
 8005358:	e7fd      	b.n	8005356 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800535a:	f000 fc15 	bl	8005b88 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800535e:	4b39      	ldr	r3, [pc, #228]	@ (8005444 <xTaskResumeAll+0x118>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	3b01      	subs	r3, #1
 8005364:	4a37      	ldr	r2, [pc, #220]	@ (8005444 <xTaskResumeAll+0x118>)
 8005366:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005368:	4b36      	ldr	r3, [pc, #216]	@ (8005444 <xTaskResumeAll+0x118>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d161      	bne.n	8005434 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005370:	4b35      	ldr	r3, [pc, #212]	@ (8005448 <xTaskResumeAll+0x11c>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d05d      	beq.n	8005434 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005378:	e02e      	b.n	80053d8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800537a:	4b34      	ldr	r3, [pc, #208]	@ (800544c <xTaskResumeAll+0x120>)
 800537c:	68db      	ldr	r3, [r3, #12]
 800537e:	68db      	ldr	r3, [r3, #12]
 8005380:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	3318      	adds	r3, #24
 8005386:	4618      	mov	r0, r3
 8005388:	f7ff fd48 	bl	8004e1c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	3304      	adds	r3, #4
 8005390:	4618      	mov	r0, r3
 8005392:	f7ff fd43 	bl	8004e1c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800539a:	2201      	movs	r2, #1
 800539c:	409a      	lsls	r2, r3
 800539e:	4b2c      	ldr	r3, [pc, #176]	@ (8005450 <xTaskResumeAll+0x124>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4313      	orrs	r3, r2
 80053a4:	4a2a      	ldr	r2, [pc, #168]	@ (8005450 <xTaskResumeAll+0x124>)
 80053a6:	6013      	str	r3, [r2, #0]
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053ac:	4613      	mov	r3, r2
 80053ae:	009b      	lsls	r3, r3, #2
 80053b0:	4413      	add	r3, r2
 80053b2:	009b      	lsls	r3, r3, #2
 80053b4:	4a27      	ldr	r2, [pc, #156]	@ (8005454 <xTaskResumeAll+0x128>)
 80053b6:	441a      	add	r2, r3
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	3304      	adds	r3, #4
 80053bc:	4619      	mov	r1, r3
 80053be:	4610      	mov	r0, r2
 80053c0:	f7ff fccf 	bl	8004d62 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053c8:	4b23      	ldr	r3, [pc, #140]	@ (8005458 <xTaskResumeAll+0x12c>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053ce:	429a      	cmp	r2, r3
 80053d0:	d302      	bcc.n	80053d8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80053d2:	4b22      	ldr	r3, [pc, #136]	@ (800545c <xTaskResumeAll+0x130>)
 80053d4:	2201      	movs	r2, #1
 80053d6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80053d8:	4b1c      	ldr	r3, [pc, #112]	@ (800544c <xTaskResumeAll+0x120>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d1cc      	bne.n	800537a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d001      	beq.n	80053ea <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80053e6:	f000 fa19 	bl	800581c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80053ea:	4b1d      	ldr	r3, [pc, #116]	@ (8005460 <xTaskResumeAll+0x134>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d010      	beq.n	8005418 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80053f6:	f000 f837 	bl	8005468 <xTaskIncrementTick>
 80053fa:	4603      	mov	r3, r0
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d002      	beq.n	8005406 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005400:	4b16      	ldr	r3, [pc, #88]	@ (800545c <xTaskResumeAll+0x130>)
 8005402:	2201      	movs	r2, #1
 8005404:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	3b01      	subs	r3, #1
 800540a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d1f1      	bne.n	80053f6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005412:	4b13      	ldr	r3, [pc, #76]	@ (8005460 <xTaskResumeAll+0x134>)
 8005414:	2200      	movs	r2, #0
 8005416:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005418:	4b10      	ldr	r3, [pc, #64]	@ (800545c <xTaskResumeAll+0x130>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d009      	beq.n	8005434 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005420:	2301      	movs	r3, #1
 8005422:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005424:	4b0f      	ldr	r3, [pc, #60]	@ (8005464 <xTaskResumeAll+0x138>)
 8005426:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800542a:	601a      	str	r2, [r3, #0]
 800542c:	f3bf 8f4f 	dsb	sy
 8005430:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005434:	f000 fbda 	bl	8005bec <vPortExitCritical>

	return xAlreadyYielded;
 8005438:	68bb      	ldr	r3, [r7, #8]
}
 800543a:	4618      	mov	r0, r3
 800543c:	3710      	adds	r7, #16
 800543e:	46bd      	mov	sp, r7
 8005440:	bd80      	pop	{r7, pc}
 8005442:	bf00      	nop
 8005444:	200005e8 	.word	0x200005e8
 8005448:	200005c0 	.word	0x200005c0
 800544c:	20000580 	.word	0x20000580
 8005450:	200005c8 	.word	0x200005c8
 8005454:	200004c4 	.word	0x200004c4
 8005458:	200004c0 	.word	0x200004c0
 800545c:	200005d4 	.word	0x200005d4
 8005460:	200005d0 	.word	0x200005d0
 8005464:	e000ed04 	.word	0xe000ed04

08005468 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b086      	sub	sp, #24
 800546c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800546e:	2300      	movs	r3, #0
 8005470:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005472:	4b4f      	ldr	r3, [pc, #316]	@ (80055b0 <xTaskIncrementTick+0x148>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	2b00      	cmp	r3, #0
 8005478:	f040 808f 	bne.w	800559a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800547c:	4b4d      	ldr	r3, [pc, #308]	@ (80055b4 <xTaskIncrementTick+0x14c>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	3301      	adds	r3, #1
 8005482:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005484:	4a4b      	ldr	r2, [pc, #300]	@ (80055b4 <xTaskIncrementTick+0x14c>)
 8005486:	693b      	ldr	r3, [r7, #16]
 8005488:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800548a:	693b      	ldr	r3, [r7, #16]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d121      	bne.n	80054d4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005490:	4b49      	ldr	r3, [pc, #292]	@ (80055b8 <xTaskIncrementTick+0x150>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d00b      	beq.n	80054b2 <xTaskIncrementTick+0x4a>
	__asm volatile
 800549a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800549e:	f383 8811 	msr	BASEPRI, r3
 80054a2:	f3bf 8f6f 	isb	sy
 80054a6:	f3bf 8f4f 	dsb	sy
 80054aa:	603b      	str	r3, [r7, #0]
}
 80054ac:	bf00      	nop
 80054ae:	bf00      	nop
 80054b0:	e7fd      	b.n	80054ae <xTaskIncrementTick+0x46>
 80054b2:	4b41      	ldr	r3, [pc, #260]	@ (80055b8 <xTaskIncrementTick+0x150>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	60fb      	str	r3, [r7, #12]
 80054b8:	4b40      	ldr	r3, [pc, #256]	@ (80055bc <xTaskIncrementTick+0x154>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a3e      	ldr	r2, [pc, #248]	@ (80055b8 <xTaskIncrementTick+0x150>)
 80054be:	6013      	str	r3, [r2, #0]
 80054c0:	4a3e      	ldr	r2, [pc, #248]	@ (80055bc <xTaskIncrementTick+0x154>)
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	6013      	str	r3, [r2, #0]
 80054c6:	4b3e      	ldr	r3, [pc, #248]	@ (80055c0 <xTaskIncrementTick+0x158>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	3301      	adds	r3, #1
 80054cc:	4a3c      	ldr	r2, [pc, #240]	@ (80055c0 <xTaskIncrementTick+0x158>)
 80054ce:	6013      	str	r3, [r2, #0]
 80054d0:	f000 f9a4 	bl	800581c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80054d4:	4b3b      	ldr	r3, [pc, #236]	@ (80055c4 <xTaskIncrementTick+0x15c>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	693a      	ldr	r2, [r7, #16]
 80054da:	429a      	cmp	r2, r3
 80054dc:	d348      	bcc.n	8005570 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80054de:	4b36      	ldr	r3, [pc, #216]	@ (80055b8 <xTaskIncrementTick+0x150>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d104      	bne.n	80054f2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80054e8:	4b36      	ldr	r3, [pc, #216]	@ (80055c4 <xTaskIncrementTick+0x15c>)
 80054ea:	f04f 32ff 	mov.w	r2, #4294967295
 80054ee:	601a      	str	r2, [r3, #0]
					break;
 80054f0:	e03e      	b.n	8005570 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054f2:	4b31      	ldr	r3, [pc, #196]	@ (80055b8 <xTaskIncrementTick+0x150>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	68db      	ldr	r3, [r3, #12]
 80054f8:	68db      	ldr	r3, [r3, #12]
 80054fa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	685b      	ldr	r3, [r3, #4]
 8005500:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005502:	693a      	ldr	r2, [r7, #16]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	429a      	cmp	r2, r3
 8005508:	d203      	bcs.n	8005512 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800550a:	4a2e      	ldr	r2, [pc, #184]	@ (80055c4 <xTaskIncrementTick+0x15c>)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005510:	e02e      	b.n	8005570 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	3304      	adds	r3, #4
 8005516:	4618      	mov	r0, r3
 8005518:	f7ff fc80 	bl	8004e1c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005520:	2b00      	cmp	r3, #0
 8005522:	d004      	beq.n	800552e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	3318      	adds	r3, #24
 8005528:	4618      	mov	r0, r3
 800552a:	f7ff fc77 	bl	8004e1c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005532:	2201      	movs	r2, #1
 8005534:	409a      	lsls	r2, r3
 8005536:	4b24      	ldr	r3, [pc, #144]	@ (80055c8 <xTaskIncrementTick+0x160>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4313      	orrs	r3, r2
 800553c:	4a22      	ldr	r2, [pc, #136]	@ (80055c8 <xTaskIncrementTick+0x160>)
 800553e:	6013      	str	r3, [r2, #0]
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005544:	4613      	mov	r3, r2
 8005546:	009b      	lsls	r3, r3, #2
 8005548:	4413      	add	r3, r2
 800554a:	009b      	lsls	r3, r3, #2
 800554c:	4a1f      	ldr	r2, [pc, #124]	@ (80055cc <xTaskIncrementTick+0x164>)
 800554e:	441a      	add	r2, r3
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	3304      	adds	r3, #4
 8005554:	4619      	mov	r1, r3
 8005556:	4610      	mov	r0, r2
 8005558:	f7ff fc03 	bl	8004d62 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005560:	4b1b      	ldr	r3, [pc, #108]	@ (80055d0 <xTaskIncrementTick+0x168>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005566:	429a      	cmp	r2, r3
 8005568:	d3b9      	bcc.n	80054de <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800556a:	2301      	movs	r3, #1
 800556c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800556e:	e7b6      	b.n	80054de <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005570:	4b17      	ldr	r3, [pc, #92]	@ (80055d0 <xTaskIncrementTick+0x168>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005576:	4915      	ldr	r1, [pc, #84]	@ (80055cc <xTaskIncrementTick+0x164>)
 8005578:	4613      	mov	r3, r2
 800557a:	009b      	lsls	r3, r3, #2
 800557c:	4413      	add	r3, r2
 800557e:	009b      	lsls	r3, r3, #2
 8005580:	440b      	add	r3, r1
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	2b01      	cmp	r3, #1
 8005586:	d901      	bls.n	800558c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005588:	2301      	movs	r3, #1
 800558a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800558c:	4b11      	ldr	r3, [pc, #68]	@ (80055d4 <xTaskIncrementTick+0x16c>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d007      	beq.n	80055a4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005594:	2301      	movs	r3, #1
 8005596:	617b      	str	r3, [r7, #20]
 8005598:	e004      	b.n	80055a4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800559a:	4b0f      	ldr	r3, [pc, #60]	@ (80055d8 <xTaskIncrementTick+0x170>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	3301      	adds	r3, #1
 80055a0:	4a0d      	ldr	r2, [pc, #52]	@ (80055d8 <xTaskIncrementTick+0x170>)
 80055a2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80055a4:	697b      	ldr	r3, [r7, #20]
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	3718      	adds	r7, #24
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}
 80055ae:	bf00      	nop
 80055b0:	200005e8 	.word	0x200005e8
 80055b4:	200005c4 	.word	0x200005c4
 80055b8:	20000578 	.word	0x20000578
 80055bc:	2000057c 	.word	0x2000057c
 80055c0:	200005d8 	.word	0x200005d8
 80055c4:	200005e0 	.word	0x200005e0
 80055c8:	200005c8 	.word	0x200005c8
 80055cc:	200004c4 	.word	0x200004c4
 80055d0:	200004c0 	.word	0x200004c0
 80055d4:	200005d4 	.word	0x200005d4
 80055d8:	200005d0 	.word	0x200005d0

080055dc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80055dc:	b480      	push	{r7}
 80055de:	b087      	sub	sp, #28
 80055e0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80055e2:	4b2a      	ldr	r3, [pc, #168]	@ (800568c <vTaskSwitchContext+0xb0>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d003      	beq.n	80055f2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80055ea:	4b29      	ldr	r3, [pc, #164]	@ (8005690 <vTaskSwitchContext+0xb4>)
 80055ec:	2201      	movs	r2, #1
 80055ee:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80055f0:	e045      	b.n	800567e <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80055f2:	4b27      	ldr	r3, [pc, #156]	@ (8005690 <vTaskSwitchContext+0xb4>)
 80055f4:	2200      	movs	r2, #0
 80055f6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055f8:	4b26      	ldr	r3, [pc, #152]	@ (8005694 <vTaskSwitchContext+0xb8>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	fab3 f383 	clz	r3, r3
 8005604:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005606:	7afb      	ldrb	r3, [r7, #11]
 8005608:	f1c3 031f 	rsb	r3, r3, #31
 800560c:	617b      	str	r3, [r7, #20]
 800560e:	4922      	ldr	r1, [pc, #136]	@ (8005698 <vTaskSwitchContext+0xbc>)
 8005610:	697a      	ldr	r2, [r7, #20]
 8005612:	4613      	mov	r3, r2
 8005614:	009b      	lsls	r3, r3, #2
 8005616:	4413      	add	r3, r2
 8005618:	009b      	lsls	r3, r3, #2
 800561a:	440b      	add	r3, r1
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d10b      	bne.n	800563a <vTaskSwitchContext+0x5e>
	__asm volatile
 8005622:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005626:	f383 8811 	msr	BASEPRI, r3
 800562a:	f3bf 8f6f 	isb	sy
 800562e:	f3bf 8f4f 	dsb	sy
 8005632:	607b      	str	r3, [r7, #4]
}
 8005634:	bf00      	nop
 8005636:	bf00      	nop
 8005638:	e7fd      	b.n	8005636 <vTaskSwitchContext+0x5a>
 800563a:	697a      	ldr	r2, [r7, #20]
 800563c:	4613      	mov	r3, r2
 800563e:	009b      	lsls	r3, r3, #2
 8005640:	4413      	add	r3, r2
 8005642:	009b      	lsls	r3, r3, #2
 8005644:	4a14      	ldr	r2, [pc, #80]	@ (8005698 <vTaskSwitchContext+0xbc>)
 8005646:	4413      	add	r3, r2
 8005648:	613b      	str	r3, [r7, #16]
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	685a      	ldr	r2, [r3, #4]
 8005650:	693b      	ldr	r3, [r7, #16]
 8005652:	605a      	str	r2, [r3, #4]
 8005654:	693b      	ldr	r3, [r7, #16]
 8005656:	685a      	ldr	r2, [r3, #4]
 8005658:	693b      	ldr	r3, [r7, #16]
 800565a:	3308      	adds	r3, #8
 800565c:	429a      	cmp	r2, r3
 800565e:	d104      	bne.n	800566a <vTaskSwitchContext+0x8e>
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	685a      	ldr	r2, [r3, #4]
 8005666:	693b      	ldr	r3, [r7, #16]
 8005668:	605a      	str	r2, [r3, #4]
 800566a:	693b      	ldr	r3, [r7, #16]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	68db      	ldr	r3, [r3, #12]
 8005670:	4a0a      	ldr	r2, [pc, #40]	@ (800569c <vTaskSwitchContext+0xc0>)
 8005672:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005674:	4b09      	ldr	r3, [pc, #36]	@ (800569c <vTaskSwitchContext+0xc0>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	334c      	adds	r3, #76	@ 0x4c
 800567a:	4a09      	ldr	r2, [pc, #36]	@ (80056a0 <vTaskSwitchContext+0xc4>)
 800567c:	6013      	str	r3, [r2, #0]
}
 800567e:	bf00      	nop
 8005680:	371c      	adds	r7, #28
 8005682:	46bd      	mov	sp, r7
 8005684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005688:	4770      	bx	lr
 800568a:	bf00      	nop
 800568c:	200005e8 	.word	0x200005e8
 8005690:	200005d4 	.word	0x200005d4
 8005694:	200005c8 	.word	0x200005c8
 8005698:	200004c4 	.word	0x200004c4
 800569c:	200004c0 	.word	0x200004c0
 80056a0:	2000004c 	.word	0x2000004c

080056a4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b082      	sub	sp, #8
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80056ac:	f000 f852 	bl	8005754 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80056b0:	4b06      	ldr	r3, [pc, #24]	@ (80056cc <prvIdleTask+0x28>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	d9f9      	bls.n	80056ac <prvIdleTask+0x8>
			{
				taskYIELD();
 80056b8:	4b05      	ldr	r3, [pc, #20]	@ (80056d0 <prvIdleTask+0x2c>)
 80056ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80056be:	601a      	str	r2, [r3, #0]
 80056c0:	f3bf 8f4f 	dsb	sy
 80056c4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80056c8:	e7f0      	b.n	80056ac <prvIdleTask+0x8>
 80056ca:	bf00      	nop
 80056cc:	200004c4 	.word	0x200004c4
 80056d0:	e000ed04 	.word	0xe000ed04

080056d4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b082      	sub	sp, #8
 80056d8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80056da:	2300      	movs	r3, #0
 80056dc:	607b      	str	r3, [r7, #4]
 80056de:	e00c      	b.n	80056fa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80056e0:	687a      	ldr	r2, [r7, #4]
 80056e2:	4613      	mov	r3, r2
 80056e4:	009b      	lsls	r3, r3, #2
 80056e6:	4413      	add	r3, r2
 80056e8:	009b      	lsls	r3, r3, #2
 80056ea:	4a12      	ldr	r2, [pc, #72]	@ (8005734 <prvInitialiseTaskLists+0x60>)
 80056ec:	4413      	add	r3, r2
 80056ee:	4618      	mov	r0, r3
 80056f0:	f7ff fb0a 	bl	8004d08 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	3301      	adds	r3, #1
 80056f8:	607b      	str	r3, [r7, #4]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2b06      	cmp	r3, #6
 80056fe:	d9ef      	bls.n	80056e0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005700:	480d      	ldr	r0, [pc, #52]	@ (8005738 <prvInitialiseTaskLists+0x64>)
 8005702:	f7ff fb01 	bl	8004d08 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005706:	480d      	ldr	r0, [pc, #52]	@ (800573c <prvInitialiseTaskLists+0x68>)
 8005708:	f7ff fafe 	bl	8004d08 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800570c:	480c      	ldr	r0, [pc, #48]	@ (8005740 <prvInitialiseTaskLists+0x6c>)
 800570e:	f7ff fafb 	bl	8004d08 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005712:	480c      	ldr	r0, [pc, #48]	@ (8005744 <prvInitialiseTaskLists+0x70>)
 8005714:	f7ff faf8 	bl	8004d08 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005718:	480b      	ldr	r0, [pc, #44]	@ (8005748 <prvInitialiseTaskLists+0x74>)
 800571a:	f7ff faf5 	bl	8004d08 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800571e:	4b0b      	ldr	r3, [pc, #44]	@ (800574c <prvInitialiseTaskLists+0x78>)
 8005720:	4a05      	ldr	r2, [pc, #20]	@ (8005738 <prvInitialiseTaskLists+0x64>)
 8005722:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005724:	4b0a      	ldr	r3, [pc, #40]	@ (8005750 <prvInitialiseTaskLists+0x7c>)
 8005726:	4a05      	ldr	r2, [pc, #20]	@ (800573c <prvInitialiseTaskLists+0x68>)
 8005728:	601a      	str	r2, [r3, #0]
}
 800572a:	bf00      	nop
 800572c:	3708      	adds	r7, #8
 800572e:	46bd      	mov	sp, r7
 8005730:	bd80      	pop	{r7, pc}
 8005732:	bf00      	nop
 8005734:	200004c4 	.word	0x200004c4
 8005738:	20000550 	.word	0x20000550
 800573c:	20000564 	.word	0x20000564
 8005740:	20000580 	.word	0x20000580
 8005744:	20000594 	.word	0x20000594
 8005748:	200005ac 	.word	0x200005ac
 800574c:	20000578 	.word	0x20000578
 8005750:	2000057c 	.word	0x2000057c

08005754 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b082      	sub	sp, #8
 8005758:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800575a:	e019      	b.n	8005790 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800575c:	f000 fa14 	bl	8005b88 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005760:	4b10      	ldr	r3, [pc, #64]	@ (80057a4 <prvCheckTasksWaitingTermination+0x50>)
 8005762:	68db      	ldr	r3, [r3, #12]
 8005764:	68db      	ldr	r3, [r3, #12]
 8005766:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	3304      	adds	r3, #4
 800576c:	4618      	mov	r0, r3
 800576e:	f7ff fb55 	bl	8004e1c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005772:	4b0d      	ldr	r3, [pc, #52]	@ (80057a8 <prvCheckTasksWaitingTermination+0x54>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	3b01      	subs	r3, #1
 8005778:	4a0b      	ldr	r2, [pc, #44]	@ (80057a8 <prvCheckTasksWaitingTermination+0x54>)
 800577a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800577c:	4b0b      	ldr	r3, [pc, #44]	@ (80057ac <prvCheckTasksWaitingTermination+0x58>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	3b01      	subs	r3, #1
 8005782:	4a0a      	ldr	r2, [pc, #40]	@ (80057ac <prvCheckTasksWaitingTermination+0x58>)
 8005784:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005786:	f000 fa31 	bl	8005bec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f000 f810 	bl	80057b0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005790:	4b06      	ldr	r3, [pc, #24]	@ (80057ac <prvCheckTasksWaitingTermination+0x58>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d1e1      	bne.n	800575c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005798:	bf00      	nop
 800579a:	bf00      	nop
 800579c:	3708      	adds	r7, #8
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}
 80057a2:	bf00      	nop
 80057a4:	20000594 	.word	0x20000594
 80057a8:	200005c0 	.word	0x200005c0
 80057ac:	200005a8 	.word	0x200005a8

080057b0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b084      	sub	sp, #16
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	334c      	adds	r3, #76	@ 0x4c
 80057bc:	4618      	mov	r0, r3
 80057be:	f000 fcd9 	bl	8006174 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d108      	bne.n	80057de <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057d0:	4618      	mov	r0, r3
 80057d2:	f000 fb87 	bl	8005ee4 <vPortFree>
				vPortFree( pxTCB );
 80057d6:	6878      	ldr	r0, [r7, #4]
 80057d8:	f000 fb84 	bl	8005ee4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80057dc:	e019      	b.n	8005812 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80057e4:	2b01      	cmp	r3, #1
 80057e6:	d103      	bne.n	80057f0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80057e8:	6878      	ldr	r0, [r7, #4]
 80057ea:	f000 fb7b 	bl	8005ee4 <vPortFree>
	}
 80057ee:	e010      	b.n	8005812 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80057f6:	2b02      	cmp	r3, #2
 80057f8:	d00b      	beq.n	8005812 <prvDeleteTCB+0x62>
	__asm volatile
 80057fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057fe:	f383 8811 	msr	BASEPRI, r3
 8005802:	f3bf 8f6f 	isb	sy
 8005806:	f3bf 8f4f 	dsb	sy
 800580a:	60fb      	str	r3, [r7, #12]
}
 800580c:	bf00      	nop
 800580e:	bf00      	nop
 8005810:	e7fd      	b.n	800580e <prvDeleteTCB+0x5e>
	}
 8005812:	bf00      	nop
 8005814:	3710      	adds	r7, #16
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}
	...

0800581c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800581c:	b480      	push	{r7}
 800581e:	b083      	sub	sp, #12
 8005820:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005822:	4b0c      	ldr	r3, [pc, #48]	@ (8005854 <prvResetNextTaskUnblockTime+0x38>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d104      	bne.n	8005836 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800582c:	4b0a      	ldr	r3, [pc, #40]	@ (8005858 <prvResetNextTaskUnblockTime+0x3c>)
 800582e:	f04f 32ff 	mov.w	r2, #4294967295
 8005832:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005834:	e008      	b.n	8005848 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005836:	4b07      	ldr	r3, [pc, #28]	@ (8005854 <prvResetNextTaskUnblockTime+0x38>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	68db      	ldr	r3, [r3, #12]
 800583c:	68db      	ldr	r3, [r3, #12]
 800583e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	4a04      	ldr	r2, [pc, #16]	@ (8005858 <prvResetNextTaskUnblockTime+0x3c>)
 8005846:	6013      	str	r3, [r2, #0]
}
 8005848:	bf00      	nop
 800584a:	370c      	adds	r7, #12
 800584c:	46bd      	mov	sp, r7
 800584e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005852:	4770      	bx	lr
 8005854:	20000578 	.word	0x20000578
 8005858:	200005e0 	.word	0x200005e0

0800585c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b084      	sub	sp, #16
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
 8005864:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005866:	4b29      	ldr	r3, [pc, #164]	@ (800590c <prvAddCurrentTaskToDelayedList+0xb0>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800586c:	4b28      	ldr	r3, [pc, #160]	@ (8005910 <prvAddCurrentTaskToDelayedList+0xb4>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	3304      	adds	r3, #4
 8005872:	4618      	mov	r0, r3
 8005874:	f7ff fad2 	bl	8004e1c <uxListRemove>
 8005878:	4603      	mov	r3, r0
 800587a:	2b00      	cmp	r3, #0
 800587c:	d10b      	bne.n	8005896 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800587e:	4b24      	ldr	r3, [pc, #144]	@ (8005910 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005884:	2201      	movs	r2, #1
 8005886:	fa02 f303 	lsl.w	r3, r2, r3
 800588a:	43da      	mvns	r2, r3
 800588c:	4b21      	ldr	r3, [pc, #132]	@ (8005914 <prvAddCurrentTaskToDelayedList+0xb8>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4013      	ands	r3, r2
 8005892:	4a20      	ldr	r2, [pc, #128]	@ (8005914 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005894:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800589c:	d10a      	bne.n	80058b4 <prvAddCurrentTaskToDelayedList+0x58>
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d007      	beq.n	80058b4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80058a4:	4b1a      	ldr	r3, [pc, #104]	@ (8005910 <prvAddCurrentTaskToDelayedList+0xb4>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	3304      	adds	r3, #4
 80058aa:	4619      	mov	r1, r3
 80058ac:	481a      	ldr	r0, [pc, #104]	@ (8005918 <prvAddCurrentTaskToDelayedList+0xbc>)
 80058ae:	f7ff fa58 	bl	8004d62 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80058b2:	e026      	b.n	8005902 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80058b4:	68fa      	ldr	r2, [r7, #12]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	4413      	add	r3, r2
 80058ba:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80058bc:	4b14      	ldr	r3, [pc, #80]	@ (8005910 <prvAddCurrentTaskToDelayedList+0xb4>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	68ba      	ldr	r2, [r7, #8]
 80058c2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80058c4:	68ba      	ldr	r2, [r7, #8]
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	429a      	cmp	r2, r3
 80058ca:	d209      	bcs.n	80058e0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80058cc:	4b13      	ldr	r3, [pc, #76]	@ (800591c <prvAddCurrentTaskToDelayedList+0xc0>)
 80058ce:	681a      	ldr	r2, [r3, #0]
 80058d0:	4b0f      	ldr	r3, [pc, #60]	@ (8005910 <prvAddCurrentTaskToDelayedList+0xb4>)
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	3304      	adds	r3, #4
 80058d6:	4619      	mov	r1, r3
 80058d8:	4610      	mov	r0, r2
 80058da:	f7ff fa66 	bl	8004daa <vListInsert>
}
 80058de:	e010      	b.n	8005902 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80058e0:	4b0f      	ldr	r3, [pc, #60]	@ (8005920 <prvAddCurrentTaskToDelayedList+0xc4>)
 80058e2:	681a      	ldr	r2, [r3, #0]
 80058e4:	4b0a      	ldr	r3, [pc, #40]	@ (8005910 <prvAddCurrentTaskToDelayedList+0xb4>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	3304      	adds	r3, #4
 80058ea:	4619      	mov	r1, r3
 80058ec:	4610      	mov	r0, r2
 80058ee:	f7ff fa5c 	bl	8004daa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80058f2:	4b0c      	ldr	r3, [pc, #48]	@ (8005924 <prvAddCurrentTaskToDelayedList+0xc8>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	68ba      	ldr	r2, [r7, #8]
 80058f8:	429a      	cmp	r2, r3
 80058fa:	d202      	bcs.n	8005902 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80058fc:	4a09      	ldr	r2, [pc, #36]	@ (8005924 <prvAddCurrentTaskToDelayedList+0xc8>)
 80058fe:	68bb      	ldr	r3, [r7, #8]
 8005900:	6013      	str	r3, [r2, #0]
}
 8005902:	bf00      	nop
 8005904:	3710      	adds	r7, #16
 8005906:	46bd      	mov	sp, r7
 8005908:	bd80      	pop	{r7, pc}
 800590a:	bf00      	nop
 800590c:	200005c4 	.word	0x200005c4
 8005910:	200004c0 	.word	0x200004c0
 8005914:	200005c8 	.word	0x200005c8
 8005918:	200005ac 	.word	0x200005ac
 800591c:	2000057c 	.word	0x2000057c
 8005920:	20000578 	.word	0x20000578
 8005924:	200005e0 	.word	0x200005e0

08005928 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005928:	b480      	push	{r7}
 800592a:	b085      	sub	sp, #20
 800592c:	af00      	add	r7, sp, #0
 800592e:	60f8      	str	r0, [r7, #12]
 8005930:	60b9      	str	r1, [r7, #8]
 8005932:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	3b04      	subs	r3, #4
 8005938:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005940:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	3b04      	subs	r3, #4
 8005946:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	f023 0201 	bic.w	r2, r3, #1
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	3b04      	subs	r3, #4
 8005956:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005958:	4a0c      	ldr	r2, [pc, #48]	@ (800598c <pxPortInitialiseStack+0x64>)
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	3b14      	subs	r3, #20
 8005962:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005964:	687a      	ldr	r2, [r7, #4]
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	3b04      	subs	r3, #4
 800596e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	f06f 0202 	mvn.w	r2, #2
 8005976:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	3b20      	subs	r3, #32
 800597c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800597e:	68fb      	ldr	r3, [r7, #12]
}
 8005980:	4618      	mov	r0, r3
 8005982:	3714      	adds	r7, #20
 8005984:	46bd      	mov	sp, r7
 8005986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598a:	4770      	bx	lr
 800598c:	08005991 	.word	0x08005991

08005990 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005990:	b480      	push	{r7}
 8005992:	b085      	sub	sp, #20
 8005994:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005996:	2300      	movs	r3, #0
 8005998:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800599a:	4b13      	ldr	r3, [pc, #76]	@ (80059e8 <prvTaskExitError+0x58>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059a2:	d00b      	beq.n	80059bc <prvTaskExitError+0x2c>
	__asm volatile
 80059a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059a8:	f383 8811 	msr	BASEPRI, r3
 80059ac:	f3bf 8f6f 	isb	sy
 80059b0:	f3bf 8f4f 	dsb	sy
 80059b4:	60fb      	str	r3, [r7, #12]
}
 80059b6:	bf00      	nop
 80059b8:	bf00      	nop
 80059ba:	e7fd      	b.n	80059b8 <prvTaskExitError+0x28>
	__asm volatile
 80059bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059c0:	f383 8811 	msr	BASEPRI, r3
 80059c4:	f3bf 8f6f 	isb	sy
 80059c8:	f3bf 8f4f 	dsb	sy
 80059cc:	60bb      	str	r3, [r7, #8]
}
 80059ce:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80059d0:	bf00      	nop
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d0fc      	beq.n	80059d2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80059d8:	bf00      	nop
 80059da:	bf00      	nop
 80059dc:	3714      	adds	r7, #20
 80059de:	46bd      	mov	sp, r7
 80059e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e4:	4770      	bx	lr
 80059e6:	bf00      	nop
 80059e8:	20000048 	.word	0x20000048
 80059ec:	00000000 	.word	0x00000000

080059f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80059f0:	4b07      	ldr	r3, [pc, #28]	@ (8005a10 <pxCurrentTCBConst2>)
 80059f2:	6819      	ldr	r1, [r3, #0]
 80059f4:	6808      	ldr	r0, [r1, #0]
 80059f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059fa:	f380 8809 	msr	PSP, r0
 80059fe:	f3bf 8f6f 	isb	sy
 8005a02:	f04f 0000 	mov.w	r0, #0
 8005a06:	f380 8811 	msr	BASEPRI, r0
 8005a0a:	4770      	bx	lr
 8005a0c:	f3af 8000 	nop.w

08005a10 <pxCurrentTCBConst2>:
 8005a10:	200004c0 	.word	0x200004c0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005a14:	bf00      	nop
 8005a16:	bf00      	nop

08005a18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005a18:	4808      	ldr	r0, [pc, #32]	@ (8005a3c <prvPortStartFirstTask+0x24>)
 8005a1a:	6800      	ldr	r0, [r0, #0]
 8005a1c:	6800      	ldr	r0, [r0, #0]
 8005a1e:	f380 8808 	msr	MSP, r0
 8005a22:	f04f 0000 	mov.w	r0, #0
 8005a26:	f380 8814 	msr	CONTROL, r0
 8005a2a:	b662      	cpsie	i
 8005a2c:	b661      	cpsie	f
 8005a2e:	f3bf 8f4f 	dsb	sy
 8005a32:	f3bf 8f6f 	isb	sy
 8005a36:	df00      	svc	0
 8005a38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005a3a:	bf00      	nop
 8005a3c:	e000ed08 	.word	0xe000ed08

08005a40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b086      	sub	sp, #24
 8005a44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005a46:	4b47      	ldr	r3, [pc, #284]	@ (8005b64 <xPortStartScheduler+0x124>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a47      	ldr	r2, [pc, #284]	@ (8005b68 <xPortStartScheduler+0x128>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d10b      	bne.n	8005a68 <xPortStartScheduler+0x28>
	__asm volatile
 8005a50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a54:	f383 8811 	msr	BASEPRI, r3
 8005a58:	f3bf 8f6f 	isb	sy
 8005a5c:	f3bf 8f4f 	dsb	sy
 8005a60:	613b      	str	r3, [r7, #16]
}
 8005a62:	bf00      	nop
 8005a64:	bf00      	nop
 8005a66:	e7fd      	b.n	8005a64 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005a68:	4b3e      	ldr	r3, [pc, #248]	@ (8005b64 <xPortStartScheduler+0x124>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a3f      	ldr	r2, [pc, #252]	@ (8005b6c <xPortStartScheduler+0x12c>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d10b      	bne.n	8005a8a <xPortStartScheduler+0x4a>
	__asm volatile
 8005a72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a76:	f383 8811 	msr	BASEPRI, r3
 8005a7a:	f3bf 8f6f 	isb	sy
 8005a7e:	f3bf 8f4f 	dsb	sy
 8005a82:	60fb      	str	r3, [r7, #12]
}
 8005a84:	bf00      	nop
 8005a86:	bf00      	nop
 8005a88:	e7fd      	b.n	8005a86 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005a8a:	4b39      	ldr	r3, [pc, #228]	@ (8005b70 <xPortStartScheduler+0x130>)
 8005a8c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	781b      	ldrb	r3, [r3, #0]
 8005a92:	b2db      	uxtb	r3, r3
 8005a94:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005a96:	697b      	ldr	r3, [r7, #20]
 8005a98:	22ff      	movs	r2, #255	@ 0xff
 8005a9a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005a9c:	697b      	ldr	r3, [r7, #20]
 8005a9e:	781b      	ldrb	r3, [r3, #0]
 8005aa0:	b2db      	uxtb	r3, r3
 8005aa2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005aa4:	78fb      	ldrb	r3, [r7, #3]
 8005aa6:	b2db      	uxtb	r3, r3
 8005aa8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005aac:	b2da      	uxtb	r2, r3
 8005aae:	4b31      	ldr	r3, [pc, #196]	@ (8005b74 <xPortStartScheduler+0x134>)
 8005ab0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005ab2:	4b31      	ldr	r3, [pc, #196]	@ (8005b78 <xPortStartScheduler+0x138>)
 8005ab4:	2207      	movs	r2, #7
 8005ab6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005ab8:	e009      	b.n	8005ace <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8005aba:	4b2f      	ldr	r3, [pc, #188]	@ (8005b78 <xPortStartScheduler+0x138>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	3b01      	subs	r3, #1
 8005ac0:	4a2d      	ldr	r2, [pc, #180]	@ (8005b78 <xPortStartScheduler+0x138>)
 8005ac2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005ac4:	78fb      	ldrb	r3, [r7, #3]
 8005ac6:	b2db      	uxtb	r3, r3
 8005ac8:	005b      	lsls	r3, r3, #1
 8005aca:	b2db      	uxtb	r3, r3
 8005acc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005ace:	78fb      	ldrb	r3, [r7, #3]
 8005ad0:	b2db      	uxtb	r3, r3
 8005ad2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ad6:	2b80      	cmp	r3, #128	@ 0x80
 8005ad8:	d0ef      	beq.n	8005aba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005ada:	4b27      	ldr	r3, [pc, #156]	@ (8005b78 <xPortStartScheduler+0x138>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f1c3 0307 	rsb	r3, r3, #7
 8005ae2:	2b04      	cmp	r3, #4
 8005ae4:	d00b      	beq.n	8005afe <xPortStartScheduler+0xbe>
	__asm volatile
 8005ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aea:	f383 8811 	msr	BASEPRI, r3
 8005aee:	f3bf 8f6f 	isb	sy
 8005af2:	f3bf 8f4f 	dsb	sy
 8005af6:	60bb      	str	r3, [r7, #8]
}
 8005af8:	bf00      	nop
 8005afa:	bf00      	nop
 8005afc:	e7fd      	b.n	8005afa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005afe:	4b1e      	ldr	r3, [pc, #120]	@ (8005b78 <xPortStartScheduler+0x138>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	021b      	lsls	r3, r3, #8
 8005b04:	4a1c      	ldr	r2, [pc, #112]	@ (8005b78 <xPortStartScheduler+0x138>)
 8005b06:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005b08:	4b1b      	ldr	r3, [pc, #108]	@ (8005b78 <xPortStartScheduler+0x138>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005b10:	4a19      	ldr	r2, [pc, #100]	@ (8005b78 <xPortStartScheduler+0x138>)
 8005b12:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	b2da      	uxtb	r2, r3
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005b1c:	4b17      	ldr	r3, [pc, #92]	@ (8005b7c <xPortStartScheduler+0x13c>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a16      	ldr	r2, [pc, #88]	@ (8005b7c <xPortStartScheduler+0x13c>)
 8005b22:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005b26:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005b28:	4b14      	ldr	r3, [pc, #80]	@ (8005b7c <xPortStartScheduler+0x13c>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4a13      	ldr	r2, [pc, #76]	@ (8005b7c <xPortStartScheduler+0x13c>)
 8005b2e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005b32:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005b34:	f000 f8da 	bl	8005cec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005b38:	4b11      	ldr	r3, [pc, #68]	@ (8005b80 <xPortStartScheduler+0x140>)
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005b3e:	f000 f8f9 	bl	8005d34 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005b42:	4b10      	ldr	r3, [pc, #64]	@ (8005b84 <xPortStartScheduler+0x144>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a0f      	ldr	r2, [pc, #60]	@ (8005b84 <xPortStartScheduler+0x144>)
 8005b48:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005b4c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005b4e:	f7ff ff63 	bl	8005a18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005b52:	f7ff fd43 	bl	80055dc <vTaskSwitchContext>
	prvTaskExitError();
 8005b56:	f7ff ff1b 	bl	8005990 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005b5a:	2300      	movs	r3, #0
}
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	3718      	adds	r7, #24
 8005b60:	46bd      	mov	sp, r7
 8005b62:	bd80      	pop	{r7, pc}
 8005b64:	e000ed00 	.word	0xe000ed00
 8005b68:	410fc271 	.word	0x410fc271
 8005b6c:	410fc270 	.word	0x410fc270
 8005b70:	e000e400 	.word	0xe000e400
 8005b74:	200005ec 	.word	0x200005ec
 8005b78:	200005f0 	.word	0x200005f0
 8005b7c:	e000ed20 	.word	0xe000ed20
 8005b80:	20000048 	.word	0x20000048
 8005b84:	e000ef34 	.word	0xe000ef34

08005b88 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b083      	sub	sp, #12
 8005b8c:	af00      	add	r7, sp, #0
	__asm volatile
 8005b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b92:	f383 8811 	msr	BASEPRI, r3
 8005b96:	f3bf 8f6f 	isb	sy
 8005b9a:	f3bf 8f4f 	dsb	sy
 8005b9e:	607b      	str	r3, [r7, #4]
}
 8005ba0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005ba2:	4b10      	ldr	r3, [pc, #64]	@ (8005be4 <vPortEnterCritical+0x5c>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	3301      	adds	r3, #1
 8005ba8:	4a0e      	ldr	r2, [pc, #56]	@ (8005be4 <vPortEnterCritical+0x5c>)
 8005baa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005bac:	4b0d      	ldr	r3, [pc, #52]	@ (8005be4 <vPortEnterCritical+0x5c>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	2b01      	cmp	r3, #1
 8005bb2:	d110      	bne.n	8005bd6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005bb4:	4b0c      	ldr	r3, [pc, #48]	@ (8005be8 <vPortEnterCritical+0x60>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	b2db      	uxtb	r3, r3
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d00b      	beq.n	8005bd6 <vPortEnterCritical+0x4e>
	__asm volatile
 8005bbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bc2:	f383 8811 	msr	BASEPRI, r3
 8005bc6:	f3bf 8f6f 	isb	sy
 8005bca:	f3bf 8f4f 	dsb	sy
 8005bce:	603b      	str	r3, [r7, #0]
}
 8005bd0:	bf00      	nop
 8005bd2:	bf00      	nop
 8005bd4:	e7fd      	b.n	8005bd2 <vPortEnterCritical+0x4a>
	}
}
 8005bd6:	bf00      	nop
 8005bd8:	370c      	adds	r7, #12
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be0:	4770      	bx	lr
 8005be2:	bf00      	nop
 8005be4:	20000048 	.word	0x20000048
 8005be8:	e000ed04 	.word	0xe000ed04

08005bec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005bec:	b480      	push	{r7}
 8005bee:	b083      	sub	sp, #12
 8005bf0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005bf2:	4b12      	ldr	r3, [pc, #72]	@ (8005c3c <vPortExitCritical+0x50>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d10b      	bne.n	8005c12 <vPortExitCritical+0x26>
	__asm volatile
 8005bfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bfe:	f383 8811 	msr	BASEPRI, r3
 8005c02:	f3bf 8f6f 	isb	sy
 8005c06:	f3bf 8f4f 	dsb	sy
 8005c0a:	607b      	str	r3, [r7, #4]
}
 8005c0c:	bf00      	nop
 8005c0e:	bf00      	nop
 8005c10:	e7fd      	b.n	8005c0e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005c12:	4b0a      	ldr	r3, [pc, #40]	@ (8005c3c <vPortExitCritical+0x50>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	3b01      	subs	r3, #1
 8005c18:	4a08      	ldr	r2, [pc, #32]	@ (8005c3c <vPortExitCritical+0x50>)
 8005c1a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005c1c:	4b07      	ldr	r3, [pc, #28]	@ (8005c3c <vPortExitCritical+0x50>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d105      	bne.n	8005c30 <vPortExitCritical+0x44>
 8005c24:	2300      	movs	r3, #0
 8005c26:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005c2e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005c30:	bf00      	nop
 8005c32:	370c      	adds	r7, #12
 8005c34:	46bd      	mov	sp, r7
 8005c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3a:	4770      	bx	lr
 8005c3c:	20000048 	.word	0x20000048

08005c40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005c40:	f3ef 8009 	mrs	r0, PSP
 8005c44:	f3bf 8f6f 	isb	sy
 8005c48:	4b15      	ldr	r3, [pc, #84]	@ (8005ca0 <pxCurrentTCBConst>)
 8005c4a:	681a      	ldr	r2, [r3, #0]
 8005c4c:	f01e 0f10 	tst.w	lr, #16
 8005c50:	bf08      	it	eq
 8005c52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005c56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c5a:	6010      	str	r0, [r2, #0]
 8005c5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005c60:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005c64:	f380 8811 	msr	BASEPRI, r0
 8005c68:	f3bf 8f4f 	dsb	sy
 8005c6c:	f3bf 8f6f 	isb	sy
 8005c70:	f7ff fcb4 	bl	80055dc <vTaskSwitchContext>
 8005c74:	f04f 0000 	mov.w	r0, #0
 8005c78:	f380 8811 	msr	BASEPRI, r0
 8005c7c:	bc09      	pop	{r0, r3}
 8005c7e:	6819      	ldr	r1, [r3, #0]
 8005c80:	6808      	ldr	r0, [r1, #0]
 8005c82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c86:	f01e 0f10 	tst.w	lr, #16
 8005c8a:	bf08      	it	eq
 8005c8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005c90:	f380 8809 	msr	PSP, r0
 8005c94:	f3bf 8f6f 	isb	sy
 8005c98:	4770      	bx	lr
 8005c9a:	bf00      	nop
 8005c9c:	f3af 8000 	nop.w

08005ca0 <pxCurrentTCBConst>:
 8005ca0:	200004c0 	.word	0x200004c0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005ca4:	bf00      	nop
 8005ca6:	bf00      	nop

08005ca8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b082      	sub	sp, #8
 8005cac:	af00      	add	r7, sp, #0
	__asm volatile
 8005cae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cb2:	f383 8811 	msr	BASEPRI, r3
 8005cb6:	f3bf 8f6f 	isb	sy
 8005cba:	f3bf 8f4f 	dsb	sy
 8005cbe:	607b      	str	r3, [r7, #4]
}
 8005cc0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005cc2:	f7ff fbd1 	bl	8005468 <xTaskIncrementTick>
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d003      	beq.n	8005cd4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005ccc:	4b06      	ldr	r3, [pc, #24]	@ (8005ce8 <SysTick_Handler+0x40>)
 8005cce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cd2:	601a      	str	r2, [r3, #0]
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	f383 8811 	msr	BASEPRI, r3
}
 8005cde:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005ce0:	bf00      	nop
 8005ce2:	3708      	adds	r7, #8
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bd80      	pop	{r7, pc}
 8005ce8:	e000ed04 	.word	0xe000ed04

08005cec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005cec:	b480      	push	{r7}
 8005cee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8005d20 <vPortSetupTimerInterrupt+0x34>)
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005cf6:	4b0b      	ldr	r3, [pc, #44]	@ (8005d24 <vPortSetupTimerInterrupt+0x38>)
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005cfc:	4b0a      	ldr	r3, [pc, #40]	@ (8005d28 <vPortSetupTimerInterrupt+0x3c>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	4a0a      	ldr	r2, [pc, #40]	@ (8005d2c <vPortSetupTimerInterrupt+0x40>)
 8005d02:	fba2 2303 	umull	r2, r3, r2, r3
 8005d06:	099b      	lsrs	r3, r3, #6
 8005d08:	4a09      	ldr	r2, [pc, #36]	@ (8005d30 <vPortSetupTimerInterrupt+0x44>)
 8005d0a:	3b01      	subs	r3, #1
 8005d0c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005d0e:	4b04      	ldr	r3, [pc, #16]	@ (8005d20 <vPortSetupTimerInterrupt+0x34>)
 8005d10:	2207      	movs	r2, #7
 8005d12:	601a      	str	r2, [r3, #0]
}
 8005d14:	bf00      	nop
 8005d16:	46bd      	mov	sp, r7
 8005d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1c:	4770      	bx	lr
 8005d1e:	bf00      	nop
 8005d20:	e000e010 	.word	0xe000e010
 8005d24:	e000e018 	.word	0xe000e018
 8005d28:	2000003c 	.word	0x2000003c
 8005d2c:	10624dd3 	.word	0x10624dd3
 8005d30:	e000e014 	.word	0xe000e014

08005d34 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005d34:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005d44 <vPortEnableVFP+0x10>
 8005d38:	6801      	ldr	r1, [r0, #0]
 8005d3a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8005d3e:	6001      	str	r1, [r0, #0]
 8005d40:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005d42:	bf00      	nop
 8005d44:	e000ed88 	.word	0xe000ed88

08005d48 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b08a      	sub	sp, #40	@ 0x28
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005d50:	2300      	movs	r3, #0
 8005d52:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005d54:	f7ff fadc 	bl	8005310 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005d58:	4b5c      	ldr	r3, [pc, #368]	@ (8005ecc <pvPortMalloc+0x184>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d101      	bne.n	8005d64 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005d60:	f000 f924 	bl	8005fac <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005d64:	4b5a      	ldr	r3, [pc, #360]	@ (8005ed0 <pvPortMalloc+0x188>)
 8005d66:	681a      	ldr	r2, [r3, #0]
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	4013      	ands	r3, r2
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	f040 8095 	bne.w	8005e9c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d01e      	beq.n	8005db6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005d78:	2208      	movs	r2, #8
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	4413      	add	r3, r2
 8005d7e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	f003 0307 	and.w	r3, r3, #7
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d015      	beq.n	8005db6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	f023 0307 	bic.w	r3, r3, #7
 8005d90:	3308      	adds	r3, #8
 8005d92:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	f003 0307 	and.w	r3, r3, #7
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d00b      	beq.n	8005db6 <pvPortMalloc+0x6e>
	__asm volatile
 8005d9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005da2:	f383 8811 	msr	BASEPRI, r3
 8005da6:	f3bf 8f6f 	isb	sy
 8005daa:	f3bf 8f4f 	dsb	sy
 8005dae:	617b      	str	r3, [r7, #20]
}
 8005db0:	bf00      	nop
 8005db2:	bf00      	nop
 8005db4:	e7fd      	b.n	8005db2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d06f      	beq.n	8005e9c <pvPortMalloc+0x154>
 8005dbc:	4b45      	ldr	r3, [pc, #276]	@ (8005ed4 <pvPortMalloc+0x18c>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	687a      	ldr	r2, [r7, #4]
 8005dc2:	429a      	cmp	r2, r3
 8005dc4:	d86a      	bhi.n	8005e9c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005dc6:	4b44      	ldr	r3, [pc, #272]	@ (8005ed8 <pvPortMalloc+0x190>)
 8005dc8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005dca:	4b43      	ldr	r3, [pc, #268]	@ (8005ed8 <pvPortMalloc+0x190>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005dd0:	e004      	b.n	8005ddc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dd4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dde:	685b      	ldr	r3, [r3, #4]
 8005de0:	687a      	ldr	r2, [r7, #4]
 8005de2:	429a      	cmp	r2, r3
 8005de4:	d903      	bls.n	8005dee <pvPortMalloc+0xa6>
 8005de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d1f1      	bne.n	8005dd2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005dee:	4b37      	ldr	r3, [pc, #220]	@ (8005ecc <pvPortMalloc+0x184>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005df4:	429a      	cmp	r2, r3
 8005df6:	d051      	beq.n	8005e9c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005df8:	6a3b      	ldr	r3, [r7, #32]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	2208      	movs	r2, #8
 8005dfe:	4413      	add	r3, r2
 8005e00:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e04:	681a      	ldr	r2, [r3, #0]
 8005e06:	6a3b      	ldr	r3, [r7, #32]
 8005e08:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e0c:	685a      	ldr	r2, [r3, #4]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	1ad2      	subs	r2, r2, r3
 8005e12:	2308      	movs	r3, #8
 8005e14:	005b      	lsls	r3, r3, #1
 8005e16:	429a      	cmp	r2, r3
 8005e18:	d920      	bls.n	8005e5c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005e1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	4413      	add	r3, r2
 8005e20:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005e22:	69bb      	ldr	r3, [r7, #24]
 8005e24:	f003 0307 	and.w	r3, r3, #7
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d00b      	beq.n	8005e44 <pvPortMalloc+0xfc>
	__asm volatile
 8005e2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e30:	f383 8811 	msr	BASEPRI, r3
 8005e34:	f3bf 8f6f 	isb	sy
 8005e38:	f3bf 8f4f 	dsb	sy
 8005e3c:	613b      	str	r3, [r7, #16]
}
 8005e3e:	bf00      	nop
 8005e40:	bf00      	nop
 8005e42:	e7fd      	b.n	8005e40 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e46:	685a      	ldr	r2, [r3, #4]
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	1ad2      	subs	r2, r2, r3
 8005e4c:	69bb      	ldr	r3, [r7, #24]
 8005e4e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e52:	687a      	ldr	r2, [r7, #4]
 8005e54:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005e56:	69b8      	ldr	r0, [r7, #24]
 8005e58:	f000 f90a 	bl	8006070 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005e5c:	4b1d      	ldr	r3, [pc, #116]	@ (8005ed4 <pvPortMalloc+0x18c>)
 8005e5e:	681a      	ldr	r2, [r3, #0]
 8005e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	1ad3      	subs	r3, r2, r3
 8005e66:	4a1b      	ldr	r2, [pc, #108]	@ (8005ed4 <pvPortMalloc+0x18c>)
 8005e68:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005e6a:	4b1a      	ldr	r3, [pc, #104]	@ (8005ed4 <pvPortMalloc+0x18c>)
 8005e6c:	681a      	ldr	r2, [r3, #0]
 8005e6e:	4b1b      	ldr	r3, [pc, #108]	@ (8005edc <pvPortMalloc+0x194>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	429a      	cmp	r2, r3
 8005e74:	d203      	bcs.n	8005e7e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005e76:	4b17      	ldr	r3, [pc, #92]	@ (8005ed4 <pvPortMalloc+0x18c>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	4a18      	ldr	r2, [pc, #96]	@ (8005edc <pvPortMalloc+0x194>)
 8005e7c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e80:	685a      	ldr	r2, [r3, #4]
 8005e82:	4b13      	ldr	r3, [pc, #76]	@ (8005ed0 <pvPortMalloc+0x188>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	431a      	orrs	r2, r3
 8005e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e8a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e8e:	2200      	movs	r2, #0
 8005e90:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005e92:	4b13      	ldr	r3, [pc, #76]	@ (8005ee0 <pvPortMalloc+0x198>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	3301      	adds	r3, #1
 8005e98:	4a11      	ldr	r2, [pc, #68]	@ (8005ee0 <pvPortMalloc+0x198>)
 8005e9a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005e9c:	f7ff fa46 	bl	800532c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005ea0:	69fb      	ldr	r3, [r7, #28]
 8005ea2:	f003 0307 	and.w	r3, r3, #7
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d00b      	beq.n	8005ec2 <pvPortMalloc+0x17a>
	__asm volatile
 8005eaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eae:	f383 8811 	msr	BASEPRI, r3
 8005eb2:	f3bf 8f6f 	isb	sy
 8005eb6:	f3bf 8f4f 	dsb	sy
 8005eba:	60fb      	str	r3, [r7, #12]
}
 8005ebc:	bf00      	nop
 8005ebe:	bf00      	nop
 8005ec0:	e7fd      	b.n	8005ebe <pvPortMalloc+0x176>
	return pvReturn;
 8005ec2:	69fb      	ldr	r3, [r7, #28]
}
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	3728      	adds	r7, #40	@ 0x28
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bd80      	pop	{r7, pc}
 8005ecc:	200045fc 	.word	0x200045fc
 8005ed0:	20004610 	.word	0x20004610
 8005ed4:	20004600 	.word	0x20004600
 8005ed8:	200045f4 	.word	0x200045f4
 8005edc:	20004604 	.word	0x20004604
 8005ee0:	20004608 	.word	0x20004608

08005ee4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b086      	sub	sp, #24
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d04f      	beq.n	8005f96 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005ef6:	2308      	movs	r3, #8
 8005ef8:	425b      	negs	r3, r3
 8005efa:	697a      	ldr	r2, [r7, #20]
 8005efc:	4413      	add	r3, r2
 8005efe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005f00:	697b      	ldr	r3, [r7, #20]
 8005f02:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	685a      	ldr	r2, [r3, #4]
 8005f08:	4b25      	ldr	r3, [pc, #148]	@ (8005fa0 <vPortFree+0xbc>)
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4013      	ands	r3, r2
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d10b      	bne.n	8005f2a <vPortFree+0x46>
	__asm volatile
 8005f12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f16:	f383 8811 	msr	BASEPRI, r3
 8005f1a:	f3bf 8f6f 	isb	sy
 8005f1e:	f3bf 8f4f 	dsb	sy
 8005f22:	60fb      	str	r3, [r7, #12]
}
 8005f24:	bf00      	nop
 8005f26:	bf00      	nop
 8005f28:	e7fd      	b.n	8005f26 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d00b      	beq.n	8005f4a <vPortFree+0x66>
	__asm volatile
 8005f32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f36:	f383 8811 	msr	BASEPRI, r3
 8005f3a:	f3bf 8f6f 	isb	sy
 8005f3e:	f3bf 8f4f 	dsb	sy
 8005f42:	60bb      	str	r3, [r7, #8]
}
 8005f44:	bf00      	nop
 8005f46:	bf00      	nop
 8005f48:	e7fd      	b.n	8005f46 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005f4a:	693b      	ldr	r3, [r7, #16]
 8005f4c:	685a      	ldr	r2, [r3, #4]
 8005f4e:	4b14      	ldr	r3, [pc, #80]	@ (8005fa0 <vPortFree+0xbc>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	4013      	ands	r3, r2
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d01e      	beq.n	8005f96 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d11a      	bne.n	8005f96 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005f60:	693b      	ldr	r3, [r7, #16]
 8005f62:	685a      	ldr	r2, [r3, #4]
 8005f64:	4b0e      	ldr	r3, [pc, #56]	@ (8005fa0 <vPortFree+0xbc>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	43db      	mvns	r3, r3
 8005f6a:	401a      	ands	r2, r3
 8005f6c:	693b      	ldr	r3, [r7, #16]
 8005f6e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005f70:	f7ff f9ce 	bl	8005310 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005f74:	693b      	ldr	r3, [r7, #16]
 8005f76:	685a      	ldr	r2, [r3, #4]
 8005f78:	4b0a      	ldr	r3, [pc, #40]	@ (8005fa4 <vPortFree+0xc0>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4413      	add	r3, r2
 8005f7e:	4a09      	ldr	r2, [pc, #36]	@ (8005fa4 <vPortFree+0xc0>)
 8005f80:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005f82:	6938      	ldr	r0, [r7, #16]
 8005f84:	f000 f874 	bl	8006070 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005f88:	4b07      	ldr	r3, [pc, #28]	@ (8005fa8 <vPortFree+0xc4>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	3301      	adds	r3, #1
 8005f8e:	4a06      	ldr	r2, [pc, #24]	@ (8005fa8 <vPortFree+0xc4>)
 8005f90:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005f92:	f7ff f9cb 	bl	800532c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005f96:	bf00      	nop
 8005f98:	3718      	adds	r7, #24
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	bd80      	pop	{r7, pc}
 8005f9e:	bf00      	nop
 8005fa0:	20004610 	.word	0x20004610
 8005fa4:	20004600 	.word	0x20004600
 8005fa8:	2000460c 	.word	0x2000460c

08005fac <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005fac:	b480      	push	{r7}
 8005fae:	b085      	sub	sp, #20
 8005fb0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005fb2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005fb6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005fb8:	4b27      	ldr	r3, [pc, #156]	@ (8006058 <prvHeapInit+0xac>)
 8005fba:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	f003 0307 	and.w	r3, r3, #7
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d00c      	beq.n	8005fe0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	3307      	adds	r3, #7
 8005fca:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	f023 0307 	bic.w	r3, r3, #7
 8005fd2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005fd4:	68ba      	ldr	r2, [r7, #8]
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	1ad3      	subs	r3, r2, r3
 8005fda:	4a1f      	ldr	r2, [pc, #124]	@ (8006058 <prvHeapInit+0xac>)
 8005fdc:	4413      	add	r3, r2
 8005fde:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005fe4:	4a1d      	ldr	r2, [pc, #116]	@ (800605c <prvHeapInit+0xb0>)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005fea:	4b1c      	ldr	r3, [pc, #112]	@ (800605c <prvHeapInit+0xb0>)
 8005fec:	2200      	movs	r2, #0
 8005fee:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	68ba      	ldr	r2, [r7, #8]
 8005ff4:	4413      	add	r3, r2
 8005ff6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005ff8:	2208      	movs	r2, #8
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	1a9b      	subs	r3, r3, r2
 8005ffe:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	f023 0307 	bic.w	r3, r3, #7
 8006006:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	4a15      	ldr	r2, [pc, #84]	@ (8006060 <prvHeapInit+0xb4>)
 800600c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800600e:	4b14      	ldr	r3, [pc, #80]	@ (8006060 <prvHeapInit+0xb4>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	2200      	movs	r2, #0
 8006014:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006016:	4b12      	ldr	r3, [pc, #72]	@ (8006060 <prvHeapInit+0xb4>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	2200      	movs	r2, #0
 800601c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	68fa      	ldr	r2, [r7, #12]
 8006026:	1ad2      	subs	r2, r2, r3
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800602c:	4b0c      	ldr	r3, [pc, #48]	@ (8006060 <prvHeapInit+0xb4>)
 800602e:	681a      	ldr	r2, [r3, #0]
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	685b      	ldr	r3, [r3, #4]
 8006038:	4a0a      	ldr	r2, [pc, #40]	@ (8006064 <prvHeapInit+0xb8>)
 800603a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	685b      	ldr	r3, [r3, #4]
 8006040:	4a09      	ldr	r2, [pc, #36]	@ (8006068 <prvHeapInit+0xbc>)
 8006042:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006044:	4b09      	ldr	r3, [pc, #36]	@ (800606c <prvHeapInit+0xc0>)
 8006046:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800604a:	601a      	str	r2, [r3, #0]
}
 800604c:	bf00      	nop
 800604e:	3714      	adds	r7, #20
 8006050:	46bd      	mov	sp, r7
 8006052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006056:	4770      	bx	lr
 8006058:	200005f4 	.word	0x200005f4
 800605c:	200045f4 	.word	0x200045f4
 8006060:	200045fc 	.word	0x200045fc
 8006064:	20004604 	.word	0x20004604
 8006068:	20004600 	.word	0x20004600
 800606c:	20004610 	.word	0x20004610

08006070 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006070:	b480      	push	{r7}
 8006072:	b085      	sub	sp, #20
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006078:	4b28      	ldr	r3, [pc, #160]	@ (800611c <prvInsertBlockIntoFreeList+0xac>)
 800607a:	60fb      	str	r3, [r7, #12]
 800607c:	e002      	b.n	8006084 <prvInsertBlockIntoFreeList+0x14>
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	60fb      	str	r3, [r7, #12]
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	687a      	ldr	r2, [r7, #4]
 800608a:	429a      	cmp	r2, r3
 800608c:	d8f7      	bhi.n	800607e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	685b      	ldr	r3, [r3, #4]
 8006096:	68ba      	ldr	r2, [r7, #8]
 8006098:	4413      	add	r3, r2
 800609a:	687a      	ldr	r2, [r7, #4]
 800609c:	429a      	cmp	r2, r3
 800609e:	d108      	bne.n	80060b2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	685a      	ldr	r2, [r3, #4]
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	441a      	add	r2, r3
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	685b      	ldr	r3, [r3, #4]
 80060ba:	68ba      	ldr	r2, [r7, #8]
 80060bc:	441a      	add	r2, r3
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	429a      	cmp	r2, r3
 80060c4:	d118      	bne.n	80060f8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681a      	ldr	r2, [r3, #0]
 80060ca:	4b15      	ldr	r3, [pc, #84]	@ (8006120 <prvInsertBlockIntoFreeList+0xb0>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	429a      	cmp	r2, r3
 80060d0:	d00d      	beq.n	80060ee <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	685a      	ldr	r2, [r3, #4]
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	685b      	ldr	r3, [r3, #4]
 80060dc:	441a      	add	r2, r3
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	601a      	str	r2, [r3, #0]
 80060ec:	e008      	b.n	8006100 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80060ee:	4b0c      	ldr	r3, [pc, #48]	@ (8006120 <prvInsertBlockIntoFreeList+0xb0>)
 80060f0:	681a      	ldr	r2, [r3, #0]
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	601a      	str	r2, [r3, #0]
 80060f6:	e003      	b.n	8006100 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681a      	ldr	r2, [r3, #0]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006100:	68fa      	ldr	r2, [r7, #12]
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	429a      	cmp	r2, r3
 8006106:	d002      	beq.n	800610e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	687a      	ldr	r2, [r7, #4]
 800610c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800610e:	bf00      	nop
 8006110:	3714      	adds	r7, #20
 8006112:	46bd      	mov	sp, r7
 8006114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006118:	4770      	bx	lr
 800611a:	bf00      	nop
 800611c:	200045f4 	.word	0x200045f4
 8006120:	200045fc 	.word	0x200045fc

08006124 <siprintf>:
 8006124:	b40e      	push	{r1, r2, r3}
 8006126:	b500      	push	{lr}
 8006128:	b09c      	sub	sp, #112	@ 0x70
 800612a:	ab1d      	add	r3, sp, #116	@ 0x74
 800612c:	9002      	str	r0, [sp, #8]
 800612e:	9006      	str	r0, [sp, #24]
 8006130:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006134:	4809      	ldr	r0, [pc, #36]	@ (800615c <siprintf+0x38>)
 8006136:	9107      	str	r1, [sp, #28]
 8006138:	9104      	str	r1, [sp, #16]
 800613a:	4909      	ldr	r1, [pc, #36]	@ (8006160 <siprintf+0x3c>)
 800613c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006140:	9105      	str	r1, [sp, #20]
 8006142:	6800      	ldr	r0, [r0, #0]
 8006144:	9301      	str	r3, [sp, #4]
 8006146:	a902      	add	r1, sp, #8
 8006148:	f000 f9f8 	bl	800653c <_svfiprintf_r>
 800614c:	9b02      	ldr	r3, [sp, #8]
 800614e:	2200      	movs	r2, #0
 8006150:	701a      	strb	r2, [r3, #0]
 8006152:	b01c      	add	sp, #112	@ 0x70
 8006154:	f85d eb04 	ldr.w	lr, [sp], #4
 8006158:	b003      	add	sp, #12
 800615a:	4770      	bx	lr
 800615c:	2000004c 	.word	0x2000004c
 8006160:	ffff0208 	.word	0xffff0208

08006164 <memset>:
 8006164:	4402      	add	r2, r0
 8006166:	4603      	mov	r3, r0
 8006168:	4293      	cmp	r3, r2
 800616a:	d100      	bne.n	800616e <memset+0xa>
 800616c:	4770      	bx	lr
 800616e:	f803 1b01 	strb.w	r1, [r3], #1
 8006172:	e7f9      	b.n	8006168 <memset+0x4>

08006174 <_reclaim_reent>:
 8006174:	4b29      	ldr	r3, [pc, #164]	@ (800621c <_reclaim_reent+0xa8>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	4283      	cmp	r3, r0
 800617a:	b570      	push	{r4, r5, r6, lr}
 800617c:	4604      	mov	r4, r0
 800617e:	d04b      	beq.n	8006218 <_reclaim_reent+0xa4>
 8006180:	69c3      	ldr	r3, [r0, #28]
 8006182:	b1ab      	cbz	r3, 80061b0 <_reclaim_reent+0x3c>
 8006184:	68db      	ldr	r3, [r3, #12]
 8006186:	b16b      	cbz	r3, 80061a4 <_reclaim_reent+0x30>
 8006188:	2500      	movs	r5, #0
 800618a:	69e3      	ldr	r3, [r4, #28]
 800618c:	68db      	ldr	r3, [r3, #12]
 800618e:	5959      	ldr	r1, [r3, r5]
 8006190:	2900      	cmp	r1, #0
 8006192:	d13b      	bne.n	800620c <_reclaim_reent+0x98>
 8006194:	3504      	adds	r5, #4
 8006196:	2d80      	cmp	r5, #128	@ 0x80
 8006198:	d1f7      	bne.n	800618a <_reclaim_reent+0x16>
 800619a:	69e3      	ldr	r3, [r4, #28]
 800619c:	4620      	mov	r0, r4
 800619e:	68d9      	ldr	r1, [r3, #12]
 80061a0:	f000 f878 	bl	8006294 <_free_r>
 80061a4:	69e3      	ldr	r3, [r4, #28]
 80061a6:	6819      	ldr	r1, [r3, #0]
 80061a8:	b111      	cbz	r1, 80061b0 <_reclaim_reent+0x3c>
 80061aa:	4620      	mov	r0, r4
 80061ac:	f000 f872 	bl	8006294 <_free_r>
 80061b0:	6961      	ldr	r1, [r4, #20]
 80061b2:	b111      	cbz	r1, 80061ba <_reclaim_reent+0x46>
 80061b4:	4620      	mov	r0, r4
 80061b6:	f000 f86d 	bl	8006294 <_free_r>
 80061ba:	69e1      	ldr	r1, [r4, #28]
 80061bc:	b111      	cbz	r1, 80061c4 <_reclaim_reent+0x50>
 80061be:	4620      	mov	r0, r4
 80061c0:	f000 f868 	bl	8006294 <_free_r>
 80061c4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80061c6:	b111      	cbz	r1, 80061ce <_reclaim_reent+0x5a>
 80061c8:	4620      	mov	r0, r4
 80061ca:	f000 f863 	bl	8006294 <_free_r>
 80061ce:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80061d0:	b111      	cbz	r1, 80061d8 <_reclaim_reent+0x64>
 80061d2:	4620      	mov	r0, r4
 80061d4:	f000 f85e 	bl	8006294 <_free_r>
 80061d8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80061da:	b111      	cbz	r1, 80061e2 <_reclaim_reent+0x6e>
 80061dc:	4620      	mov	r0, r4
 80061de:	f000 f859 	bl	8006294 <_free_r>
 80061e2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80061e4:	b111      	cbz	r1, 80061ec <_reclaim_reent+0x78>
 80061e6:	4620      	mov	r0, r4
 80061e8:	f000 f854 	bl	8006294 <_free_r>
 80061ec:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80061ee:	b111      	cbz	r1, 80061f6 <_reclaim_reent+0x82>
 80061f0:	4620      	mov	r0, r4
 80061f2:	f000 f84f 	bl	8006294 <_free_r>
 80061f6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80061f8:	b111      	cbz	r1, 8006200 <_reclaim_reent+0x8c>
 80061fa:	4620      	mov	r0, r4
 80061fc:	f000 f84a 	bl	8006294 <_free_r>
 8006200:	6a23      	ldr	r3, [r4, #32]
 8006202:	b14b      	cbz	r3, 8006218 <_reclaim_reent+0xa4>
 8006204:	4620      	mov	r0, r4
 8006206:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800620a:	4718      	bx	r3
 800620c:	680e      	ldr	r6, [r1, #0]
 800620e:	4620      	mov	r0, r4
 8006210:	f000 f840 	bl	8006294 <_free_r>
 8006214:	4631      	mov	r1, r6
 8006216:	e7bb      	b.n	8006190 <_reclaim_reent+0x1c>
 8006218:	bd70      	pop	{r4, r5, r6, pc}
 800621a:	bf00      	nop
 800621c:	2000004c 	.word	0x2000004c

08006220 <__errno>:
 8006220:	4b01      	ldr	r3, [pc, #4]	@ (8006228 <__errno+0x8>)
 8006222:	6818      	ldr	r0, [r3, #0]
 8006224:	4770      	bx	lr
 8006226:	bf00      	nop
 8006228:	2000004c 	.word	0x2000004c

0800622c <__libc_init_array>:
 800622c:	b570      	push	{r4, r5, r6, lr}
 800622e:	4d0d      	ldr	r5, [pc, #52]	@ (8006264 <__libc_init_array+0x38>)
 8006230:	4c0d      	ldr	r4, [pc, #52]	@ (8006268 <__libc_init_array+0x3c>)
 8006232:	1b64      	subs	r4, r4, r5
 8006234:	10a4      	asrs	r4, r4, #2
 8006236:	2600      	movs	r6, #0
 8006238:	42a6      	cmp	r6, r4
 800623a:	d109      	bne.n	8006250 <__libc_init_array+0x24>
 800623c:	4d0b      	ldr	r5, [pc, #44]	@ (800626c <__libc_init_array+0x40>)
 800623e:	4c0c      	ldr	r4, [pc, #48]	@ (8006270 <__libc_init_array+0x44>)
 8006240:	f000 fc66 	bl	8006b10 <_init>
 8006244:	1b64      	subs	r4, r4, r5
 8006246:	10a4      	asrs	r4, r4, #2
 8006248:	2600      	movs	r6, #0
 800624a:	42a6      	cmp	r6, r4
 800624c:	d105      	bne.n	800625a <__libc_init_array+0x2e>
 800624e:	bd70      	pop	{r4, r5, r6, pc}
 8006250:	f855 3b04 	ldr.w	r3, [r5], #4
 8006254:	4798      	blx	r3
 8006256:	3601      	adds	r6, #1
 8006258:	e7ee      	b.n	8006238 <__libc_init_array+0xc>
 800625a:	f855 3b04 	ldr.w	r3, [r5], #4
 800625e:	4798      	blx	r3
 8006260:	3601      	adds	r6, #1
 8006262:	e7f2      	b.n	800624a <__libc_init_array+0x1e>
 8006264:	08006c50 	.word	0x08006c50
 8006268:	08006c50 	.word	0x08006c50
 800626c:	08006c50 	.word	0x08006c50
 8006270:	08006c54 	.word	0x08006c54

08006274 <__retarget_lock_acquire_recursive>:
 8006274:	4770      	bx	lr

08006276 <__retarget_lock_release_recursive>:
 8006276:	4770      	bx	lr

08006278 <memcpy>:
 8006278:	440a      	add	r2, r1
 800627a:	4291      	cmp	r1, r2
 800627c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006280:	d100      	bne.n	8006284 <memcpy+0xc>
 8006282:	4770      	bx	lr
 8006284:	b510      	push	{r4, lr}
 8006286:	f811 4b01 	ldrb.w	r4, [r1], #1
 800628a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800628e:	4291      	cmp	r1, r2
 8006290:	d1f9      	bne.n	8006286 <memcpy+0xe>
 8006292:	bd10      	pop	{r4, pc}

08006294 <_free_r>:
 8006294:	b538      	push	{r3, r4, r5, lr}
 8006296:	4605      	mov	r5, r0
 8006298:	2900      	cmp	r1, #0
 800629a:	d041      	beq.n	8006320 <_free_r+0x8c>
 800629c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80062a0:	1f0c      	subs	r4, r1, #4
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	bfb8      	it	lt
 80062a6:	18e4      	addlt	r4, r4, r3
 80062a8:	f000 f8e0 	bl	800646c <__malloc_lock>
 80062ac:	4a1d      	ldr	r2, [pc, #116]	@ (8006324 <_free_r+0x90>)
 80062ae:	6813      	ldr	r3, [r2, #0]
 80062b0:	b933      	cbnz	r3, 80062c0 <_free_r+0x2c>
 80062b2:	6063      	str	r3, [r4, #4]
 80062b4:	6014      	str	r4, [r2, #0]
 80062b6:	4628      	mov	r0, r5
 80062b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80062bc:	f000 b8dc 	b.w	8006478 <__malloc_unlock>
 80062c0:	42a3      	cmp	r3, r4
 80062c2:	d908      	bls.n	80062d6 <_free_r+0x42>
 80062c4:	6820      	ldr	r0, [r4, #0]
 80062c6:	1821      	adds	r1, r4, r0
 80062c8:	428b      	cmp	r3, r1
 80062ca:	bf01      	itttt	eq
 80062cc:	6819      	ldreq	r1, [r3, #0]
 80062ce:	685b      	ldreq	r3, [r3, #4]
 80062d0:	1809      	addeq	r1, r1, r0
 80062d2:	6021      	streq	r1, [r4, #0]
 80062d4:	e7ed      	b.n	80062b2 <_free_r+0x1e>
 80062d6:	461a      	mov	r2, r3
 80062d8:	685b      	ldr	r3, [r3, #4]
 80062da:	b10b      	cbz	r3, 80062e0 <_free_r+0x4c>
 80062dc:	42a3      	cmp	r3, r4
 80062de:	d9fa      	bls.n	80062d6 <_free_r+0x42>
 80062e0:	6811      	ldr	r1, [r2, #0]
 80062e2:	1850      	adds	r0, r2, r1
 80062e4:	42a0      	cmp	r0, r4
 80062e6:	d10b      	bne.n	8006300 <_free_r+0x6c>
 80062e8:	6820      	ldr	r0, [r4, #0]
 80062ea:	4401      	add	r1, r0
 80062ec:	1850      	adds	r0, r2, r1
 80062ee:	4283      	cmp	r3, r0
 80062f0:	6011      	str	r1, [r2, #0]
 80062f2:	d1e0      	bne.n	80062b6 <_free_r+0x22>
 80062f4:	6818      	ldr	r0, [r3, #0]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	6053      	str	r3, [r2, #4]
 80062fa:	4408      	add	r0, r1
 80062fc:	6010      	str	r0, [r2, #0]
 80062fe:	e7da      	b.n	80062b6 <_free_r+0x22>
 8006300:	d902      	bls.n	8006308 <_free_r+0x74>
 8006302:	230c      	movs	r3, #12
 8006304:	602b      	str	r3, [r5, #0]
 8006306:	e7d6      	b.n	80062b6 <_free_r+0x22>
 8006308:	6820      	ldr	r0, [r4, #0]
 800630a:	1821      	adds	r1, r4, r0
 800630c:	428b      	cmp	r3, r1
 800630e:	bf04      	itt	eq
 8006310:	6819      	ldreq	r1, [r3, #0]
 8006312:	685b      	ldreq	r3, [r3, #4]
 8006314:	6063      	str	r3, [r4, #4]
 8006316:	bf04      	itt	eq
 8006318:	1809      	addeq	r1, r1, r0
 800631a:	6021      	streq	r1, [r4, #0]
 800631c:	6054      	str	r4, [r2, #4]
 800631e:	e7ca      	b.n	80062b6 <_free_r+0x22>
 8006320:	bd38      	pop	{r3, r4, r5, pc}
 8006322:	bf00      	nop
 8006324:	20004758 	.word	0x20004758

08006328 <sbrk_aligned>:
 8006328:	b570      	push	{r4, r5, r6, lr}
 800632a:	4e0f      	ldr	r6, [pc, #60]	@ (8006368 <sbrk_aligned+0x40>)
 800632c:	460c      	mov	r4, r1
 800632e:	6831      	ldr	r1, [r6, #0]
 8006330:	4605      	mov	r5, r0
 8006332:	b911      	cbnz	r1, 800633a <sbrk_aligned+0x12>
 8006334:	f000 fba6 	bl	8006a84 <_sbrk_r>
 8006338:	6030      	str	r0, [r6, #0]
 800633a:	4621      	mov	r1, r4
 800633c:	4628      	mov	r0, r5
 800633e:	f000 fba1 	bl	8006a84 <_sbrk_r>
 8006342:	1c43      	adds	r3, r0, #1
 8006344:	d103      	bne.n	800634e <sbrk_aligned+0x26>
 8006346:	f04f 34ff 	mov.w	r4, #4294967295
 800634a:	4620      	mov	r0, r4
 800634c:	bd70      	pop	{r4, r5, r6, pc}
 800634e:	1cc4      	adds	r4, r0, #3
 8006350:	f024 0403 	bic.w	r4, r4, #3
 8006354:	42a0      	cmp	r0, r4
 8006356:	d0f8      	beq.n	800634a <sbrk_aligned+0x22>
 8006358:	1a21      	subs	r1, r4, r0
 800635a:	4628      	mov	r0, r5
 800635c:	f000 fb92 	bl	8006a84 <_sbrk_r>
 8006360:	3001      	adds	r0, #1
 8006362:	d1f2      	bne.n	800634a <sbrk_aligned+0x22>
 8006364:	e7ef      	b.n	8006346 <sbrk_aligned+0x1e>
 8006366:	bf00      	nop
 8006368:	20004754 	.word	0x20004754

0800636c <_malloc_r>:
 800636c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006370:	1ccd      	adds	r5, r1, #3
 8006372:	f025 0503 	bic.w	r5, r5, #3
 8006376:	3508      	adds	r5, #8
 8006378:	2d0c      	cmp	r5, #12
 800637a:	bf38      	it	cc
 800637c:	250c      	movcc	r5, #12
 800637e:	2d00      	cmp	r5, #0
 8006380:	4606      	mov	r6, r0
 8006382:	db01      	blt.n	8006388 <_malloc_r+0x1c>
 8006384:	42a9      	cmp	r1, r5
 8006386:	d904      	bls.n	8006392 <_malloc_r+0x26>
 8006388:	230c      	movs	r3, #12
 800638a:	6033      	str	r3, [r6, #0]
 800638c:	2000      	movs	r0, #0
 800638e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006392:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006468 <_malloc_r+0xfc>
 8006396:	f000 f869 	bl	800646c <__malloc_lock>
 800639a:	f8d8 3000 	ldr.w	r3, [r8]
 800639e:	461c      	mov	r4, r3
 80063a0:	bb44      	cbnz	r4, 80063f4 <_malloc_r+0x88>
 80063a2:	4629      	mov	r1, r5
 80063a4:	4630      	mov	r0, r6
 80063a6:	f7ff ffbf 	bl	8006328 <sbrk_aligned>
 80063aa:	1c43      	adds	r3, r0, #1
 80063ac:	4604      	mov	r4, r0
 80063ae:	d158      	bne.n	8006462 <_malloc_r+0xf6>
 80063b0:	f8d8 4000 	ldr.w	r4, [r8]
 80063b4:	4627      	mov	r7, r4
 80063b6:	2f00      	cmp	r7, #0
 80063b8:	d143      	bne.n	8006442 <_malloc_r+0xd6>
 80063ba:	2c00      	cmp	r4, #0
 80063bc:	d04b      	beq.n	8006456 <_malloc_r+0xea>
 80063be:	6823      	ldr	r3, [r4, #0]
 80063c0:	4639      	mov	r1, r7
 80063c2:	4630      	mov	r0, r6
 80063c4:	eb04 0903 	add.w	r9, r4, r3
 80063c8:	f000 fb5c 	bl	8006a84 <_sbrk_r>
 80063cc:	4581      	cmp	r9, r0
 80063ce:	d142      	bne.n	8006456 <_malloc_r+0xea>
 80063d0:	6821      	ldr	r1, [r4, #0]
 80063d2:	1a6d      	subs	r5, r5, r1
 80063d4:	4629      	mov	r1, r5
 80063d6:	4630      	mov	r0, r6
 80063d8:	f7ff ffa6 	bl	8006328 <sbrk_aligned>
 80063dc:	3001      	adds	r0, #1
 80063de:	d03a      	beq.n	8006456 <_malloc_r+0xea>
 80063e0:	6823      	ldr	r3, [r4, #0]
 80063e2:	442b      	add	r3, r5
 80063e4:	6023      	str	r3, [r4, #0]
 80063e6:	f8d8 3000 	ldr.w	r3, [r8]
 80063ea:	685a      	ldr	r2, [r3, #4]
 80063ec:	bb62      	cbnz	r2, 8006448 <_malloc_r+0xdc>
 80063ee:	f8c8 7000 	str.w	r7, [r8]
 80063f2:	e00f      	b.n	8006414 <_malloc_r+0xa8>
 80063f4:	6822      	ldr	r2, [r4, #0]
 80063f6:	1b52      	subs	r2, r2, r5
 80063f8:	d420      	bmi.n	800643c <_malloc_r+0xd0>
 80063fa:	2a0b      	cmp	r2, #11
 80063fc:	d917      	bls.n	800642e <_malloc_r+0xc2>
 80063fe:	1961      	adds	r1, r4, r5
 8006400:	42a3      	cmp	r3, r4
 8006402:	6025      	str	r5, [r4, #0]
 8006404:	bf18      	it	ne
 8006406:	6059      	strne	r1, [r3, #4]
 8006408:	6863      	ldr	r3, [r4, #4]
 800640a:	bf08      	it	eq
 800640c:	f8c8 1000 	streq.w	r1, [r8]
 8006410:	5162      	str	r2, [r4, r5]
 8006412:	604b      	str	r3, [r1, #4]
 8006414:	4630      	mov	r0, r6
 8006416:	f000 f82f 	bl	8006478 <__malloc_unlock>
 800641a:	f104 000b 	add.w	r0, r4, #11
 800641e:	1d23      	adds	r3, r4, #4
 8006420:	f020 0007 	bic.w	r0, r0, #7
 8006424:	1ac2      	subs	r2, r0, r3
 8006426:	bf1c      	itt	ne
 8006428:	1a1b      	subne	r3, r3, r0
 800642a:	50a3      	strne	r3, [r4, r2]
 800642c:	e7af      	b.n	800638e <_malloc_r+0x22>
 800642e:	6862      	ldr	r2, [r4, #4]
 8006430:	42a3      	cmp	r3, r4
 8006432:	bf0c      	ite	eq
 8006434:	f8c8 2000 	streq.w	r2, [r8]
 8006438:	605a      	strne	r2, [r3, #4]
 800643a:	e7eb      	b.n	8006414 <_malloc_r+0xa8>
 800643c:	4623      	mov	r3, r4
 800643e:	6864      	ldr	r4, [r4, #4]
 8006440:	e7ae      	b.n	80063a0 <_malloc_r+0x34>
 8006442:	463c      	mov	r4, r7
 8006444:	687f      	ldr	r7, [r7, #4]
 8006446:	e7b6      	b.n	80063b6 <_malloc_r+0x4a>
 8006448:	461a      	mov	r2, r3
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	42a3      	cmp	r3, r4
 800644e:	d1fb      	bne.n	8006448 <_malloc_r+0xdc>
 8006450:	2300      	movs	r3, #0
 8006452:	6053      	str	r3, [r2, #4]
 8006454:	e7de      	b.n	8006414 <_malloc_r+0xa8>
 8006456:	230c      	movs	r3, #12
 8006458:	6033      	str	r3, [r6, #0]
 800645a:	4630      	mov	r0, r6
 800645c:	f000 f80c 	bl	8006478 <__malloc_unlock>
 8006460:	e794      	b.n	800638c <_malloc_r+0x20>
 8006462:	6005      	str	r5, [r0, #0]
 8006464:	e7d6      	b.n	8006414 <_malloc_r+0xa8>
 8006466:	bf00      	nop
 8006468:	20004758 	.word	0x20004758

0800646c <__malloc_lock>:
 800646c:	4801      	ldr	r0, [pc, #4]	@ (8006474 <__malloc_lock+0x8>)
 800646e:	f7ff bf01 	b.w	8006274 <__retarget_lock_acquire_recursive>
 8006472:	bf00      	nop
 8006474:	20004750 	.word	0x20004750

08006478 <__malloc_unlock>:
 8006478:	4801      	ldr	r0, [pc, #4]	@ (8006480 <__malloc_unlock+0x8>)
 800647a:	f7ff befc 	b.w	8006276 <__retarget_lock_release_recursive>
 800647e:	bf00      	nop
 8006480:	20004750 	.word	0x20004750

08006484 <__ssputs_r>:
 8006484:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006488:	688e      	ldr	r6, [r1, #8]
 800648a:	461f      	mov	r7, r3
 800648c:	42be      	cmp	r6, r7
 800648e:	680b      	ldr	r3, [r1, #0]
 8006490:	4682      	mov	sl, r0
 8006492:	460c      	mov	r4, r1
 8006494:	4690      	mov	r8, r2
 8006496:	d82d      	bhi.n	80064f4 <__ssputs_r+0x70>
 8006498:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800649c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80064a0:	d026      	beq.n	80064f0 <__ssputs_r+0x6c>
 80064a2:	6965      	ldr	r5, [r4, #20]
 80064a4:	6909      	ldr	r1, [r1, #16]
 80064a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80064aa:	eba3 0901 	sub.w	r9, r3, r1
 80064ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80064b2:	1c7b      	adds	r3, r7, #1
 80064b4:	444b      	add	r3, r9
 80064b6:	106d      	asrs	r5, r5, #1
 80064b8:	429d      	cmp	r5, r3
 80064ba:	bf38      	it	cc
 80064bc:	461d      	movcc	r5, r3
 80064be:	0553      	lsls	r3, r2, #21
 80064c0:	d527      	bpl.n	8006512 <__ssputs_r+0x8e>
 80064c2:	4629      	mov	r1, r5
 80064c4:	f7ff ff52 	bl	800636c <_malloc_r>
 80064c8:	4606      	mov	r6, r0
 80064ca:	b360      	cbz	r0, 8006526 <__ssputs_r+0xa2>
 80064cc:	6921      	ldr	r1, [r4, #16]
 80064ce:	464a      	mov	r2, r9
 80064d0:	f7ff fed2 	bl	8006278 <memcpy>
 80064d4:	89a3      	ldrh	r3, [r4, #12]
 80064d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80064da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064de:	81a3      	strh	r3, [r4, #12]
 80064e0:	6126      	str	r6, [r4, #16]
 80064e2:	6165      	str	r5, [r4, #20]
 80064e4:	444e      	add	r6, r9
 80064e6:	eba5 0509 	sub.w	r5, r5, r9
 80064ea:	6026      	str	r6, [r4, #0]
 80064ec:	60a5      	str	r5, [r4, #8]
 80064ee:	463e      	mov	r6, r7
 80064f0:	42be      	cmp	r6, r7
 80064f2:	d900      	bls.n	80064f6 <__ssputs_r+0x72>
 80064f4:	463e      	mov	r6, r7
 80064f6:	6820      	ldr	r0, [r4, #0]
 80064f8:	4632      	mov	r2, r6
 80064fa:	4641      	mov	r1, r8
 80064fc:	f000 faa8 	bl	8006a50 <memmove>
 8006500:	68a3      	ldr	r3, [r4, #8]
 8006502:	1b9b      	subs	r3, r3, r6
 8006504:	60a3      	str	r3, [r4, #8]
 8006506:	6823      	ldr	r3, [r4, #0]
 8006508:	4433      	add	r3, r6
 800650a:	6023      	str	r3, [r4, #0]
 800650c:	2000      	movs	r0, #0
 800650e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006512:	462a      	mov	r2, r5
 8006514:	f000 fac6 	bl	8006aa4 <_realloc_r>
 8006518:	4606      	mov	r6, r0
 800651a:	2800      	cmp	r0, #0
 800651c:	d1e0      	bne.n	80064e0 <__ssputs_r+0x5c>
 800651e:	6921      	ldr	r1, [r4, #16]
 8006520:	4650      	mov	r0, sl
 8006522:	f7ff feb7 	bl	8006294 <_free_r>
 8006526:	230c      	movs	r3, #12
 8006528:	f8ca 3000 	str.w	r3, [sl]
 800652c:	89a3      	ldrh	r3, [r4, #12]
 800652e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006532:	81a3      	strh	r3, [r4, #12]
 8006534:	f04f 30ff 	mov.w	r0, #4294967295
 8006538:	e7e9      	b.n	800650e <__ssputs_r+0x8a>
	...

0800653c <_svfiprintf_r>:
 800653c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006540:	4698      	mov	r8, r3
 8006542:	898b      	ldrh	r3, [r1, #12]
 8006544:	061b      	lsls	r3, r3, #24
 8006546:	b09d      	sub	sp, #116	@ 0x74
 8006548:	4607      	mov	r7, r0
 800654a:	460d      	mov	r5, r1
 800654c:	4614      	mov	r4, r2
 800654e:	d510      	bpl.n	8006572 <_svfiprintf_r+0x36>
 8006550:	690b      	ldr	r3, [r1, #16]
 8006552:	b973      	cbnz	r3, 8006572 <_svfiprintf_r+0x36>
 8006554:	2140      	movs	r1, #64	@ 0x40
 8006556:	f7ff ff09 	bl	800636c <_malloc_r>
 800655a:	6028      	str	r0, [r5, #0]
 800655c:	6128      	str	r0, [r5, #16]
 800655e:	b930      	cbnz	r0, 800656e <_svfiprintf_r+0x32>
 8006560:	230c      	movs	r3, #12
 8006562:	603b      	str	r3, [r7, #0]
 8006564:	f04f 30ff 	mov.w	r0, #4294967295
 8006568:	b01d      	add	sp, #116	@ 0x74
 800656a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800656e:	2340      	movs	r3, #64	@ 0x40
 8006570:	616b      	str	r3, [r5, #20]
 8006572:	2300      	movs	r3, #0
 8006574:	9309      	str	r3, [sp, #36]	@ 0x24
 8006576:	2320      	movs	r3, #32
 8006578:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800657c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006580:	2330      	movs	r3, #48	@ 0x30
 8006582:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006720 <_svfiprintf_r+0x1e4>
 8006586:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800658a:	f04f 0901 	mov.w	r9, #1
 800658e:	4623      	mov	r3, r4
 8006590:	469a      	mov	sl, r3
 8006592:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006596:	b10a      	cbz	r2, 800659c <_svfiprintf_r+0x60>
 8006598:	2a25      	cmp	r2, #37	@ 0x25
 800659a:	d1f9      	bne.n	8006590 <_svfiprintf_r+0x54>
 800659c:	ebba 0b04 	subs.w	fp, sl, r4
 80065a0:	d00b      	beq.n	80065ba <_svfiprintf_r+0x7e>
 80065a2:	465b      	mov	r3, fp
 80065a4:	4622      	mov	r2, r4
 80065a6:	4629      	mov	r1, r5
 80065a8:	4638      	mov	r0, r7
 80065aa:	f7ff ff6b 	bl	8006484 <__ssputs_r>
 80065ae:	3001      	adds	r0, #1
 80065b0:	f000 80a7 	beq.w	8006702 <_svfiprintf_r+0x1c6>
 80065b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80065b6:	445a      	add	r2, fp
 80065b8:	9209      	str	r2, [sp, #36]	@ 0x24
 80065ba:	f89a 3000 	ldrb.w	r3, [sl]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	f000 809f 	beq.w	8006702 <_svfiprintf_r+0x1c6>
 80065c4:	2300      	movs	r3, #0
 80065c6:	f04f 32ff 	mov.w	r2, #4294967295
 80065ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80065ce:	f10a 0a01 	add.w	sl, sl, #1
 80065d2:	9304      	str	r3, [sp, #16]
 80065d4:	9307      	str	r3, [sp, #28]
 80065d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80065da:	931a      	str	r3, [sp, #104]	@ 0x68
 80065dc:	4654      	mov	r4, sl
 80065de:	2205      	movs	r2, #5
 80065e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065e4:	484e      	ldr	r0, [pc, #312]	@ (8006720 <_svfiprintf_r+0x1e4>)
 80065e6:	f7f9 fdfb 	bl	80001e0 <memchr>
 80065ea:	9a04      	ldr	r2, [sp, #16]
 80065ec:	b9d8      	cbnz	r0, 8006626 <_svfiprintf_r+0xea>
 80065ee:	06d0      	lsls	r0, r2, #27
 80065f0:	bf44      	itt	mi
 80065f2:	2320      	movmi	r3, #32
 80065f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80065f8:	0711      	lsls	r1, r2, #28
 80065fa:	bf44      	itt	mi
 80065fc:	232b      	movmi	r3, #43	@ 0x2b
 80065fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006602:	f89a 3000 	ldrb.w	r3, [sl]
 8006606:	2b2a      	cmp	r3, #42	@ 0x2a
 8006608:	d015      	beq.n	8006636 <_svfiprintf_r+0xfa>
 800660a:	9a07      	ldr	r2, [sp, #28]
 800660c:	4654      	mov	r4, sl
 800660e:	2000      	movs	r0, #0
 8006610:	f04f 0c0a 	mov.w	ip, #10
 8006614:	4621      	mov	r1, r4
 8006616:	f811 3b01 	ldrb.w	r3, [r1], #1
 800661a:	3b30      	subs	r3, #48	@ 0x30
 800661c:	2b09      	cmp	r3, #9
 800661e:	d94b      	bls.n	80066b8 <_svfiprintf_r+0x17c>
 8006620:	b1b0      	cbz	r0, 8006650 <_svfiprintf_r+0x114>
 8006622:	9207      	str	r2, [sp, #28]
 8006624:	e014      	b.n	8006650 <_svfiprintf_r+0x114>
 8006626:	eba0 0308 	sub.w	r3, r0, r8
 800662a:	fa09 f303 	lsl.w	r3, r9, r3
 800662e:	4313      	orrs	r3, r2
 8006630:	9304      	str	r3, [sp, #16]
 8006632:	46a2      	mov	sl, r4
 8006634:	e7d2      	b.n	80065dc <_svfiprintf_r+0xa0>
 8006636:	9b03      	ldr	r3, [sp, #12]
 8006638:	1d19      	adds	r1, r3, #4
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	9103      	str	r1, [sp, #12]
 800663e:	2b00      	cmp	r3, #0
 8006640:	bfbb      	ittet	lt
 8006642:	425b      	neglt	r3, r3
 8006644:	f042 0202 	orrlt.w	r2, r2, #2
 8006648:	9307      	strge	r3, [sp, #28]
 800664a:	9307      	strlt	r3, [sp, #28]
 800664c:	bfb8      	it	lt
 800664e:	9204      	strlt	r2, [sp, #16]
 8006650:	7823      	ldrb	r3, [r4, #0]
 8006652:	2b2e      	cmp	r3, #46	@ 0x2e
 8006654:	d10a      	bne.n	800666c <_svfiprintf_r+0x130>
 8006656:	7863      	ldrb	r3, [r4, #1]
 8006658:	2b2a      	cmp	r3, #42	@ 0x2a
 800665a:	d132      	bne.n	80066c2 <_svfiprintf_r+0x186>
 800665c:	9b03      	ldr	r3, [sp, #12]
 800665e:	1d1a      	adds	r2, r3, #4
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	9203      	str	r2, [sp, #12]
 8006664:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006668:	3402      	adds	r4, #2
 800666a:	9305      	str	r3, [sp, #20]
 800666c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006730 <_svfiprintf_r+0x1f4>
 8006670:	7821      	ldrb	r1, [r4, #0]
 8006672:	2203      	movs	r2, #3
 8006674:	4650      	mov	r0, sl
 8006676:	f7f9 fdb3 	bl	80001e0 <memchr>
 800667a:	b138      	cbz	r0, 800668c <_svfiprintf_r+0x150>
 800667c:	9b04      	ldr	r3, [sp, #16]
 800667e:	eba0 000a 	sub.w	r0, r0, sl
 8006682:	2240      	movs	r2, #64	@ 0x40
 8006684:	4082      	lsls	r2, r0
 8006686:	4313      	orrs	r3, r2
 8006688:	3401      	adds	r4, #1
 800668a:	9304      	str	r3, [sp, #16]
 800668c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006690:	4824      	ldr	r0, [pc, #144]	@ (8006724 <_svfiprintf_r+0x1e8>)
 8006692:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006696:	2206      	movs	r2, #6
 8006698:	f7f9 fda2 	bl	80001e0 <memchr>
 800669c:	2800      	cmp	r0, #0
 800669e:	d036      	beq.n	800670e <_svfiprintf_r+0x1d2>
 80066a0:	4b21      	ldr	r3, [pc, #132]	@ (8006728 <_svfiprintf_r+0x1ec>)
 80066a2:	bb1b      	cbnz	r3, 80066ec <_svfiprintf_r+0x1b0>
 80066a4:	9b03      	ldr	r3, [sp, #12]
 80066a6:	3307      	adds	r3, #7
 80066a8:	f023 0307 	bic.w	r3, r3, #7
 80066ac:	3308      	adds	r3, #8
 80066ae:	9303      	str	r3, [sp, #12]
 80066b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066b2:	4433      	add	r3, r6
 80066b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80066b6:	e76a      	b.n	800658e <_svfiprintf_r+0x52>
 80066b8:	fb0c 3202 	mla	r2, ip, r2, r3
 80066bc:	460c      	mov	r4, r1
 80066be:	2001      	movs	r0, #1
 80066c0:	e7a8      	b.n	8006614 <_svfiprintf_r+0xd8>
 80066c2:	2300      	movs	r3, #0
 80066c4:	3401      	adds	r4, #1
 80066c6:	9305      	str	r3, [sp, #20]
 80066c8:	4619      	mov	r1, r3
 80066ca:	f04f 0c0a 	mov.w	ip, #10
 80066ce:	4620      	mov	r0, r4
 80066d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80066d4:	3a30      	subs	r2, #48	@ 0x30
 80066d6:	2a09      	cmp	r2, #9
 80066d8:	d903      	bls.n	80066e2 <_svfiprintf_r+0x1a6>
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d0c6      	beq.n	800666c <_svfiprintf_r+0x130>
 80066de:	9105      	str	r1, [sp, #20]
 80066e0:	e7c4      	b.n	800666c <_svfiprintf_r+0x130>
 80066e2:	fb0c 2101 	mla	r1, ip, r1, r2
 80066e6:	4604      	mov	r4, r0
 80066e8:	2301      	movs	r3, #1
 80066ea:	e7f0      	b.n	80066ce <_svfiprintf_r+0x192>
 80066ec:	ab03      	add	r3, sp, #12
 80066ee:	9300      	str	r3, [sp, #0]
 80066f0:	462a      	mov	r2, r5
 80066f2:	4b0e      	ldr	r3, [pc, #56]	@ (800672c <_svfiprintf_r+0x1f0>)
 80066f4:	a904      	add	r1, sp, #16
 80066f6:	4638      	mov	r0, r7
 80066f8:	f3af 8000 	nop.w
 80066fc:	1c42      	adds	r2, r0, #1
 80066fe:	4606      	mov	r6, r0
 8006700:	d1d6      	bne.n	80066b0 <_svfiprintf_r+0x174>
 8006702:	89ab      	ldrh	r3, [r5, #12]
 8006704:	065b      	lsls	r3, r3, #25
 8006706:	f53f af2d 	bmi.w	8006564 <_svfiprintf_r+0x28>
 800670a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800670c:	e72c      	b.n	8006568 <_svfiprintf_r+0x2c>
 800670e:	ab03      	add	r3, sp, #12
 8006710:	9300      	str	r3, [sp, #0]
 8006712:	462a      	mov	r2, r5
 8006714:	4b05      	ldr	r3, [pc, #20]	@ (800672c <_svfiprintf_r+0x1f0>)
 8006716:	a904      	add	r1, sp, #16
 8006718:	4638      	mov	r0, r7
 800671a:	f000 f879 	bl	8006810 <_printf_i>
 800671e:	e7ed      	b.n	80066fc <_svfiprintf_r+0x1c0>
 8006720:	08006c14 	.word	0x08006c14
 8006724:	08006c1e 	.word	0x08006c1e
 8006728:	00000000 	.word	0x00000000
 800672c:	08006485 	.word	0x08006485
 8006730:	08006c1a 	.word	0x08006c1a

08006734 <_printf_common>:
 8006734:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006738:	4616      	mov	r6, r2
 800673a:	4698      	mov	r8, r3
 800673c:	688a      	ldr	r2, [r1, #8]
 800673e:	690b      	ldr	r3, [r1, #16]
 8006740:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006744:	4293      	cmp	r3, r2
 8006746:	bfb8      	it	lt
 8006748:	4613      	movlt	r3, r2
 800674a:	6033      	str	r3, [r6, #0]
 800674c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006750:	4607      	mov	r7, r0
 8006752:	460c      	mov	r4, r1
 8006754:	b10a      	cbz	r2, 800675a <_printf_common+0x26>
 8006756:	3301      	adds	r3, #1
 8006758:	6033      	str	r3, [r6, #0]
 800675a:	6823      	ldr	r3, [r4, #0]
 800675c:	0699      	lsls	r1, r3, #26
 800675e:	bf42      	ittt	mi
 8006760:	6833      	ldrmi	r3, [r6, #0]
 8006762:	3302      	addmi	r3, #2
 8006764:	6033      	strmi	r3, [r6, #0]
 8006766:	6825      	ldr	r5, [r4, #0]
 8006768:	f015 0506 	ands.w	r5, r5, #6
 800676c:	d106      	bne.n	800677c <_printf_common+0x48>
 800676e:	f104 0a19 	add.w	sl, r4, #25
 8006772:	68e3      	ldr	r3, [r4, #12]
 8006774:	6832      	ldr	r2, [r6, #0]
 8006776:	1a9b      	subs	r3, r3, r2
 8006778:	42ab      	cmp	r3, r5
 800677a:	dc26      	bgt.n	80067ca <_printf_common+0x96>
 800677c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006780:	6822      	ldr	r2, [r4, #0]
 8006782:	3b00      	subs	r3, #0
 8006784:	bf18      	it	ne
 8006786:	2301      	movne	r3, #1
 8006788:	0692      	lsls	r2, r2, #26
 800678a:	d42b      	bmi.n	80067e4 <_printf_common+0xb0>
 800678c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006790:	4641      	mov	r1, r8
 8006792:	4638      	mov	r0, r7
 8006794:	47c8      	blx	r9
 8006796:	3001      	adds	r0, #1
 8006798:	d01e      	beq.n	80067d8 <_printf_common+0xa4>
 800679a:	6823      	ldr	r3, [r4, #0]
 800679c:	6922      	ldr	r2, [r4, #16]
 800679e:	f003 0306 	and.w	r3, r3, #6
 80067a2:	2b04      	cmp	r3, #4
 80067a4:	bf02      	ittt	eq
 80067a6:	68e5      	ldreq	r5, [r4, #12]
 80067a8:	6833      	ldreq	r3, [r6, #0]
 80067aa:	1aed      	subeq	r5, r5, r3
 80067ac:	68a3      	ldr	r3, [r4, #8]
 80067ae:	bf0c      	ite	eq
 80067b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80067b4:	2500      	movne	r5, #0
 80067b6:	4293      	cmp	r3, r2
 80067b8:	bfc4      	itt	gt
 80067ba:	1a9b      	subgt	r3, r3, r2
 80067bc:	18ed      	addgt	r5, r5, r3
 80067be:	2600      	movs	r6, #0
 80067c0:	341a      	adds	r4, #26
 80067c2:	42b5      	cmp	r5, r6
 80067c4:	d11a      	bne.n	80067fc <_printf_common+0xc8>
 80067c6:	2000      	movs	r0, #0
 80067c8:	e008      	b.n	80067dc <_printf_common+0xa8>
 80067ca:	2301      	movs	r3, #1
 80067cc:	4652      	mov	r2, sl
 80067ce:	4641      	mov	r1, r8
 80067d0:	4638      	mov	r0, r7
 80067d2:	47c8      	blx	r9
 80067d4:	3001      	adds	r0, #1
 80067d6:	d103      	bne.n	80067e0 <_printf_common+0xac>
 80067d8:	f04f 30ff 	mov.w	r0, #4294967295
 80067dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067e0:	3501      	adds	r5, #1
 80067e2:	e7c6      	b.n	8006772 <_printf_common+0x3e>
 80067e4:	18e1      	adds	r1, r4, r3
 80067e6:	1c5a      	adds	r2, r3, #1
 80067e8:	2030      	movs	r0, #48	@ 0x30
 80067ea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80067ee:	4422      	add	r2, r4
 80067f0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80067f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80067f8:	3302      	adds	r3, #2
 80067fa:	e7c7      	b.n	800678c <_printf_common+0x58>
 80067fc:	2301      	movs	r3, #1
 80067fe:	4622      	mov	r2, r4
 8006800:	4641      	mov	r1, r8
 8006802:	4638      	mov	r0, r7
 8006804:	47c8      	blx	r9
 8006806:	3001      	adds	r0, #1
 8006808:	d0e6      	beq.n	80067d8 <_printf_common+0xa4>
 800680a:	3601      	adds	r6, #1
 800680c:	e7d9      	b.n	80067c2 <_printf_common+0x8e>
	...

08006810 <_printf_i>:
 8006810:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006814:	7e0f      	ldrb	r7, [r1, #24]
 8006816:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006818:	2f78      	cmp	r7, #120	@ 0x78
 800681a:	4691      	mov	r9, r2
 800681c:	4680      	mov	r8, r0
 800681e:	460c      	mov	r4, r1
 8006820:	469a      	mov	sl, r3
 8006822:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006826:	d807      	bhi.n	8006838 <_printf_i+0x28>
 8006828:	2f62      	cmp	r7, #98	@ 0x62
 800682a:	d80a      	bhi.n	8006842 <_printf_i+0x32>
 800682c:	2f00      	cmp	r7, #0
 800682e:	f000 80d2 	beq.w	80069d6 <_printf_i+0x1c6>
 8006832:	2f58      	cmp	r7, #88	@ 0x58
 8006834:	f000 80b9 	beq.w	80069aa <_printf_i+0x19a>
 8006838:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800683c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006840:	e03a      	b.n	80068b8 <_printf_i+0xa8>
 8006842:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006846:	2b15      	cmp	r3, #21
 8006848:	d8f6      	bhi.n	8006838 <_printf_i+0x28>
 800684a:	a101      	add	r1, pc, #4	@ (adr r1, 8006850 <_printf_i+0x40>)
 800684c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006850:	080068a9 	.word	0x080068a9
 8006854:	080068bd 	.word	0x080068bd
 8006858:	08006839 	.word	0x08006839
 800685c:	08006839 	.word	0x08006839
 8006860:	08006839 	.word	0x08006839
 8006864:	08006839 	.word	0x08006839
 8006868:	080068bd 	.word	0x080068bd
 800686c:	08006839 	.word	0x08006839
 8006870:	08006839 	.word	0x08006839
 8006874:	08006839 	.word	0x08006839
 8006878:	08006839 	.word	0x08006839
 800687c:	080069bd 	.word	0x080069bd
 8006880:	080068e7 	.word	0x080068e7
 8006884:	08006977 	.word	0x08006977
 8006888:	08006839 	.word	0x08006839
 800688c:	08006839 	.word	0x08006839
 8006890:	080069df 	.word	0x080069df
 8006894:	08006839 	.word	0x08006839
 8006898:	080068e7 	.word	0x080068e7
 800689c:	08006839 	.word	0x08006839
 80068a0:	08006839 	.word	0x08006839
 80068a4:	0800697f 	.word	0x0800697f
 80068a8:	6833      	ldr	r3, [r6, #0]
 80068aa:	1d1a      	adds	r2, r3, #4
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	6032      	str	r2, [r6, #0]
 80068b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80068b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80068b8:	2301      	movs	r3, #1
 80068ba:	e09d      	b.n	80069f8 <_printf_i+0x1e8>
 80068bc:	6833      	ldr	r3, [r6, #0]
 80068be:	6820      	ldr	r0, [r4, #0]
 80068c0:	1d19      	adds	r1, r3, #4
 80068c2:	6031      	str	r1, [r6, #0]
 80068c4:	0606      	lsls	r6, r0, #24
 80068c6:	d501      	bpl.n	80068cc <_printf_i+0xbc>
 80068c8:	681d      	ldr	r5, [r3, #0]
 80068ca:	e003      	b.n	80068d4 <_printf_i+0xc4>
 80068cc:	0645      	lsls	r5, r0, #25
 80068ce:	d5fb      	bpl.n	80068c8 <_printf_i+0xb8>
 80068d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80068d4:	2d00      	cmp	r5, #0
 80068d6:	da03      	bge.n	80068e0 <_printf_i+0xd0>
 80068d8:	232d      	movs	r3, #45	@ 0x2d
 80068da:	426d      	negs	r5, r5
 80068dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80068e0:	4859      	ldr	r0, [pc, #356]	@ (8006a48 <_printf_i+0x238>)
 80068e2:	230a      	movs	r3, #10
 80068e4:	e011      	b.n	800690a <_printf_i+0xfa>
 80068e6:	6821      	ldr	r1, [r4, #0]
 80068e8:	6833      	ldr	r3, [r6, #0]
 80068ea:	0608      	lsls	r0, r1, #24
 80068ec:	f853 5b04 	ldr.w	r5, [r3], #4
 80068f0:	d402      	bmi.n	80068f8 <_printf_i+0xe8>
 80068f2:	0649      	lsls	r1, r1, #25
 80068f4:	bf48      	it	mi
 80068f6:	b2ad      	uxthmi	r5, r5
 80068f8:	2f6f      	cmp	r7, #111	@ 0x6f
 80068fa:	4853      	ldr	r0, [pc, #332]	@ (8006a48 <_printf_i+0x238>)
 80068fc:	6033      	str	r3, [r6, #0]
 80068fe:	bf14      	ite	ne
 8006900:	230a      	movne	r3, #10
 8006902:	2308      	moveq	r3, #8
 8006904:	2100      	movs	r1, #0
 8006906:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800690a:	6866      	ldr	r6, [r4, #4]
 800690c:	60a6      	str	r6, [r4, #8]
 800690e:	2e00      	cmp	r6, #0
 8006910:	bfa2      	ittt	ge
 8006912:	6821      	ldrge	r1, [r4, #0]
 8006914:	f021 0104 	bicge.w	r1, r1, #4
 8006918:	6021      	strge	r1, [r4, #0]
 800691a:	b90d      	cbnz	r5, 8006920 <_printf_i+0x110>
 800691c:	2e00      	cmp	r6, #0
 800691e:	d04b      	beq.n	80069b8 <_printf_i+0x1a8>
 8006920:	4616      	mov	r6, r2
 8006922:	fbb5 f1f3 	udiv	r1, r5, r3
 8006926:	fb03 5711 	mls	r7, r3, r1, r5
 800692a:	5dc7      	ldrb	r7, [r0, r7]
 800692c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006930:	462f      	mov	r7, r5
 8006932:	42bb      	cmp	r3, r7
 8006934:	460d      	mov	r5, r1
 8006936:	d9f4      	bls.n	8006922 <_printf_i+0x112>
 8006938:	2b08      	cmp	r3, #8
 800693a:	d10b      	bne.n	8006954 <_printf_i+0x144>
 800693c:	6823      	ldr	r3, [r4, #0]
 800693e:	07df      	lsls	r7, r3, #31
 8006940:	d508      	bpl.n	8006954 <_printf_i+0x144>
 8006942:	6923      	ldr	r3, [r4, #16]
 8006944:	6861      	ldr	r1, [r4, #4]
 8006946:	4299      	cmp	r1, r3
 8006948:	bfde      	ittt	le
 800694a:	2330      	movle	r3, #48	@ 0x30
 800694c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006950:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006954:	1b92      	subs	r2, r2, r6
 8006956:	6122      	str	r2, [r4, #16]
 8006958:	f8cd a000 	str.w	sl, [sp]
 800695c:	464b      	mov	r3, r9
 800695e:	aa03      	add	r2, sp, #12
 8006960:	4621      	mov	r1, r4
 8006962:	4640      	mov	r0, r8
 8006964:	f7ff fee6 	bl	8006734 <_printf_common>
 8006968:	3001      	adds	r0, #1
 800696a:	d14a      	bne.n	8006a02 <_printf_i+0x1f2>
 800696c:	f04f 30ff 	mov.w	r0, #4294967295
 8006970:	b004      	add	sp, #16
 8006972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006976:	6823      	ldr	r3, [r4, #0]
 8006978:	f043 0320 	orr.w	r3, r3, #32
 800697c:	6023      	str	r3, [r4, #0]
 800697e:	4833      	ldr	r0, [pc, #204]	@ (8006a4c <_printf_i+0x23c>)
 8006980:	2778      	movs	r7, #120	@ 0x78
 8006982:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006986:	6823      	ldr	r3, [r4, #0]
 8006988:	6831      	ldr	r1, [r6, #0]
 800698a:	061f      	lsls	r7, r3, #24
 800698c:	f851 5b04 	ldr.w	r5, [r1], #4
 8006990:	d402      	bmi.n	8006998 <_printf_i+0x188>
 8006992:	065f      	lsls	r7, r3, #25
 8006994:	bf48      	it	mi
 8006996:	b2ad      	uxthmi	r5, r5
 8006998:	6031      	str	r1, [r6, #0]
 800699a:	07d9      	lsls	r1, r3, #31
 800699c:	bf44      	itt	mi
 800699e:	f043 0320 	orrmi.w	r3, r3, #32
 80069a2:	6023      	strmi	r3, [r4, #0]
 80069a4:	b11d      	cbz	r5, 80069ae <_printf_i+0x19e>
 80069a6:	2310      	movs	r3, #16
 80069a8:	e7ac      	b.n	8006904 <_printf_i+0xf4>
 80069aa:	4827      	ldr	r0, [pc, #156]	@ (8006a48 <_printf_i+0x238>)
 80069ac:	e7e9      	b.n	8006982 <_printf_i+0x172>
 80069ae:	6823      	ldr	r3, [r4, #0]
 80069b0:	f023 0320 	bic.w	r3, r3, #32
 80069b4:	6023      	str	r3, [r4, #0]
 80069b6:	e7f6      	b.n	80069a6 <_printf_i+0x196>
 80069b8:	4616      	mov	r6, r2
 80069ba:	e7bd      	b.n	8006938 <_printf_i+0x128>
 80069bc:	6833      	ldr	r3, [r6, #0]
 80069be:	6825      	ldr	r5, [r4, #0]
 80069c0:	6961      	ldr	r1, [r4, #20]
 80069c2:	1d18      	adds	r0, r3, #4
 80069c4:	6030      	str	r0, [r6, #0]
 80069c6:	062e      	lsls	r6, r5, #24
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	d501      	bpl.n	80069d0 <_printf_i+0x1c0>
 80069cc:	6019      	str	r1, [r3, #0]
 80069ce:	e002      	b.n	80069d6 <_printf_i+0x1c6>
 80069d0:	0668      	lsls	r0, r5, #25
 80069d2:	d5fb      	bpl.n	80069cc <_printf_i+0x1bc>
 80069d4:	8019      	strh	r1, [r3, #0]
 80069d6:	2300      	movs	r3, #0
 80069d8:	6123      	str	r3, [r4, #16]
 80069da:	4616      	mov	r6, r2
 80069dc:	e7bc      	b.n	8006958 <_printf_i+0x148>
 80069de:	6833      	ldr	r3, [r6, #0]
 80069e0:	1d1a      	adds	r2, r3, #4
 80069e2:	6032      	str	r2, [r6, #0]
 80069e4:	681e      	ldr	r6, [r3, #0]
 80069e6:	6862      	ldr	r2, [r4, #4]
 80069e8:	2100      	movs	r1, #0
 80069ea:	4630      	mov	r0, r6
 80069ec:	f7f9 fbf8 	bl	80001e0 <memchr>
 80069f0:	b108      	cbz	r0, 80069f6 <_printf_i+0x1e6>
 80069f2:	1b80      	subs	r0, r0, r6
 80069f4:	6060      	str	r0, [r4, #4]
 80069f6:	6863      	ldr	r3, [r4, #4]
 80069f8:	6123      	str	r3, [r4, #16]
 80069fa:	2300      	movs	r3, #0
 80069fc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a00:	e7aa      	b.n	8006958 <_printf_i+0x148>
 8006a02:	6923      	ldr	r3, [r4, #16]
 8006a04:	4632      	mov	r2, r6
 8006a06:	4649      	mov	r1, r9
 8006a08:	4640      	mov	r0, r8
 8006a0a:	47d0      	blx	sl
 8006a0c:	3001      	adds	r0, #1
 8006a0e:	d0ad      	beq.n	800696c <_printf_i+0x15c>
 8006a10:	6823      	ldr	r3, [r4, #0]
 8006a12:	079b      	lsls	r3, r3, #30
 8006a14:	d413      	bmi.n	8006a3e <_printf_i+0x22e>
 8006a16:	68e0      	ldr	r0, [r4, #12]
 8006a18:	9b03      	ldr	r3, [sp, #12]
 8006a1a:	4298      	cmp	r0, r3
 8006a1c:	bfb8      	it	lt
 8006a1e:	4618      	movlt	r0, r3
 8006a20:	e7a6      	b.n	8006970 <_printf_i+0x160>
 8006a22:	2301      	movs	r3, #1
 8006a24:	4632      	mov	r2, r6
 8006a26:	4649      	mov	r1, r9
 8006a28:	4640      	mov	r0, r8
 8006a2a:	47d0      	blx	sl
 8006a2c:	3001      	adds	r0, #1
 8006a2e:	d09d      	beq.n	800696c <_printf_i+0x15c>
 8006a30:	3501      	adds	r5, #1
 8006a32:	68e3      	ldr	r3, [r4, #12]
 8006a34:	9903      	ldr	r1, [sp, #12]
 8006a36:	1a5b      	subs	r3, r3, r1
 8006a38:	42ab      	cmp	r3, r5
 8006a3a:	dcf2      	bgt.n	8006a22 <_printf_i+0x212>
 8006a3c:	e7eb      	b.n	8006a16 <_printf_i+0x206>
 8006a3e:	2500      	movs	r5, #0
 8006a40:	f104 0619 	add.w	r6, r4, #25
 8006a44:	e7f5      	b.n	8006a32 <_printf_i+0x222>
 8006a46:	bf00      	nop
 8006a48:	08006c25 	.word	0x08006c25
 8006a4c:	08006c36 	.word	0x08006c36

08006a50 <memmove>:
 8006a50:	4288      	cmp	r0, r1
 8006a52:	b510      	push	{r4, lr}
 8006a54:	eb01 0402 	add.w	r4, r1, r2
 8006a58:	d902      	bls.n	8006a60 <memmove+0x10>
 8006a5a:	4284      	cmp	r4, r0
 8006a5c:	4623      	mov	r3, r4
 8006a5e:	d807      	bhi.n	8006a70 <memmove+0x20>
 8006a60:	1e43      	subs	r3, r0, #1
 8006a62:	42a1      	cmp	r1, r4
 8006a64:	d008      	beq.n	8006a78 <memmove+0x28>
 8006a66:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006a6a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006a6e:	e7f8      	b.n	8006a62 <memmove+0x12>
 8006a70:	4402      	add	r2, r0
 8006a72:	4601      	mov	r1, r0
 8006a74:	428a      	cmp	r2, r1
 8006a76:	d100      	bne.n	8006a7a <memmove+0x2a>
 8006a78:	bd10      	pop	{r4, pc}
 8006a7a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006a7e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006a82:	e7f7      	b.n	8006a74 <memmove+0x24>

08006a84 <_sbrk_r>:
 8006a84:	b538      	push	{r3, r4, r5, lr}
 8006a86:	4d06      	ldr	r5, [pc, #24]	@ (8006aa0 <_sbrk_r+0x1c>)
 8006a88:	2300      	movs	r3, #0
 8006a8a:	4604      	mov	r4, r0
 8006a8c:	4608      	mov	r0, r1
 8006a8e:	602b      	str	r3, [r5, #0]
 8006a90:	f7fa ff42 	bl	8001918 <_sbrk>
 8006a94:	1c43      	adds	r3, r0, #1
 8006a96:	d102      	bne.n	8006a9e <_sbrk_r+0x1a>
 8006a98:	682b      	ldr	r3, [r5, #0]
 8006a9a:	b103      	cbz	r3, 8006a9e <_sbrk_r+0x1a>
 8006a9c:	6023      	str	r3, [r4, #0]
 8006a9e:	bd38      	pop	{r3, r4, r5, pc}
 8006aa0:	2000474c 	.word	0x2000474c

08006aa4 <_realloc_r>:
 8006aa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006aa8:	4680      	mov	r8, r0
 8006aaa:	4615      	mov	r5, r2
 8006aac:	460c      	mov	r4, r1
 8006aae:	b921      	cbnz	r1, 8006aba <_realloc_r+0x16>
 8006ab0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ab4:	4611      	mov	r1, r2
 8006ab6:	f7ff bc59 	b.w	800636c <_malloc_r>
 8006aba:	b92a      	cbnz	r2, 8006ac8 <_realloc_r+0x24>
 8006abc:	f7ff fbea 	bl	8006294 <_free_r>
 8006ac0:	2400      	movs	r4, #0
 8006ac2:	4620      	mov	r0, r4
 8006ac4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ac8:	f000 f81a 	bl	8006b00 <_malloc_usable_size_r>
 8006acc:	4285      	cmp	r5, r0
 8006ace:	4606      	mov	r6, r0
 8006ad0:	d802      	bhi.n	8006ad8 <_realloc_r+0x34>
 8006ad2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006ad6:	d8f4      	bhi.n	8006ac2 <_realloc_r+0x1e>
 8006ad8:	4629      	mov	r1, r5
 8006ada:	4640      	mov	r0, r8
 8006adc:	f7ff fc46 	bl	800636c <_malloc_r>
 8006ae0:	4607      	mov	r7, r0
 8006ae2:	2800      	cmp	r0, #0
 8006ae4:	d0ec      	beq.n	8006ac0 <_realloc_r+0x1c>
 8006ae6:	42b5      	cmp	r5, r6
 8006ae8:	462a      	mov	r2, r5
 8006aea:	4621      	mov	r1, r4
 8006aec:	bf28      	it	cs
 8006aee:	4632      	movcs	r2, r6
 8006af0:	f7ff fbc2 	bl	8006278 <memcpy>
 8006af4:	4621      	mov	r1, r4
 8006af6:	4640      	mov	r0, r8
 8006af8:	f7ff fbcc 	bl	8006294 <_free_r>
 8006afc:	463c      	mov	r4, r7
 8006afe:	e7e0      	b.n	8006ac2 <_realloc_r+0x1e>

08006b00 <_malloc_usable_size_r>:
 8006b00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b04:	1f18      	subs	r0, r3, #4
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	bfbc      	itt	lt
 8006b0a:	580b      	ldrlt	r3, [r1, r0]
 8006b0c:	18c0      	addlt	r0, r0, r3
 8006b0e:	4770      	bx	lr

08006b10 <_init>:
 8006b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b12:	bf00      	nop
 8006b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b16:	bc08      	pop	{r3}
 8006b18:	469e      	mov	lr, r3
 8006b1a:	4770      	bx	lr

08006b1c <_fini>:
 8006b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b1e:	bf00      	nop
 8006b20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b22:	bc08      	pop	{r3}
 8006b24:	469e      	mov	lr, r3
 8006b26:	4770      	bx	lr
