@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CD720 :"/home/dnl/diamond_lattice/usr/local/diamond/3.10_x64/synpbase/lib/vhd/std.vhd":123:18:123:21|Setting time resolution to ps
@N:"/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/rising_edge_detector.vhd":8:7:8:26|Top entity is set to rising_edge_detector.
@N: CD630 :"/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/rising_edge_detector.vhd":8:7:8:26|Synthesizing work.rising_edge_detector.arch.
@N: CD233 :"/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/rising_edge_detector.vhd":17:16:17:17|Using sequential encoding for type states.
@N: CL159 :"/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/rising_edge_detector.vhd":9:12:9:14|Input clk is unused.
@N: CL159 :"/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/rising_edge_detector.vhd":10:12:10:16|Input reset is unused.
@N: CL159 :"/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/rising_edge_detector.vhd":11:12:11:17|Input clk_in is unused.
@N|Running in 64-bit mode

