--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 51174 paths analyzed, 6870 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.556ns.
--------------------------------------------------------------------------------
Slack:                  10.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd2 (FF)
  Destination:          f6_mems_spi_master/mosi_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.048ns (Levels of Logic = 2)
  Clock Path Skew:      0.527ns (1.246 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd2 to f6_mems_spi_master/mosi_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.BQ      Tcko                  0.525   state_q_FSM_FFd2_5
                                                       f6_mems_spi_master/state_q_FSM_FFd2
    SLICE_X8Y45.A6       net (fanout=85)       1.722   state_q_FSM_FFd2_5
    SLICE_X8Y45.A        Tilo                  0.254   f3_tdc_control/_n0343_inv_cepot
                                                       f6_mems_spi_master/_n0139_inv111
    SLICE_X8Y31.B5       net (fanout=6)        1.706   f2_MEMS_SPI_CLOCK_OBUF
    SLICE_X8Y31.BMUX     Tilo                  0.326   state_q_FSM_FFd1_5
                                                       f6_mems_spi_master/_n0163_inv1
    OLOGIC_X11Y62.OCE    net (fanout=5)        4.506   _n0163_inv
    OLOGIC_X11Y62.CLK0   Tooceck               1.009   mosi_q_8
                                                       f6_mems_spi_master/mosi_q
    -------------------------------------------------  ---------------------------
    Total                                     10.048ns (2.114ns logic, 7.934ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  10.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/sck_q_3 (FF)
  Destination:          f6_mems_spi_master/mosi_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.971ns (Levels of Logic = 2)
  Clock Path Skew:      0.500ns (1.246 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/sck_q_3 to f6_mems_spi_master/mosi_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.CQ      Tcko                  0.476   f6_mems_spi_master/sck_q[3]
                                                       f6_mems_spi_master/sck_q_3
    SLICE_X8Y45.A4       net (fanout=9)        1.694   f6_mems_spi_master/sck_q[3]
    SLICE_X8Y45.A        Tilo                  0.254   f3_tdc_control/_n0343_inv_cepot
                                                       f6_mems_spi_master/_n0139_inv111
    SLICE_X8Y31.B5       net (fanout=6)        1.706   f2_MEMS_SPI_CLOCK_OBUF
    SLICE_X8Y31.BMUX     Tilo                  0.326   state_q_FSM_FFd1_5
                                                       f6_mems_spi_master/_n0163_inv1
    OLOGIC_X11Y62.OCE    net (fanout=5)        4.506   _n0163_inv
    OLOGIC_X11Y62.CLK0   Tooceck               1.009   mosi_q_8
                                                       f6_mems_spi_master/mosi_q
    -------------------------------------------------  ---------------------------
    Total                                      9.971ns (2.065ns logic, 7.906ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  10.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.360ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.653 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.525   state_q_FSM_FFd1_5
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X13Y40.B2      net (fanout=13)       1.943   state_q_FSM_FFd1_5
    SLICE_X13Y40.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X4Y34.C6       net (fanout=6)        1.646   f6_mems_SPI_busy
    SLICE_X4Y34.C        Tilo                  0.255   addr_d<4>_2
                                                       f2_mems_control/Mmux_addr_d191
    SLICE_X15Y21.A2      net (fanout=20)       2.279   Mmux_addr_d19
    SLICE_X15Y21.A       Tilo                  0.259   addr_d<6>_3
                                                       f2_mems_control/Mmux_addr_d131
    RAMB16_X1Y4.ADDRA6   net (fanout=4)        1.794   addr_d<6>_3
    RAMB16_X1Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      9.360ns (1.698ns logic, 7.662ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  10.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.297ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.653 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.525   state_q_FSM_FFd1_5
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X13Y40.B2      net (fanout=13)       1.943   state_q_FSM_FFd1_5
    SLICE_X13Y40.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X4Y34.C6       net (fanout=6)        1.646   f6_mems_SPI_busy
    SLICE_X4Y34.C        Tilo                  0.255   addr_d<4>_2
                                                       f2_mems_control/Mmux_addr_d191
    SLICE_X15Y22.B1      net (fanout=20)       2.284   Mmux_addr_d19
    SLICE_X15Y22.B       Tilo                  0.259   f2_tdc_data_out[7]
                                                       f2_mems_control/Mmux_addr_d21
    RAMB16_X1Y4.ADDRA10  net (fanout=4)        1.726   addr_d<10>_3
    RAMB16_X1Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      9.297ns (1.698ns logic, 7.599ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  10.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.304ns (Levels of Logic = 3)
  Clock Path Skew:      0.043ns (0.699 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.525   state_q_FSM_FFd1_5
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X13Y40.B2      net (fanout=13)       1.943   state_q_FSM_FFd1_5
    SLICE_X13Y40.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y33.A3       net (fanout=6)        1.846   f6_mems_SPI_busy
    SLICE_X7Y33.A        Tilo                  0.259   addr_d<11>_2
                                                       f2_mems_control/Mmux_addr_d191_1
    SLICE_X5Y20.B6       net (fanout=20)       1.215   Mmux_addr_d191
    SLICE_X5Y20.B        Tilo                  0.259   mems_rom/N1336
                                                       f4_mems_control/Mmux_addr_d21
    RAMB16_X0Y2.ADDRA10  net (fanout=4)        2.598   addr_d<10>_1
    RAMB16_X0Y2.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      9.304ns (1.702ns logic, 7.602ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  10.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.242ns (Levels of Logic = 3)
  Clock Path Skew:      0.043ns (0.699 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.525   state_q_FSM_FFd1_5
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X13Y40.B2      net (fanout=13)       1.943   state_q_FSM_FFd1_5
    SLICE_X13Y40.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y33.A3       net (fanout=6)        1.846   f6_mems_SPI_busy
    SLICE_X7Y33.A        Tilo                  0.259   addr_d<11>_2
                                                       f2_mems_control/Mmux_addr_d191_1
    SLICE_X2Y20.A6       net (fanout=20)       1.651   Mmux_addr_d191
    SLICE_X2Y20.A        Tilo                  0.235   addr_d<8>_1
                                                       f4_mems_control/Mmux_addr_d151
    RAMB16_X0Y2.ADDRA8   net (fanout=4)        2.124   addr_d<8>_1
    RAMB16_X0Y2.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      9.242ns (1.678ns logic, 7.564ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  10.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_manager/serial_tx_TDC/bit_ctr_q_0 (FF)
  Destination:          fifo_manager/serial_tx_TDC/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.629ns (Levels of Logic = 3)
  Clock Path Skew:      0.477ns (0.813 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo_manager/serial_tx_TDC/bit_ctr_q_0 to fifo_manager/serial_tx_TDC/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.AQ      Tcko                  0.430   fifo_manager/serial_tx_TDC/bit_ctr_q[4]
                                                       fifo_manager/serial_tx_TDC/bit_ctr_q_0
    SLICE_X19Y25.C2      net (fanout=16)       3.255   fifo_manager/serial_tx_TDC/bit_ctr_q[0]
    SLICE_X19Y25.C       Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[27]
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_111
    SLICE_X12Y14.C6      net (fanout=1)        1.470   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_111
    SLICE_X12Y14.CMUX    Tilo                  0.430   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_10
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_6
                                                       fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_5_f7
    SLICE_X11Y14.A3      net (fanout=1)        0.803   fifo_manager/serial_tx_TDC/Mmux_bit_ctr_q[5]_X_21_o_Mux_11_o_5_f7
    SLICE_X11Y14.A       Tilo                  0.259   fifo_manager/serial_tx_TDC/N124
                                                       fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.D1       net (fanout=1)        1.545   fifo_manager/serial_tx_TDC/tx_d
    OLOGIC_X6Y1.CLK0     Todck                 1.178   tx_q
                                                       fifo_manager/serial_tx_TDC/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      9.629ns (2.556ns logic, 7.073ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  10.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.094ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.653 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.525   state_q_FSM_FFd1_5
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X13Y40.B2      net (fanout=13)       1.943   state_q_FSM_FFd1_5
    SLICE_X13Y40.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X4Y34.C6       net (fanout=6)        1.646   f6_mems_SPI_busy
    SLICE_X4Y34.C        Tilo                  0.255   addr_d<4>_2
                                                       f2_mems_control/Mmux_addr_d191
    SLICE_X14Y21.A3      net (fanout=20)       2.113   Mmux_addr_d19
    SLICE_X14Y21.A       Tilo                  0.235   addr_d<7>_3
                                                       f2_mems_control/Mmux_addr_d91
    RAMB16_X1Y4.ADDRA2   net (fanout=4)        1.718   addr_d<2>_3
    RAMB16_X1Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      9.094ns (1.674ns logic, 7.420ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  10.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.069ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.653 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.525   state_q_FSM_FFd1_5
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X13Y40.B2      net (fanout=13)       1.943   state_q_FSM_FFd1_5
    SLICE_X13Y40.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X4Y34.C6       net (fanout=6)        1.646   f6_mems_SPI_busy
    SLICE_X4Y34.C        Tilo                  0.255   addr_d<4>_2
                                                       f2_mems_control/Mmux_addr_d191
    SLICE_X14Y24.A4      net (fanout=20)       1.794   Mmux_addr_d19
    SLICE_X14Y24.A       Tilo                  0.235   addr_d<9>_3
                                                       f2_mems_control/Mmux_addr_d31
    RAMB16_X1Y4.ADDRA11  net (fanout=4)        2.012   addr_d<11>_3
    RAMB16_X1Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      9.069ns (1.674ns logic, 7.395ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  10.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.113ns (Levels of Logic = 3)
  Clock Path Skew:      0.043ns (0.699 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.525   state_q_FSM_FFd1_5
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X13Y40.B2      net (fanout=13)       1.943   state_q_FSM_FFd1_5
    SLICE_X13Y40.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y33.A3       net (fanout=6)        1.846   f6_mems_SPI_busy
    SLICE_X7Y33.A        Tilo                  0.259   addr_d<11>_2
                                                       f2_mems_control/Mmux_addr_d191_1
    SLICE_X5Y19.B6       net (fanout=20)       1.405   Mmux_addr_d191
    SLICE_X5Y19.B        Tilo                  0.259   mems_rom/N1216
                                                       f4_mems_control/Mmux_addr_d111
    RAMB16_X0Y2.ADDRA4   net (fanout=4)        2.217   addr_d<4>_1
    RAMB16_X0Y2.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      9.113ns (1.702ns logic, 7.411ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  10.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.040ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.741 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.CQ       Tcko                  0.525   state_q_FSM_FFd3_4
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y40.B4      net (fanout=14)       1.623   state_q_FSM_FFd3_4
    SLICE_X13Y40.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X4Y34.C6       net (fanout=6)        1.646   f6_mems_SPI_busy
    SLICE_X4Y34.C        Tilo                  0.255   addr_d<4>_2
                                                       f2_mems_control/Mmux_addr_d191
    SLICE_X15Y21.A2      net (fanout=20)       2.279   Mmux_addr_d19
    SLICE_X15Y21.A       Tilo                  0.259   addr_d<6>_3
                                                       f2_mems_control/Mmux_addr_d131
    RAMB16_X1Y4.ADDRA6   net (fanout=4)        1.794   addr_d<6>_3
    RAMB16_X1Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      9.040ns (1.698ns logic, 7.342ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  10.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          f6_mems_spi_master/mosi_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.521ns (Levels of Logic = 2)
  Clock Path Skew:      0.503ns (1.158 - 0.655)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to f6_mems_spi_master/mosi_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.CQ       Tcko                  0.525   state_q_FSM_FFd3_4
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X8Y45.A5       net (fanout=14)       1.195   state_q_FSM_FFd3_4
    SLICE_X8Y45.A        Tilo                  0.254   f3_tdc_control/_n0343_inv_cepot
                                                       f6_mems_spi_master/_n0139_inv111
    SLICE_X8Y31.B5       net (fanout=6)        1.706   f2_MEMS_SPI_CLOCK_OBUF
    SLICE_X8Y31.BMUX     Tilo                  0.326   state_q_FSM_FFd1_5
                                                       f6_mems_spi_master/_n0163_inv1
    OLOGIC_X11Y62.OCE    net (fanout=5)        4.506   _n0163_inv
    OLOGIC_X11Y62.CLK0   Tooceck               1.009   mosi_q_8
                                                       f6_mems_spi_master/mosi_q
    -------------------------------------------------  ---------------------------
    Total                                      9.521ns (2.114ns logic, 7.407ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  10.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.054ns (Levels of Logic = 3)
  Clock Path Skew:      0.043ns (0.699 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.525   state_q_FSM_FFd1_5
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X13Y40.B2      net (fanout=13)       1.943   state_q_FSM_FFd1_5
    SLICE_X13Y40.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y33.A3       net (fanout=6)        1.846   f6_mems_SPI_busy
    SLICE_X7Y33.A        Tilo                  0.259   addr_d<11>_2
                                                       f2_mems_control/Mmux_addr_d191_1
    SLICE_X5Y18.D3       net (fanout=20)       1.689   Mmux_addr_d191
    SLICE_X5Y18.D        Tilo                  0.259   addr_d<2>_1
                                                       f4_mems_control/Mmux_addr_d91
    RAMB16_X0Y2.ADDRA2   net (fanout=4)        1.874   addr_d<2>_1
    RAMB16_X0Y2.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      9.054ns (1.702ns logic, 7.352ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  10.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_control/addr_q_1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.980ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.741 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_control/addr_q_1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.AQ       Tcko                  0.430   f6_addr[4]
                                                       f6_mems_control/addr_q_1
    SLICE_X12Y22.B3      net (fanout=91)       2.695   f6_addr[1]
    SLICE_X12Y22.DMUX    Topbd                 0.695   f2_mems_control/Madd_addr_q[15]_GND_27_o_add_27_OUT_cy[3]
                                                       f6_addr[1]_rt.2
                                                       f2_mems_control/Madd_addr_q[15]_GND_27_o_add_27_OUT_cy<3>
    SLICE_X5Y29.D2       net (fanout=1)        1.698   f2_mems_control/addr_q[15]_GND_27_o_add_27_OUT[3]
    SLICE_X5Y29.D        Tilo                  0.259   addr_d<3>_3
                                                       f2_mems_control/Mmux_addr_d10
    RAMB16_X1Y4.ADDRA3   net (fanout=4)        2.803   addr_d<3>_3
    RAMB16_X1Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      8.980ns (1.784ns logic, 7.196ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  10.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.977ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.741 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.CQ       Tcko                  0.525   state_q_FSM_FFd3_4
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y40.B4      net (fanout=14)       1.623   state_q_FSM_FFd3_4
    SLICE_X13Y40.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X4Y34.C6       net (fanout=6)        1.646   f6_mems_SPI_busy
    SLICE_X4Y34.C        Tilo                  0.255   addr_d<4>_2
                                                       f2_mems_control/Mmux_addr_d191
    SLICE_X15Y22.B1      net (fanout=20)       2.284   Mmux_addr_d19
    SLICE_X15Y22.B       Tilo                  0.259   f2_tdc_data_out[7]
                                                       f2_mems_control/Mmux_addr_d21
    RAMB16_X1Y4.ADDRA10  net (fanout=4)        1.726   addr_d<10>_3
    RAMB16_X1Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      8.977ns (1.698ns logic, 7.279ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  10.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.021ns (Levels of Logic = 3)
  Clock Path Skew:      0.043ns (0.699 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.525   state_q_FSM_FFd1_5
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X13Y40.B2      net (fanout=13)       1.943   state_q_FSM_FFd1_5
    SLICE_X13Y40.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y33.A3       net (fanout=6)        1.846   f6_mems_SPI_busy
    SLICE_X7Y33.A        Tilo                  0.259   addr_d<11>_2
                                                       f2_mems_control/Mmux_addr_d191_1
    SLICE_X3Y20.A5       net (fanout=20)       1.738   Mmux_addr_d191
    SLICE_X3Y20.A        Tilo                  0.259   addr_d<11>_1
                                                       f4_mems_control/Mmux_addr_d41
    RAMB16_X0Y2.ADDRA12  net (fanout=4)        1.792   addr_d<12>_1
    RAMB16_X0Y2.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      9.021ns (1.702ns logic, 7.319ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  11.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.949ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.653 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.525   state_q_FSM_FFd1_5
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X13Y40.B2      net (fanout=13)       1.943   state_q_FSM_FFd1_5
    SLICE_X13Y40.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X4Y34.C6       net (fanout=6)        1.646   f6_mems_SPI_busy
    SLICE_X4Y34.C        Tilo                  0.255   addr_d<4>_2
                                                       f2_mems_control/Mmux_addr_d191
    SLICE_X13Y21.D1      net (fanout=20)       2.303   Mmux_addr_d19
    SLICE_X13Y21.D       Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[23]
                                                       f2_mems_control/Mmux_addr_d51
    RAMB16_X1Y4.ADDRA13  net (fanout=4)        1.359   addr_d<13>_3
    RAMB16_X1Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      8.949ns (1.698ns logic, 7.251ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  11.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.984ns (Levels of Logic = 3)
  Clock Path Skew:      0.039ns (0.787 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.CQ       Tcko                  0.525   state_q_FSM_FFd3_4
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y40.B4      net (fanout=14)       1.623   state_q_FSM_FFd3_4
    SLICE_X13Y40.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y33.A3       net (fanout=6)        1.846   f6_mems_SPI_busy
    SLICE_X7Y33.A        Tilo                  0.259   addr_d<11>_2
                                                       f2_mems_control/Mmux_addr_d191_1
    SLICE_X5Y20.B6       net (fanout=20)       1.215   Mmux_addr_d191
    SLICE_X5Y20.B        Tilo                  0.259   mems_rom/N1336
                                                       f4_mems_control/Mmux_addr_d21
    RAMB16_X0Y2.ADDRA10  net (fanout=4)        2.598   addr_d<10>_1
    RAMB16_X0Y2.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      8.984ns (1.702ns logic, 7.282ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  11.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.906ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.653 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.525   state_q_FSM_FFd1_5
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X13Y40.B2      net (fanout=13)       1.943   state_q_FSM_FFd1_5
    SLICE_X13Y40.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X4Y34.C6       net (fanout=6)        1.646   f6_mems_SPI_busy
    SLICE_X4Y34.C        Tilo                  0.255   addr_d<4>_2
                                                       f2_mems_control/Mmux_addr_d191
    SLICE_X15Y22.D1      net (fanout=20)       2.276   Mmux_addr_d19
    SLICE_X15Y22.D       Tilo                  0.259   f2_tdc_data_out[7]
                                                       f2_mems_control/Mmux_addr_d41
    RAMB16_X1Y4.ADDRA12  net (fanout=4)        1.343   addr_d<12>_3
    RAMB16_X1Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      8.906ns (1.698ns logic, 7.208ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  11.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.922ns (Levels of Logic = 3)
  Clock Path Skew:      0.039ns (0.787 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.CQ       Tcko                  0.525   state_q_FSM_FFd3_4
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y40.B4      net (fanout=14)       1.623   state_q_FSM_FFd3_4
    SLICE_X13Y40.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y33.A3       net (fanout=6)        1.846   f6_mems_SPI_busy
    SLICE_X7Y33.A        Tilo                  0.259   addr_d<11>_2
                                                       f2_mems_control/Mmux_addr_d191_1
    SLICE_X2Y20.A6       net (fanout=20)       1.651   Mmux_addr_d191
    SLICE_X2Y20.A        Tilo                  0.235   addr_d<8>_1
                                                       f4_mems_control/Mmux_addr_d151
    RAMB16_X0Y2.ADDRA8   net (fanout=4)        2.124   addr_d<8>_1
    RAMB16_X0Y2.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      8.922ns (1.678ns logic, 7.244ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  11.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.870ns (Levels of Logic = 3)
  Clock Path Skew:      0.006ns (0.662 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.525   state_q_FSM_FFd1_5
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X13Y40.B2      net (fanout=13)       1.943   state_q_FSM_FFd1_5
    SLICE_X13Y40.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X4Y34.C6       net (fanout=6)        1.646   f6_mems_SPI_busy
    SLICE_X4Y34.C        Tilo                  0.255   addr_d<4>_2
                                                       f2_mems_control/Mmux_addr_d191
    SLICE_X15Y22.B1      net (fanout=20)       2.284   Mmux_addr_d19
    SLICE_X15Y22.B       Tilo                  0.259   f2_tdc_data_out[7]
                                                       f2_mems_control/Mmux_addr_d21
    RAMB16_X1Y6.ADDRA10  net (fanout=4)        1.299   addr_d<10>_3
    RAMB16_X1Y6.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT3
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      8.870ns (1.698ns logic, 7.172ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  11.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.897ns (Levels of Logic = 3)
  Clock Path Skew:      0.043ns (0.699 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.525   state_q_FSM_FFd1_5
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X13Y40.B2      net (fanout=13)       1.943   state_q_FSM_FFd1_5
    SLICE_X13Y40.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y33.A3       net (fanout=6)        1.846   f6_mems_SPI_busy
    SLICE_X7Y33.A        Tilo                  0.259   addr_d<11>_2
                                                       f2_mems_control/Mmux_addr_d191_1
    SLICE_X5Y18.B6       net (fanout=20)       1.441   Mmux_addr_d191
    SLICE_X5Y18.B        Tilo                  0.259   addr_d<2>_1
                                                       f4_mems_control/Mmux_addr_d131
    RAMB16_X0Y2.ADDRA6   net (fanout=4)        1.965   addr_d<6>_1
    RAMB16_X0Y2.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      8.897ns (1.702ns logic, 7.195ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  11.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.832ns (Levels of Logic = 3)
  Clock Path Skew:      0.006ns (0.662 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.525   state_q_FSM_FFd1_5
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X13Y40.B2      net (fanout=13)       1.943   state_q_FSM_FFd1_5
    SLICE_X13Y40.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X4Y34.C6       net (fanout=6)        1.646   f6_mems_SPI_busy
    SLICE_X4Y34.C        Tilo                  0.255   addr_d<4>_2
                                                       f2_mems_control/Mmux_addr_d191
    SLICE_X14Y24.A4      net (fanout=20)       1.794   Mmux_addr_d19
    SLICE_X14Y24.A       Tilo                  0.235   addr_d<9>_3
                                                       f2_mems_control/Mmux_addr_d31
    RAMB16_X1Y6.ADDRA11  net (fanout=4)        1.775   addr_d<11>_3
    RAMB16_X1Y6.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT3
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      8.832ns (1.674ns logic, 7.158ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  11.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.795ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.653 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.525   state_q_FSM_FFd1_5
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X13Y40.B2      net (fanout=13)       1.943   state_q_FSM_FFd1_5
    SLICE_X13Y40.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X4Y34.C6       net (fanout=6)        1.646   f6_mems_SPI_busy
    SLICE_X4Y34.C        Tilo                  0.255   addr_d<4>_2
                                                       f2_mems_control/Mmux_addr_d191
    SLICE_X14Y24.B4      net (fanout=20)       1.810   Mmux_addr_d19
    SLICE_X14Y24.B       Tilo                  0.235   addr_d<9>_3
                                                       f2_mems_control/Mmux_addr_d161
    RAMB16_X1Y4.ADDRA9   net (fanout=4)        1.722   addr_d<9>_3
    RAMB16_X1Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      8.795ns (1.674ns logic, 7.121ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  11.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.788ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.653 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.525   state_q_FSM_FFd1_5
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X13Y40.B2      net (fanout=13)       1.943   state_q_FSM_FFd1_5
    SLICE_X13Y40.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X4Y34.C6       net (fanout=6)        1.646   f6_mems_SPI_busy
    SLICE_X4Y34.C        Tilo                  0.255   addr_d<4>_2
                                                       f2_mems_control/Mmux_addr_d191
    SLICE_X13Y21.B4      net (fanout=20)       2.124   Mmux_addr_d19
    SLICE_X13Y21.B       Tilo                  0.259   fifo_manager/serial_tx_TDC/data_q[23]
                                                       f2_mems_control/Mmux_addr_d111
    RAMB16_X1Y4.ADDRA4   net (fanout=4)        1.377   addr_d<4>_3
    RAMB16_X1Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      8.788ns (1.698ns logic, 7.090ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  11.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.774ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.741 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.CQ       Tcko                  0.525   state_q_FSM_FFd3_4
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y40.B4      net (fanout=14)       1.623   state_q_FSM_FFd3_4
    SLICE_X13Y40.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X4Y34.C6       net (fanout=6)        1.646   f6_mems_SPI_busy
    SLICE_X4Y34.C        Tilo                  0.255   addr_d<4>_2
                                                       f2_mems_control/Mmux_addr_d191
    SLICE_X14Y21.A3      net (fanout=20)       2.113   Mmux_addr_d19
    SLICE_X14Y21.A       Tilo                  0.235   addr_d<7>_3
                                                       f2_mems_control/Mmux_addr_d91
    RAMB16_X1Y4.ADDRA2   net (fanout=4)        1.718   addr_d<2>_3
    RAMB16_X1Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      8.774ns (1.674ns logic, 7.100ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  11.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.822ns (Levels of Logic = 3)
  Clock Path Skew:      0.043ns (0.699 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.525   state_q_FSM_FFd1_5
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X13Y40.B2      net (fanout=13)       1.943   state_q_FSM_FFd1_5
    SLICE_X13Y40.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y33.A3       net (fanout=6)        1.846   f6_mems_SPI_busy
    SLICE_X7Y33.A        Tilo                  0.259   addr_d<11>_2
                                                       f2_mems_control/Mmux_addr_d191_1
    SLICE_X2Y19.A5       net (fanout=20)       1.921   Mmux_addr_d191
    SLICE_X2Y19.A        Tilo                  0.235   addr_d<5>_1
                                                       f4_mems_control/Mmux_addr_d121
    RAMB16_X0Y2.ADDRA5   net (fanout=4)        1.434   addr_d<5>_1
    RAMB16_X0Y2.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2
    -------------------------------------------------  ---------------------------
    Total                                      8.822ns (1.678ns logic, 7.144ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  11.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.818ns (Levels of Logic = 3)
  Clock Path Skew:      0.040ns (0.696 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.525   state_q_FSM_FFd1_5
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X13Y40.B2      net (fanout=13)       1.943   state_q_FSM_FFd1_5
    SLICE_X13Y40.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y33.A3       net (fanout=6)        1.846   f6_mems_SPI_busy
    SLICE_X7Y33.A        Tilo                  0.259   addr_d<11>_2
                                                       f2_mems_control/Mmux_addr_d191_1
    SLICE_X5Y18.D3       net (fanout=20)       1.689   Mmux_addr_d191
    SLICE_X5Y18.D        Tilo                  0.259   addr_d<2>_1
                                                       f4_mems_control/Mmux_addr_d91
    RAMB16_X0Y4.ADDRA2   net (fanout=4)        1.638   addr_d<2>_1
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      8.818ns (1.702ns logic, 7.116ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  11.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd1 (FF)
  Destination:          mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.814ns (Levels of Logic = 3)
  Clock Path Skew:      0.040ns (0.696 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd1 to mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.525   state_q_FSM_FFd1_5
                                                       f6_mems_spi_master/state_q_FSM_FFd1
    SLICE_X13Y40.B2      net (fanout=13)       1.943   state_q_FSM_FFd1_5
    SLICE_X13Y40.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X7Y33.A3       net (fanout=6)        1.846   f6_mems_SPI_busy
    SLICE_X7Y33.A        Tilo                  0.259   addr_d<11>_2
                                                       f2_mems_control/Mmux_addr_d191_1
    SLICE_X5Y19.B6       net (fanout=20)       1.405   Mmux_addr_d191
    SLICE_X5Y19.B        Tilo                  0.259   mems_rom/N1216
                                                       f4_mems_control/Mmux_addr_d111
    RAMB16_X0Y4.ADDRA4   net (fanout=4)        1.918   addr_d<4>_1
    RAMB16_X0Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
                                                       mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3
    -------------------------------------------------  ---------------------------
    Total                                      8.814ns (1.702ns logic, 7.112ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  11.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f6_mems_spi_master/state_q_FSM_FFd3 (FF)
  Destination:          mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.749ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.741 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: f6_mems_spi_master/state_q_FSM_FFd3 to mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.CQ       Tcko                  0.525   state_q_FSM_FFd3_4
                                                       f6_mems_spi_master/state_q_FSM_FFd3
    SLICE_X13Y40.B4      net (fanout=14)       1.623   state_q_FSM_FFd3_4
    SLICE_X13Y40.B       Tilo                  0.259   state_q_FSM_FFd3
                                                       f6_mems_spi_master/busy1
    SLICE_X4Y34.C6       net (fanout=6)        1.646   f6_mems_SPI_busy
    SLICE_X4Y34.C        Tilo                  0.255   addr_d<4>_2
                                                       f2_mems_control/Mmux_addr_d191
    SLICE_X14Y24.A4      net (fanout=20)       1.794   Mmux_addr_d19
    SLICE_X14Y24.A       Tilo                  0.235   addr_d<9>_3
                                                       f2_mems_control/Mmux_addr_d31
    RAMB16_X1Y4.ADDRA11  net (fanout=4)        2.012   addr_d<11>_3
    RAMB16_X1Y4.CLKA     Trcck_ADDRA           0.400   mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
                                                       mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1
    -------------------------------------------------  ---------------------------
    Total                                      8.749ns (1.674ns logic, 7.075ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT1/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT2/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT2/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT3/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT3/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT4/CLKA
  Logical resource: mems_rom/Mram_f2_addrs[11]_X_23_o_wide_mux_152_OUT4/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT1/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT1/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT2/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT3/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT4/CLKA
  Logical resource: mems_rom/Mram_f4_addrs[11]_X_23_o_wide_mux_163_OUT4/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_157_OUT1/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_157_OUT1/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_157_OUT2/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_157_OUT2/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_157_OUT3/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_157_OUT3/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_157_OUT4/CLKA
  Logical resource: mems_rom/Mram_f3_addrs[11]_X_23_o_wide_mux_157_OUT4/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT1/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT1/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT2/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT2/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT3/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT3/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT4/CLKA
  Logical resource: mems_rom/Mram_f6_addrs[11]_X_23_o_wide_mux_175_OUT4/CLKA
  Location pin: RAMB16_X0Y24.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT1/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT1/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT2/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT2/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT3/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT3/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT4/CLKA
  Logical resource: mems_rom/Mram_f5_addrs[11]_X_23_o_wide_mux_169_OUT4/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_6/CLK0
  Logical resource: f5_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X1Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_8/CLK0
  Logical resource: f6_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_0/CLK0
  Logical resource: f2_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X12Y31.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_2/CLK0
  Logical resource: f3_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X0Y28.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: mosi_q_4/CLK0
  Logical resource: f4_mems_spi_master/mosi_q/CK0
  Location pin: OLOGIC_X0Y47.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: tx_q/CLK0
  Logical resource: fifo_manager/serial_tx_TDC/tx_q/CK0
  Location pin: OLOGIC_X6Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/sck_q/CLK0
  Logical resource: avr_interface/spi_slave/sck_q/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/serial_rx/rx_q/CLK0
  Logical resource: avr_interface/serial_rx/rx_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr_interface/spi_slave/ss_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.556|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 51174 paths, 0 nets, and 9490 connections

Design statistics:
   Minimum period:   9.556ns{1}   (Maximum frequency: 104.646MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb 12 14:04:34 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 434 MB



