ISim log file
Running: /home/csmajs/taror002/Desktop/lab4/cs161_processor_testbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/csmajs/taror002/Desktop/lab4/cs161_processor_testbench_isim_beh.wdb 
ISim P.68d (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@elguapo.cs.ucr.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "/home/csmajs/taror002/Desktop/lab4/processor.v" Line 59.  For instance uut/gen_register_inst/, width 32 of formal port data_in is not equal to width 1 of actual signal data_in.
WARNING: File "/home/csmajs/taror002/Desktop/lab4/processor.v" Line 59.  For instance uut/gen_register_inst/, width 32 of formal port data_out is not equal to width 1 of actual signal data_out.
WARNING: File "/home/csmajs/taror002/Desktop/lab4/processor.v" Line 62.  For instance uut/cs161_datapath/, width 6 of formal port instr_op is not equal to width 1 of actual signal instr_op.
WARNING: File "/home/csmajs/taror002/Desktop/lab4/processor.v" Line 63.  For instance uut/cs161_datapath/, width 6 of formal port funct is not equal to width 1 of actual signal funct.
WARNING: File "/home/csmajs/taror002/Desktop/lab4/processor.v" Line 42.  For instance uut/cs161_datapath/, width 4 of formal port alu_op is not equal to width 2 of actual signal alu_op.
WARNING: File "/home/csmajs/taror002/Desktop/lab4/processor.v" Line 93.  For instance uut/cpu_registers_inst/, width 5 of formal port read_register_1 is not equal to width 1 of actual signal reg_1_addr.
WARNING: File "/home/csmajs/taror002/Desktop/lab4/processor.v" Line 96.  For instance uut/cpu_registers_inst/, width 32 of formal port read_data_1 is not equal to width 1 of actual signal reg_1_data.
WARNING: File "/home/csmajs/taror002/Desktop/lab4/processor.v" Line 94.  For instance uut/cpu_registers_inst/, width 5 of formal port read_register_2 is not equal to width 1 of actual signal reg_2_addr.
WARNING: File "/home/csmajs/taror002/Desktop/lab4/processor.v" Line 96.  For instance uut/cpu_registers_inst/, width 32 of formal port read_data_2 is not equal to width 1 of actual signal reg_2_data.
WARNING: File "/home/csmajs/taror002/Desktop/lab4/processor.v" Line 103.  For instance uut/alu_inst/, width 32 of formal port alu_result_out is not equal to width 1 of actual signal ALU_Out.
WARNING: File "/home/csmajs/taror002/Desktop/lab4/processor.v" Line 48.  For instance uut/cpumemory_inst_datamem/, width 8 of formal port data_address is not equal to width 32 of actual signal ALU_out.
WARNING: File "/home/csmajs/taror002/Desktop/lab4/processor.v" Line 96.  For instance uut/cpumemory_inst_datamem/, width 32 of formal port data_write_data is not equal to width 1 of actual signal reg_2_data.
WARNING: File "/home/csmajs/taror002/Desktop/lab4/processor.v" Line 103.  For instance uut/mux_2_1_writeback/, width 32 of formal port datain2 is not equal to width 1 of actual signal ALU_Out.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
