Loading plugins phase: Elapsed time ==> 0s.611ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\214016586\Documents\PSoC Creator\DCO\DCO.cydsn\DCO.cyprj -d CY8C5888LTI-LP097 -s C:\Users\214016586\Documents\PSoC Creator\DCO\DCO.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: pft.M0035: information: Voltage Reference Information: Vref 'Vdda/2' is connected to terminal 'analog_0' of 'Pin_3' but no direct hardware connection exists.
 * C:\Users\214016586\Documents\PSoC Creator\DCO\DCO.cydsn\TopDesign\TopDesign.cysch (Instance:vRef_1)
 * C:\Users\214016586\Documents\PSoC Creator\DCO\DCO.cydsn\TopDesign\TopDesign.cysch (Instance:Pin_3)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.044ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.090ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  DCO.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\PSoC Creator\DCO\DCO.cydsn\DCO.cyprj -dcpsoc3 DCO.v -verilog
======================================================================

======================================================================
Compiling:  DCO.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\PSoC Creator\DCO\DCO.cydsn\DCO.cyprj -dcpsoc3 DCO.v -verilog
======================================================================

======================================================================
Compiling:  DCO.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\PSoC Creator\DCO\DCO.cydsn\DCO.cyprj -dcpsoc3 -verilog DCO.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed May 04 15:26:05 2016


======================================================================
Compiling:  DCO.v
Program  :   vpp
Options  :    -yv2 -q10 DCO.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed May 04 15:26:05 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxSeq_v1_80\AMuxSeq_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'DCO.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  DCO.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\PSoC Creator\DCO\DCO.cydsn\DCO.cyprj -dcpsoc3 -verilog DCO.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed May 04 15:26:06 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\214016586\Documents\PSoC Creator\DCO\DCO.cydsn\codegentemp\DCO.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Users\214016586\Documents\PSoC Creator\DCO\DCO.cydsn\codegentemp\DCO.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxSeq_v1_80\AMuxSeq_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  DCO.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\PSoC Creator\DCO\DCO.cydsn\DCO.cyprj -dcpsoc3 -verilog DCO.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed May 04 15:26:07 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\214016586\Documents\PSoC Creator\DCO\DCO.cydsn\codegentemp\DCO.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Users\214016586\Documents\PSoC Creator\DCO\DCO.cydsn\codegentemp\DCO.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMuxSeq_v1_80\AMuxSeq_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\OSC1_IDAC8:Net_194\
	\OSC1_IDAC8:Net_195\
	\OSC1_Freq_Timer:Net_260\
	Net_2702
	\OSC1_Freq_Timer:TimerUDB:ctrl_ten\
	\OSC1_Freq_Timer:TimerUDB:ctrl_cmode_0\
	\OSC1_Freq_Timer:TimerUDB:ctrl_tmode_1\
	\OSC1_Freq_Timer:TimerUDB:ctrl_tmode_0\
	\OSC1_Freq_Timer:TimerUDB:ctrl_ic_1\
	\OSC1_Freq_Timer:TimerUDB:ctrl_ic_0\
	Net_1539
	\OSC1_Freq_Timer:TimerUDB:zeros_3\
	\OSC1_Freq_Timer:Net_102\
	\OSC1_Freq_Timer:Net_266\
	\ADC_DelSig_1:Net_268\
	\ADC_DelSig_1:Net_270\
	\OSC1_Comp:Net_9\
	\OSC1_Comp_3:Net_9\
	\MIDI1_UART:BUART:reset_sr\
	\MIDI1_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\MIDI1_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\MIDI1_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\MIDI1_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_1632
	\MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\MIDI1_UART:BUART:sRX:MODULE_5:lt\
	\MIDI1_UART:BUART:sRX:MODULE_5:eq\
	\MIDI1_UART:BUART:sRX:MODULE_5:gt\
	\MIDI1_UART:BUART:sRX:MODULE_5:gte\
	\MIDI1_UART:BUART:sRX:MODULE_5:lte\
	\OSC1_Comp_2:Net_9\
	\OSC1_Freq_Timer_3:Net_260\
	\OSC1_Freq_Timer_3:TimerUDB:ctrl_ten\
	\OSC1_Freq_Timer_3:TimerUDB:ctrl_cmode_0\
	\OSC1_Freq_Timer_3:TimerUDB:ctrl_tmode_1\
	\OSC1_Freq_Timer_3:TimerUDB:ctrl_tmode_0\
	\OSC1_Freq_Timer_3:TimerUDB:ctrl_ic_1\
	\OSC1_Freq_Timer_3:TimerUDB:ctrl_ic_0\
	Net_1599
	\OSC1_Freq_Timer_3:TimerUDB:zeros_3\
	\OSC1_Freq_Timer_3:Net_102\
	\OSC1_Freq_Timer_3:Net_266\
	\OSC1_IDAC8_3:Net_194\
	\OSC1_IDAC8_3:Net_195\
	\OSC1_Freq_Timer_2:Net_260\
	\OSC1_Freq_Timer_2:TimerUDB:ctrl_ten\
	\OSC1_Freq_Timer_2:TimerUDB:ctrl_cmode_0\
	\OSC1_Freq_Timer_2:TimerUDB:ctrl_tmode_1\
	\OSC1_Freq_Timer_2:TimerUDB:ctrl_tmode_0\
	\OSC1_Freq_Timer_2:TimerUDB:ctrl_ic_1\
	\OSC1_Freq_Timer_2:TimerUDB:ctrl_ic_0\
	Net_1575
	\OSC1_Freq_Timer_2:TimerUDB:zeros_3\
	\OSC1_Freq_Timer_2:Net_102\
	\OSC1_Freq_Timer_2:Net_266\
	\OSC1_IDAC8_2:Net_194\
	\OSC1_IDAC8_2:Net_195\
	\OSC1_Freq_Timer_1:Net_260\
	Net_2696
	\OSC1_Freq_Timer_1:Net_53\
	\OSC1_Freq_Timer_1:TimerUDB:ctrl_ten\
	\OSC1_Freq_Timer_1:TimerUDB:ctrl_cmode_0\
	\OSC1_Freq_Timer_1:TimerUDB:ctrl_tmode_1\
	\OSC1_Freq_Timer_1:TimerUDB:ctrl_tmode_0\
	\OSC1_Freq_Timer_1:TimerUDB:ctrl_ic_1\
	\OSC1_Freq_Timer_1:TimerUDB:ctrl_ic_0\
	Net_2695
	\OSC1_Freq_Timer_1:TimerUDB:zeros_3\
	\OSC1_Freq_Timer_1:Net_102\
	\OSC1_Freq_Timer_1:Net_266\
	\USBMIDI_1:dma_complete_0\
	\USBMIDI_1:Net_1922\
	\USBMIDI_1:dma_complete_1\
	\USBMIDI_1:Net_1921\
	\USBMIDI_1:dma_complete_2\
	\USBMIDI_1:Net_1920\
	\USBMIDI_1:dma_complete_3\
	\USBMIDI_1:Net_1919\
	\USBMIDI_1:dma_complete_4\
	\USBMIDI_1:Net_1918\
	\USBMIDI_1:dma_complete_5\
	\USBMIDI_1:Net_1917\
	\USBMIDI_1:dma_complete_6\
	\USBMIDI_1:Net_1916\
	\USBMIDI_1:dma_complete_7\
	\USBMIDI_1:Net_1915\
	\OSC1_IDAC8_SAW:Net_194\


Deleted 100 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to \OSC1_IDAC8:Net_125\
Aliasing tmpOE__OSC1_Square_Out_net_0 to Net_1306
Aliasing one to Net_1306
Aliasing Net_12 to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Freq_Timer:TimerUDB:ctrl_cmode_1\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Freq_Timer:TimerUDB:trigger_enable\ to Net_1306
Aliasing Net_132 to Net_1306
Aliasing \OSC1_Freq_Timer:TimerUDB:status_6\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Freq_Timer:TimerUDB:status_5\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Freq_Timer:TimerUDB:status_4\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Freq_Timer:TimerUDB:status_0\ to \OSC1_Freq_Timer:TimerUDB:tc_i\
Aliasing tmpOE__OSC1_Tri_Out_net_0 to Net_1306
Aliasing tmpOE__CV_IN_net_0 to Net_1306
Aliasing \ADC_DelSig_1:Net_482\ to \OSC1_IDAC8:Net_125\
Aliasing \ADC_DelSig_1:Net_252\ to \OSC1_IDAC8:Net_125\
Aliasing \ADC_DelSig_1:soc\ to Net_1306
Aliasing Net_1590 to Net_1306
Aliasing tmpOE__OSC1_Tri_Cap_3_net_0 to Net_1306
Aliasing tmpOE__OSC1_PW_In_3_net_0 to Net_1306
Aliasing tmpOE__OSC1_Saw_Out_3_net_0 to Net_1306
Aliasing tmpOE__OSC1_PW_In_net_0 to Net_1306
Aliasing tmpOE__OSC1_Saw_Out_2_net_0 to Net_1306
Aliasing tmpOE__OSC1_Pulse_Out_net_0 to Net_1306
Aliasing \OSC1_Inverter_3:Net_36\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Inverter_3:Net_40\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Inverter_3:Net_37\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Inverter_3:Net_38\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Inverter_2:Net_36\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Inverter_2:Net_40\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Inverter_2:Net_37\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Inverter_2:Net_38\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Comp:clock\ to \OSC1_IDAC8:Net_125\
Aliasing tmpOE__OSC1_Pulse_Out_2_net_0 to Net_1306
Aliasing \OSC1_Comp_3:clock\ to \OSC1_IDAC8:Net_125\
Aliasing tmpOE__OSC1_PW_In_2_net_0 to Net_1306
Aliasing tmpOE__OSC1_Pulse_Out_3_net_0 to Net_1306
Aliasing tmpOE__MIDI_IN1_net_0 to Net_1306
Aliasing Net_1596 to Net_1306
Aliasing tmpOE__OSC1_Tri_Cap_net_0 to Net_1306
Aliasing \MIDI1_UART:BUART:tx_hd_send_break\ to \OSC1_IDAC8:Net_125\
Aliasing \MIDI1_UART:BUART:HalfDuplexSend\ to \OSC1_IDAC8:Net_125\
Aliasing \MIDI1_UART:BUART:FinalParityType_1\ to \OSC1_IDAC8:Net_125\
Aliasing \MIDI1_UART:BUART:FinalParityType_0\ to \OSC1_IDAC8:Net_125\
Aliasing \MIDI1_UART:BUART:FinalAddrMode_2\ to \OSC1_IDAC8:Net_125\
Aliasing \MIDI1_UART:BUART:FinalAddrMode_1\ to \OSC1_IDAC8:Net_125\
Aliasing \MIDI1_UART:BUART:FinalAddrMode_0\ to \OSC1_IDAC8:Net_125\
Aliasing \MIDI1_UART:BUART:tx_ctrl_mark\ to \OSC1_IDAC8:Net_125\
Aliasing \MIDI1_UART:BUART:tx_status_6\ to \OSC1_IDAC8:Net_125\
Aliasing \MIDI1_UART:BUART:tx_status_5\ to \OSC1_IDAC8:Net_125\
Aliasing \MIDI1_UART:BUART:tx_status_4\ to \OSC1_IDAC8:Net_125\
Aliasing \MIDI1_UART:BUART:rx_count7_bit8_wire\ to \OSC1_IDAC8:Net_125\
Aliasing \MIDI1_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_1306
Aliasing \MIDI1_UART:BUART:sRX:s23Poll:MODIN2_1\ to \MIDI1_UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \MIDI1_UART:BUART:sRX:s23Poll:MODIN2_0\ to \MIDI1_UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \MIDI1_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \OSC1_IDAC8:Net_125\
Aliasing \MIDI1_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to Net_1306
Aliasing \MIDI1_UART:BUART:sRX:s23Poll:MODIN3_1\ to \MIDI1_UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \MIDI1_UART:BUART:sRX:s23Poll:MODIN3_0\ to \MIDI1_UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \MIDI1_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to Net_1306
Aliasing \MIDI1_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \OSC1_IDAC8:Net_125\
Aliasing \MIDI1_UART:BUART:rx_status_1\ to \OSC1_IDAC8:Net_125\
Aliasing \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \OSC1_IDAC8:Net_125\
Aliasing \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \OSC1_IDAC8:Net_125\
Aliasing \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \OSC1_IDAC8:Net_125\
Aliasing \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \OSC1_IDAC8:Net_125\
Aliasing \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \OSC1_IDAC8:Net_125\
Aliasing \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \OSC1_IDAC8:Net_125\
Aliasing \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \OSC1_IDAC8:Net_125\
Aliasing \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to Net_1306
Aliasing \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to Net_1306
Aliasing \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \OSC1_IDAC8:Net_125\
Aliasing \MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to Net_1306
Aliasing tmpOE__OSC1_Saw_Out_net_0 to Net_1306
Aliasing tmpOE__OSC1_Square_Out_3_net_0 to Net_1306
Aliasing tmpOE__OSC1_Tri_Out_3_net_0 to Net_1306
Aliasing \OSC1_Comp_2:clock\ to \OSC1_IDAC8:Net_125\
Aliasing tmpOE__OSC1_Tri_Out_2_net_0 to Net_1306
Aliasing tmpOE__OSC1_Square_Out_2_net_0 to Net_1306
Aliasing \OSC1_Freq_Timer_3:TimerUDB:ctrl_cmode_1\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Freq_Timer_3:TimerUDB:trigger_enable\ to Net_1306
Aliasing \OSC1_Freq_Timer_3:TimerUDB:status_6\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Freq_Timer_3:TimerUDB:status_5\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Freq_Timer_3:TimerUDB:status_4\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Freq_Timer_3:TimerUDB:status_0\ to \OSC1_Freq_Timer_3:TimerUDB:tc_i\
Aliasing Net_1594 to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_IDAC8_3:Net_125\ to \OSC1_IDAC8:Net_125\
Aliasing Net_1566 to Net_1306
Aliasing tmpOE__OSC1_Tri_Cap_2_net_0 to Net_1306
Aliasing Net_1572 to Net_1306
Aliasing \OSC1_Freq_Timer_2:TimerUDB:ctrl_cmode_1\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Freq_Timer_2:TimerUDB:trigger_enable\ to Net_1306
Aliasing \OSC1_Freq_Timer_2:TimerUDB:status_6\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Freq_Timer_2:TimerUDB:status_5\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Freq_Timer_2:TimerUDB:status_4\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Freq_Timer_2:TimerUDB:status_0\ to \OSC1_Freq_Timer_2:TimerUDB:tc_i\
Aliasing Net_1570 to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_IDAC8_2:Net_125\ to \OSC1_IDAC8:Net_125\
Aliasing tmpOE__Pin_3_net_0 to Net_1306
Aliasing Net_2678 to Net_1306
Aliasing \OSC1_Freq_Timer_1:TimerUDB:ctrl_cmode_1\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Freq_Timer_1:TimerUDB:trigger_enable\ to Net_1306
Aliasing Net_2692 to Net_1306
Aliasing \OSC1_Freq_Timer_1:TimerUDB:status_6\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Freq_Timer_1:TimerUDB:status_5\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Freq_Timer_1:TimerUDB:status_4\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Freq_Timer_1:TimerUDB:status_0\ to \OSC1_Freq_Timer_1:TimerUDB:tc_i\
Aliasing Net_2690 to \OSC1_IDAC8:Net_125\
Aliasing tmpOE__Pin_2_net_0 to Net_1306
Aliasing tmpOE__MIDI_OUT1_net_0 to Net_1306
Aliasing \USBMIDI_1:tmpOE__Dm_net_0\ to Net_1306
Aliasing \USBMIDI_1:tmpOE__Dp_net_0\ to Net_1306
Aliasing tmpOE__Pin_1_net_0 to Net_1306
Aliasing \OSC1_IDAC8_SAW:Net_125\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_IDAC8_SAW:Net_195\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Freq_Timer:TimerUDB:capture_last\\D\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Freq_Timer:TimerUDB:hwEnable_reg\\D\ to \OSC1_Freq_Timer:TimerUDB:run_mode\
Aliasing \OSC1_Freq_Timer:TimerUDB:capture_out_reg_i\\D\ to \OSC1_Freq_Timer:TimerUDB:capt_fifo_load_int\
Aliasing \MIDI1_UART:BUART:reset_reg\\D\ to \OSC1_IDAC8:Net_125\
Aliasing Net_1633D to \OSC1_IDAC8:Net_125\
Aliasing \MIDI1_UART:BUART:rx_break_status\\D\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Freq_Timer_3:TimerUDB:capture_last\\D\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Freq_Timer_3:TimerUDB:hwEnable_reg\\D\ to \OSC1_Freq_Timer_3:TimerUDB:run_mode\
Aliasing \OSC1_Freq_Timer_3:TimerUDB:capture_out_reg_i\\D\ to \OSC1_Freq_Timer_3:TimerUDB:capt_fifo_load_int\
Aliasing \OSC1_Freq_Timer_2:TimerUDB:capture_last\\D\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Freq_Timer_2:TimerUDB:hwEnable_reg\\D\ to \OSC1_Freq_Timer_2:TimerUDB:run_mode\
Aliasing \OSC1_Freq_Timer_2:TimerUDB:capture_out_reg_i\\D\ to \OSC1_Freq_Timer_2:TimerUDB:capt_fifo_load_int\
Aliasing \OSC1_Freq_Timer_1:TimerUDB:capture_last\\D\ to \OSC1_IDAC8:Net_125\
Aliasing \OSC1_Freq_Timer_1:TimerUDB:hwEnable_reg\\D\ to \OSC1_Freq_Timer_1:TimerUDB:run_mode\
Aliasing \OSC1_Freq_Timer_1:TimerUDB:capture_out_reg_i\\D\ to \OSC1_Freq_Timer_1:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire \OSC1_IDAC8:Net_158\[2] = Net_133[10]
Removing Rhs of wire \OSC1_IDAC8:Net_123\[3] = \OSC1_IDAC8:Net_157\[7]
Removing Rhs of wire zero[4] = \OSC1_IDAC8:Net_125\[1]
Removing Rhs of wire Net_133[10] = cy_tff_1[209]
Removing Lhs of wire tmpOE__OSC1_Square_Out_net_0[14] = Net_1306[8]
Removing Lhs of wire one[18] = Net_1306[8]
Removing Lhs of wire Net_12[22] = zero[4]
Removing Rhs of wire Net_138[26] = \OSC1_Freq_Timer:Net_53\[27]
Removing Rhs of wire Net_138[26] = \OSC1_Freq_Timer:TimerUDB:tc_reg_i\[59]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:ctrl_enable\[41] = \OSC1_Freq_Timer:TimerUDB:control_7\[33]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:ctrl_cmode_1\[43] = zero[4]
Removing Rhs of wire \OSC1_Freq_Timer:TimerUDB:timer_enable\[52] = \OSC1_Freq_Timer:TimerUDB:runmode_enable\[65]
Removing Rhs of wire \OSC1_Freq_Timer:TimerUDB:run_mode\[53] = \OSC1_Freq_Timer:TimerUDB:hwEnable\[54]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:trigger_enable\[56] = Net_1306[8]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:tc_i\[58] = \OSC1_Freq_Timer:TimerUDB:status_tc\[55]
Removing Lhs of wire Net_132[61] = Net_1306[8]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:capt_fifo_load_int\[64] = \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\[51]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:status_6\[67] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:status_5\[68] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:status_4\[69] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:status_0\[70] = \OSC1_Freq_Timer:TimerUDB:status_tc\[55]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:status_1\[71] = \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\[51]
Removing Rhs of wire \OSC1_Freq_Timer:TimerUDB:status_2\[72] = \OSC1_Freq_Timer:TimerUDB:fifo_full\[73]
Removing Rhs of wire \OSC1_Freq_Timer:TimerUDB:status_3\[74] = \OSC1_Freq_Timer:TimerUDB:fifo_nempty\[75]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:cs_addr_2\[77] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:cs_addr_1\[78] = \OSC1_Freq_Timer:TimerUDB:trig_reg\[66]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:cs_addr_0\[79] = \OSC1_Freq_Timer:TimerUDB:per_zero\[57]
Removing Lhs of wire tmpOE__OSC1_Tri_Out_net_0[211] = Net_1306[8]
Removing Lhs of wire tmpOE__CV_IN_net_0[218] = Net_1306[8]
Removing Rhs of wire \ADC_DelSig_1:Net_488\[236] = \ADC_DelSig_1:Net_250\[271]
Removing Lhs of wire \ADC_DelSig_1:Net_481\[238] = zero[4]
Removing Lhs of wire \ADC_DelSig_1:Net_482\[239] = zero[4]
Removing Lhs of wire \ADC_DelSig_1:Net_252\[273] = zero[4]
Removing Lhs of wire \ADC_DelSig_1:soc\[275] = Net_1306[8]
Removing Rhs of wire Net_1595[282] = \OSC1_Freq_Timer_3:Net_55\[731]
Removing Lhs of wire Net_1590[283] = Net_1306[8]
Removing Lhs of wire tmpOE__OSC1_Tri_Cap_3_net_0[285] = Net_1306[8]
Removing Lhs of wire tmpOE__OSC1_PW_In_3_net_0[292] = Net_1306[8]
Removing Rhs of wire Net_1571[303] = \OSC1_Freq_Timer_2:Net_55\[933]
Removing Lhs of wire tmpOE__OSC1_Saw_Out_3_net_0[305] = Net_1306[8]
Removing Lhs of wire tmpOE__OSC1_PW_In_net_0[312] = Net_1306[8]
Removing Lhs of wire tmpOE__OSC1_Saw_Out_2_net_0[322] = Net_1306[8]
Removing Lhs of wire tmpOE__OSC1_Pulse_Out_net_0[328] = Net_1306[8]
Removing Rhs of wire Net_460[329] = \OSC1_Comp:Net_1\[352]
Removing Lhs of wire \OSC1_Inverter_3:Net_36\[336] = zero[4]
Removing Lhs of wire \OSC1_Inverter_3:Net_40\[337] = zero[4]
Removing Lhs of wire \OSC1_Inverter_3:Net_37\[338] = zero[4]
Removing Lhs of wire \OSC1_Inverter_3:Net_38\[339] = zero[4]
Removing Lhs of wire \OSC1_Inverter_2:Net_36\[344] = zero[4]
Removing Lhs of wire \OSC1_Inverter_2:Net_40\[345] = zero[4]
Removing Lhs of wire \OSC1_Inverter_2:Net_37\[346] = zero[4]
Removing Lhs of wire \OSC1_Inverter_2:Net_38\[347] = zero[4]
Removing Lhs of wire \OSC1_Comp:clock\[351] = zero[4]
Removing Lhs of wire tmpOE__OSC1_Pulse_Out_2_net_0[355] = Net_1306[8]
Removing Rhs of wire Net_1580[356] = \OSC1_Comp_2:Net_1\[708]
Removing Lhs of wire \OSC1_Comp_3:clock\[362] = zero[4]
Removing Rhs of wire Net_1604[364] = \OSC1_Comp_3:Net_1\[363]
Removing Lhs of wire tmpOE__OSC1_PW_In_2_net_0[367] = Net_1306[8]
Removing Lhs of wire tmpOE__OSC1_Pulse_Out_3_net_0[374] = Net_1306[8]
Removing Lhs of wire tmpOE__MIDI_IN1_net_0[380] = Net_1306[8]
Removing Lhs of wire Net_1596[385] = Net_1306[8]
Removing Rhs of wire Net_1600[388] = \OSC1_Freq_Timer_3:Net_53\[732]
Removing Rhs of wire Net_1600[388] = \OSC1_Freq_Timer_3:TimerUDB:tc_reg_i\[764]
Removing Lhs of wire Net_1591[389] = cy_tff_4[387]
Removing Lhs of wire tmpOE__OSC1_Tri_Cap_net_0[391] = Net_1306[8]
Removing Rhs of wire Net_1637[397] = \MIDI1_UART:BUART:tx_interrupt_out\[418]
Removing Rhs of wire Net_1638[401] = \MIDI1_UART:BUART:rx_interrupt_out\[419]
Removing Lhs of wire \MIDI1_UART:Net_61\[402] = \MIDI1_UART:Net_9\[399]
Removing Lhs of wire \MIDI1_UART:BUART:tx_hd_send_break\[406] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:HalfDuplexSend\[407] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:FinalParityType_1\[408] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:FinalParityType_0\[409] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:FinalAddrMode_2\[410] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:FinalAddrMode_1\[411] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:FinalAddrMode_0\[412] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:tx_ctrl_mark\[413] = zero[4]
Removing Rhs of wire \MIDI1_UART:BUART:tx_bitclk_enable_pre\[423] = \MIDI1_UART:BUART:tx_bitclk_dp\[459]
Removing Lhs of wire \MIDI1_UART:BUART:tx_counter_tc\[469] = \MIDI1_UART:BUART:tx_counter_dp\[460]
Removing Lhs of wire \MIDI1_UART:BUART:tx_status_6\[470] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:tx_status_5\[471] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:tx_status_4\[472] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:tx_status_1\[474] = \MIDI1_UART:BUART:tx_fifo_empty\[437]
Removing Lhs of wire \MIDI1_UART:BUART:tx_status_3\[476] = \MIDI1_UART:BUART:tx_fifo_notfull\[436]
Removing Lhs of wire \MIDI1_UART:BUART:rx_count7_bit8_wire\[536] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[543] = \MIDI1_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[554]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[545] = \MIDI1_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[555]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[546] = \MIDI1_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[571]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[547] = \MIDI1_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[585]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[548] = \MIDI1_UART:BUART:sRX:s23Poll:MODIN1_1\[549]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODIN1_1\[549] = \MIDI1_UART:BUART:pollcount_1\[542]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[550] = \MIDI1_UART:BUART:sRX:s23Poll:MODIN1_0\[551]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODIN1_0\[551] = \MIDI1_UART:BUART:pollcount_0\[544]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[557] = Net_1306[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[558] = Net_1306[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[559] = \MIDI1_UART:BUART:pollcount_1\[542]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODIN2_1\[560] = \MIDI1_UART:BUART:pollcount_1\[542]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[561] = \MIDI1_UART:BUART:pollcount_0\[544]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODIN2_0\[562] = \MIDI1_UART:BUART:pollcount_0\[544]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[563] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[564] = Net_1306[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[565] = \MIDI1_UART:BUART:pollcount_1\[542]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[566] = \MIDI1_UART:BUART:pollcount_0\[544]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[567] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[568] = Net_1306[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[573] = \MIDI1_UART:BUART:pollcount_1\[542]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODIN3_1\[574] = \MIDI1_UART:BUART:pollcount_1\[542]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[575] = \MIDI1_UART:BUART:pollcount_0\[544]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODIN3_0\[576] = \MIDI1_UART:BUART:pollcount_0\[544]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[577] = Net_1306[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[578] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[579] = \MIDI1_UART:BUART:pollcount_1\[542]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[580] = \MIDI1_UART:BUART:pollcount_0\[544]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[581] = Net_1306[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[582] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:rx_status_1\[589] = zero[4]
Removing Rhs of wire \MIDI1_UART:BUART:rx_status_2\[590] = \MIDI1_UART:BUART:rx_parity_error_status\[591]
Removing Rhs of wire \MIDI1_UART:BUART:rx_status_3\[592] = \MIDI1_UART:BUART:rx_stop_bit_error\[593]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[603] = \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[652]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[607] = \MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:xneq\[674]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[608] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[609] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[610] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[611] = \MIDI1_UART:BUART:sRX:MODIN4_6\[612]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODIN4_6\[612] = \MIDI1_UART:BUART:rx_count_6\[531]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[613] = \MIDI1_UART:BUART:sRX:MODIN4_5\[614]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODIN4_5\[614] = \MIDI1_UART:BUART:rx_count_5\[532]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[615] = \MIDI1_UART:BUART:sRX:MODIN4_4\[616]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODIN4_4\[616] = \MIDI1_UART:BUART:rx_count_4\[533]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[617] = \MIDI1_UART:BUART:sRX:MODIN4_3\[618]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODIN4_3\[618] = \MIDI1_UART:BUART:rx_count_3\[534]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[619] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[620] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[621] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[622] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[623] = Net_1306[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[624] = Net_1306[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[625] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[626] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[627] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[628] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[629] = \MIDI1_UART:BUART:rx_count_6\[531]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[630] = \MIDI1_UART:BUART:rx_count_5\[532]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[631] = \MIDI1_UART:BUART:rx_count_4\[533]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[632] = \MIDI1_UART:BUART:rx_count_3\[534]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[633] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[634] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[635] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[636] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[637] = Net_1306[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[638] = Net_1306[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[639] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[654] = \MIDI1_UART:BUART:rx_postpoll\[490]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[655] = \MIDI1_UART:BUART:rx_parity_bit\[606]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[656] = \MIDI1_UART:BUART:rx_postpoll\[490]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[657] = \MIDI1_UART:BUART:rx_parity_bit\[606]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[658] = \MIDI1_UART:BUART:rx_postpoll\[490]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[659] = \MIDI1_UART:BUART:rx_parity_bit\[606]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[661] = Net_1306[8]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[662] = \MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[660]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[663] = \MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[660]
Removing Lhs of wire tmpOE__OSC1_Saw_Out_net_0[685] = Net_1306[8]
Removing Lhs of wire tmpOE__OSC1_Square_Out_3_net_0[692] = Net_1306[8]
Removing Lhs of wire tmpOE__OSC1_Tri_Out_3_net_0[698] = Net_1306[8]
Removing Lhs of wire \OSC1_Comp_2:clock\[707] = zero[4]
Removing Lhs of wire tmpOE__OSC1_Tri_Out_2_net_0[715] = Net_1306[8]
Removing Lhs of wire tmpOE__OSC1_Square_Out_2_net_0[721] = Net_1306[8]
Removing Rhs of wire Net_1567[722] = cy_tff_3[728]
Removing Rhs of wire Net_1576[729] = \OSC1_Freq_Timer_2:Net_53\[934]
Removing Rhs of wire Net_1576[729] = \OSC1_Freq_Timer_2:TimerUDB:tc_reg_i\[966]
Removing Lhs of wire \OSC1_Freq_Timer_3:TimerUDB:ctrl_enable\[746] = \OSC1_Freq_Timer_3:TimerUDB:control_7\[738]
Removing Lhs of wire \OSC1_Freq_Timer_3:TimerUDB:ctrl_cmode_1\[748] = zero[4]
Removing Rhs of wire \OSC1_Freq_Timer_3:TimerUDB:timer_enable\[757] = \OSC1_Freq_Timer_3:TimerUDB:runmode_enable\[769]
Removing Rhs of wire \OSC1_Freq_Timer_3:TimerUDB:run_mode\[758] = \OSC1_Freq_Timer_3:TimerUDB:hwEnable\[759]
Removing Lhs of wire \OSC1_Freq_Timer_3:TimerUDB:trigger_enable\[761] = Net_1306[8]
Removing Lhs of wire \OSC1_Freq_Timer_3:TimerUDB:tc_i\[763] = \OSC1_Freq_Timer_3:TimerUDB:status_tc\[760]
Removing Lhs of wire \OSC1_Freq_Timer_3:TimerUDB:capt_fifo_load_int\[768] = \OSC1_Freq_Timer_3:TimerUDB:capt_fifo_load\[756]
Removing Lhs of wire \OSC1_Freq_Timer_3:TimerUDB:status_6\[771] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer_3:TimerUDB:status_5\[772] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer_3:TimerUDB:status_4\[773] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer_3:TimerUDB:status_0\[774] = \OSC1_Freq_Timer_3:TimerUDB:status_tc\[760]
Removing Lhs of wire \OSC1_Freq_Timer_3:TimerUDB:status_1\[775] = \OSC1_Freq_Timer_3:TimerUDB:capt_fifo_load\[756]
Removing Rhs of wire \OSC1_Freq_Timer_3:TimerUDB:status_2\[776] = \OSC1_Freq_Timer_3:TimerUDB:fifo_full\[777]
Removing Rhs of wire \OSC1_Freq_Timer_3:TimerUDB:status_3\[778] = \OSC1_Freq_Timer_3:TimerUDB:fifo_nempty\[779]
Removing Lhs of wire Net_1594[781] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer_3:TimerUDB:cs_addr_2\[782] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer_3:TimerUDB:cs_addr_1\[783] = \OSC1_Freq_Timer_3:TimerUDB:trig_reg\[770]
Removing Lhs of wire \OSC1_Freq_Timer_3:TimerUDB:cs_addr_0\[784] = \OSC1_Freq_Timer_3:TimerUDB:per_zero\[762]
Removing Lhs of wire \OSC1_IDAC8_3:Net_125\[916] = zero[4]
Removing Lhs of wire \OSC1_IDAC8_3:Net_158\[917] = cy_tff_4[387]
Removing Rhs of wire \OSC1_IDAC8_3:Net_123\[918] = \OSC1_IDAC8_3:Net_157\[920]
Removing Lhs of wire Net_1566[924] = Net_1306[8]
Removing Lhs of wire tmpOE__OSC1_Tri_Cap_2_net_0[926] = Net_1306[8]
Removing Lhs of wire Net_1572[931] = Net_1306[8]
Removing Lhs of wire \OSC1_Freq_Timer_2:TimerUDB:ctrl_enable\[948] = \OSC1_Freq_Timer_2:TimerUDB:control_7\[940]
Removing Lhs of wire \OSC1_Freq_Timer_2:TimerUDB:ctrl_cmode_1\[950] = zero[4]
Removing Rhs of wire \OSC1_Freq_Timer_2:TimerUDB:timer_enable\[959] = \OSC1_Freq_Timer_2:TimerUDB:runmode_enable\[971]
Removing Rhs of wire \OSC1_Freq_Timer_2:TimerUDB:run_mode\[960] = \OSC1_Freq_Timer_2:TimerUDB:hwEnable\[961]
Removing Lhs of wire \OSC1_Freq_Timer_2:TimerUDB:trigger_enable\[963] = Net_1306[8]
Removing Lhs of wire \OSC1_Freq_Timer_2:TimerUDB:tc_i\[965] = \OSC1_Freq_Timer_2:TimerUDB:status_tc\[962]
Removing Lhs of wire \OSC1_Freq_Timer_2:TimerUDB:capt_fifo_load_int\[970] = \OSC1_Freq_Timer_2:TimerUDB:capt_fifo_load\[958]
Removing Lhs of wire \OSC1_Freq_Timer_2:TimerUDB:status_6\[973] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer_2:TimerUDB:status_5\[974] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer_2:TimerUDB:status_4\[975] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer_2:TimerUDB:status_0\[976] = \OSC1_Freq_Timer_2:TimerUDB:status_tc\[962]
Removing Lhs of wire \OSC1_Freq_Timer_2:TimerUDB:status_1\[977] = \OSC1_Freq_Timer_2:TimerUDB:capt_fifo_load\[958]
Removing Rhs of wire \OSC1_Freq_Timer_2:TimerUDB:status_2\[978] = \OSC1_Freq_Timer_2:TimerUDB:fifo_full\[979]
Removing Rhs of wire \OSC1_Freq_Timer_2:TimerUDB:status_3\[980] = \OSC1_Freq_Timer_2:TimerUDB:fifo_nempty\[981]
Removing Lhs of wire Net_1570[983] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer_2:TimerUDB:cs_addr_2\[984] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer_2:TimerUDB:cs_addr_1\[985] = \OSC1_Freq_Timer_2:TimerUDB:trig_reg\[972]
Removing Lhs of wire \OSC1_Freq_Timer_2:TimerUDB:cs_addr_0\[986] = \OSC1_Freq_Timer_2:TimerUDB:per_zero\[964]
Removing Lhs of wire \OSC1_IDAC8_2:Net_125\[1118] = zero[4]
Removing Lhs of wire \OSC1_IDAC8_2:Net_158\[1119] = Net_1567[722]
Removing Rhs of wire \OSC1_IDAC8_2:Net_123\[1120] = \OSC1_IDAC8_2:Net_157\[1122]
Removing Lhs of wire tmpOE__Pin_3_net_0[1127] = Net_1306[8]
Removing Lhs of wire Net_2678[1134] = Net_1306[8]
Removing Rhs of wire Net_1133[1136] = \OSC1_Freq_Timer_1:Net_55\[1137]
Removing Lhs of wire \OSC1_Freq_Timer_1:TimerUDB:ctrl_enable\[1153] = \OSC1_Freq_Timer_1:TimerUDB:control_7\[1145]
Removing Lhs of wire \OSC1_Freq_Timer_1:TimerUDB:ctrl_cmode_1\[1155] = zero[4]
Removing Rhs of wire \OSC1_Freq_Timer_1:TimerUDB:timer_enable\[1164] = \OSC1_Freq_Timer_1:TimerUDB:runmode_enable\[1177]
Removing Rhs of wire \OSC1_Freq_Timer_1:TimerUDB:run_mode\[1165] = \OSC1_Freq_Timer_1:TimerUDB:hwEnable\[1166]
Removing Lhs of wire \OSC1_Freq_Timer_1:TimerUDB:trigger_enable\[1168] = Net_1306[8]
Removing Lhs of wire \OSC1_Freq_Timer_1:TimerUDB:tc_i\[1170] = \OSC1_Freq_Timer_1:TimerUDB:status_tc\[1167]
Removing Lhs of wire Net_2692[1173] = Net_1306[8]
Removing Lhs of wire \OSC1_Freq_Timer_1:TimerUDB:capt_fifo_load_int\[1176] = \OSC1_Freq_Timer_1:TimerUDB:capt_fifo_load\[1163]
Removing Lhs of wire \OSC1_Freq_Timer_1:TimerUDB:status_6\[1179] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer_1:TimerUDB:status_5\[1180] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer_1:TimerUDB:status_4\[1181] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer_1:TimerUDB:status_0\[1182] = \OSC1_Freq_Timer_1:TimerUDB:status_tc\[1167]
Removing Lhs of wire \OSC1_Freq_Timer_1:TimerUDB:status_1\[1183] = \OSC1_Freq_Timer_1:TimerUDB:capt_fifo_load\[1163]
Removing Rhs of wire \OSC1_Freq_Timer_1:TimerUDB:status_2\[1184] = \OSC1_Freq_Timer_1:TimerUDB:fifo_full\[1185]
Removing Rhs of wire \OSC1_Freq_Timer_1:TimerUDB:status_3\[1186] = \OSC1_Freq_Timer_1:TimerUDB:fifo_nempty\[1187]
Removing Lhs of wire Net_2690[1189] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer_1:TimerUDB:cs_addr_2\[1190] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer_1:TimerUDB:cs_addr_1\[1191] = \OSC1_Freq_Timer_1:TimerUDB:trig_reg\[1178]
Removing Lhs of wire \OSC1_Freq_Timer_1:TimerUDB:cs_addr_0\[1192] = \OSC1_Freq_Timer_1:TimerUDB:per_zero\[1169]
Removing Lhs of wire tmpOE__Pin_2_net_0[1323] = Net_1306[8]
Removing Lhs of wire tmpOE__MIDI_OUT1_net_0[1330] = Net_1306[8]
Removing Lhs of wire \USBMIDI_1:tmpOE__Dm_net_0\[1339] = Net_1306[8]
Removing Lhs of wire \USBMIDI_1:tmpOE__Dp_net_0\[1346] = Net_1306[8]
Removing Lhs of wire tmpOE__Pin_1_net_0[1397] = Net_1306[8]
Removing Lhs of wire \OSC1_IDAC8_SAW:Net_125\[1403] = zero[4]
Removing Lhs of wire \OSC1_IDAC8_SAW:Net_158\[1404] = zero[4]
Removing Rhs of wire \OSC1_IDAC8_SAW:Net_123\[1405] = \OSC1_IDAC8_SAW:Net_157\[1407]
Removing Lhs of wire \OSC1_IDAC8_SAW:Net_195\[1409] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:capture_last\\D\[1411] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:tc_reg_i\\D\[1412] = \OSC1_Freq_Timer:TimerUDB:status_tc\[55]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:hwEnable_reg\\D\[1413] = \OSC1_Freq_Timer:TimerUDB:run_mode\[53]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:capture_out_reg_i\\D\[1414] = \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\[51]
Removing Lhs of wire \MIDI1_UART:BUART:reset_reg\\D\[1417] = zero[4]
Removing Lhs of wire Net_1633D[1422] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:rx_bitclk\\D\[1432] = \MIDI1_UART:BUART:rx_bitclk_pre\[525]
Removing Lhs of wire \MIDI1_UART:BUART:rx_parity_error_pre\\D\[1441] = \MIDI1_UART:BUART:rx_parity_error_pre\[601]
Removing Lhs of wire \MIDI1_UART:BUART:rx_break_status\\D\[1442] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer_3:TimerUDB:capture_last\\D\[1447] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer_3:TimerUDB:tc_reg_i\\D\[1448] = \OSC1_Freq_Timer_3:TimerUDB:status_tc\[760]
Removing Lhs of wire \OSC1_Freq_Timer_3:TimerUDB:hwEnable_reg\\D\[1449] = \OSC1_Freq_Timer_3:TimerUDB:run_mode\[758]
Removing Lhs of wire \OSC1_Freq_Timer_3:TimerUDB:capture_out_reg_i\\D\[1450] = \OSC1_Freq_Timer_3:TimerUDB:capt_fifo_load\[756]
Removing Lhs of wire \OSC1_Freq_Timer_2:TimerUDB:capture_last\\D\[1451] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer_2:TimerUDB:tc_reg_i\\D\[1452] = \OSC1_Freq_Timer_2:TimerUDB:status_tc\[962]
Removing Lhs of wire \OSC1_Freq_Timer_2:TimerUDB:hwEnable_reg\\D\[1453] = \OSC1_Freq_Timer_2:TimerUDB:run_mode\[960]
Removing Lhs of wire \OSC1_Freq_Timer_2:TimerUDB:capture_out_reg_i\\D\[1454] = \OSC1_Freq_Timer_2:TimerUDB:capt_fifo_load\[958]
Removing Lhs of wire \OSC1_Freq_Timer_1:TimerUDB:capture_last\\D\[1455] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer_1:TimerUDB:tc_reg_i\\D\[1456] = \OSC1_Freq_Timer_1:TimerUDB:status_tc\[1167]
Removing Lhs of wire \OSC1_Freq_Timer_1:TimerUDB:hwEnable_reg\\D\[1457] = \OSC1_Freq_Timer_1:TimerUDB:run_mode\[1165]
Removing Lhs of wire \OSC1_Freq_Timer_1:TimerUDB:capture_out_reg_i\\D\[1458] = \OSC1_Freq_Timer_1:TimerUDB:capt_fifo_load\[1163]

------------------------------------------------------
Aliased 0 equations, 266 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_1306' (cost = 0):
Net_1306 <=  ('1') ;

Note:  Expanding virtual equation for '\OSC1_Freq_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\OSC1_Freq_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\OSC1_Freq_Timer:TimerUDB:run_mode\' (cost = 0):
\OSC1_Freq_Timer:TimerUDB:run_mode\ <= (\OSC1_Freq_Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for 'Net_1631' (cost = 0):
Net_1631 <= (not \MIDI1_UART:BUART:txn\);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:rx_addressmatch\' (cost = 0):
\MIDI1_UART:BUART:rx_addressmatch\ <= (\MIDI1_UART:BUART:rx_addressmatch2\
	OR \MIDI1_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:rx_bitclk_pre\' (cost = 1):
\MIDI1_UART:BUART:rx_bitclk_pre\ <= ((not \MIDI1_UART:BUART:rx_count_2\ and not \MIDI1_UART:BUART:rx_count_1\ and not \MIDI1_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\MIDI1_UART:BUART:rx_bitclk_pre16x\ <= ((not \MIDI1_UART:BUART:rx_count_2\ and \MIDI1_UART:BUART:rx_count_1\ and \MIDI1_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:rx_poll_bit1\' (cost = 1):
\MIDI1_UART:BUART:rx_poll_bit1\ <= ((not \MIDI1_UART:BUART:rx_count_2\ and not \MIDI1_UART:BUART:rx_count_1\ and \MIDI1_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:rx_poll_bit2\' (cost = 1):
\MIDI1_UART:BUART:rx_poll_bit2\ <= ((not \MIDI1_UART:BUART:rx_count_2\ and not \MIDI1_UART:BUART:rx_count_1\ and not \MIDI1_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:pollingrange\' (cost = 4):
\MIDI1_UART:BUART:pollingrange\ <= ((not \MIDI1_UART:BUART:rx_count_2\ and not \MIDI1_UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\MIDI1_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\MIDI1_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\MIDI1_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \MIDI1_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\MIDI1_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\MIDI1_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\MIDI1_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\MIDI1_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \MIDI1_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\MIDI1_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\MIDI1_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \MIDI1_UART:BUART:rx_count_6\ and not \MIDI1_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\MIDI1_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \MIDI1_UART:BUART:rx_count_6\ and not \MIDI1_UART:BUART:rx_count_4\)
	OR (not \MIDI1_UART:BUART:rx_count_6\ and not \MIDI1_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\MIDI1_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\MIDI1_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \MIDI1_UART:BUART:rx_count_6\ and not \MIDI1_UART:BUART:rx_count_4\)
	OR (not \MIDI1_UART:BUART:rx_count_6\ and not \MIDI1_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\OSC1_Freq_Timer_3:TimerUDB:fifo_load_polarized\' (cost = 0):
\OSC1_Freq_Timer_3:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\OSC1_Freq_Timer_3:TimerUDB:run_mode\' (cost = 0):
\OSC1_Freq_Timer_3:TimerUDB:run_mode\ <= (\OSC1_Freq_Timer_3:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\OSC1_Freq_Timer_2:TimerUDB:fifo_load_polarized\' (cost = 0):
\OSC1_Freq_Timer_2:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\OSC1_Freq_Timer_2:TimerUDB:run_mode\' (cost = 0):
\OSC1_Freq_Timer_2:TimerUDB:run_mode\ <= (\OSC1_Freq_Timer_2:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\OSC1_Freq_Timer_1:TimerUDB:fifo_load_polarized\' (cost = 0):
\OSC1_Freq_Timer_1:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\OSC1_Freq_Timer_1:TimerUDB:run_mode\' (cost = 0):
\OSC1_Freq_Timer_1:TimerUDB:run_mode\ <= (\OSC1_Freq_Timer_1:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\OSC1_Freq_Timer:TimerUDB:timer_enable\' (cost = 0):
\OSC1_Freq_Timer:TimerUDB:timer_enable\ <= (\OSC1_Freq_Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\MIDI1_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \MIDI1_UART:BUART:pollcount_1\ and not \MIDI1_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\MIDI1_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \MIDI1_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\MIDI1_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \MIDI1_UART:BUART:pollcount_0\ and \MIDI1_UART:BUART:pollcount_1\)
	OR (not \MIDI1_UART:BUART:pollcount_1\ and \MIDI1_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\OSC1_Freq_Timer_3:TimerUDB:timer_enable\' (cost = 0):
\OSC1_Freq_Timer_3:TimerUDB:timer_enable\ <= (\OSC1_Freq_Timer_3:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\OSC1_Freq_Timer_2:TimerUDB:timer_enable\' (cost = 0):
\OSC1_Freq_Timer_2:TimerUDB:timer_enable\ <= (\OSC1_Freq_Timer_2:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\OSC1_Freq_Timer_1:TimerUDB:timer_enable\' (cost = 0):
\OSC1_Freq_Timer_1:TimerUDB:timer_enable\ <= (\OSC1_Freq_Timer_1:TimerUDB:control_7\);


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:rx_postpoll\' (cost = 72):
\MIDI1_UART:BUART:rx_postpoll\ <= (\MIDI1_UART:BUART:pollcount_1\
	OR (Net_1636 and \MIDI1_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_1636 and not \MIDI1_UART:BUART:pollcount_1\ and not \MIDI1_UART:BUART:rx_parity_bit\)
	OR (not \MIDI1_UART:BUART:pollcount_1\ and not \MIDI1_UART:BUART:pollcount_0\ and not \MIDI1_UART:BUART:rx_parity_bit\)
	OR (\MIDI1_UART:BUART:pollcount_1\ and \MIDI1_UART:BUART:rx_parity_bit\)
	OR (Net_1636 and \MIDI1_UART:BUART:pollcount_0\ and \MIDI1_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_1636 and not \MIDI1_UART:BUART:pollcount_1\ and not \MIDI1_UART:BUART:rx_parity_bit\)
	OR (not \MIDI1_UART:BUART:pollcount_1\ and not \MIDI1_UART:BUART:pollcount_0\ and not \MIDI1_UART:BUART:rx_parity_bit\)
	OR (\MIDI1_UART:BUART:pollcount_1\ and \MIDI1_UART:BUART:rx_parity_bit\)
	OR (Net_1636 and \MIDI1_UART:BUART:pollcount_0\ and \MIDI1_UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 46 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to \OSC1_IDAC8:Net_123\
Aliasing \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\ to \OSC1_IDAC8:Net_123\
Aliasing \MIDI1_UART:BUART:rx_status_0\ to \OSC1_IDAC8:Net_123\
Aliasing \MIDI1_UART:BUART:rx_status_6\ to \OSC1_IDAC8:Net_123\
Aliasing \OSC1_Freq_Timer_3:TimerUDB:capt_fifo_load\ to \OSC1_IDAC8:Net_123\
Aliasing \OSC1_IDAC8_3:Net_123\ to \OSC1_IDAC8:Net_123\
Aliasing \OSC1_Freq_Timer_2:TimerUDB:capt_fifo_load\ to \OSC1_IDAC8:Net_123\
Aliasing \OSC1_IDAC8_2:Net_123\ to \OSC1_IDAC8:Net_123\
Aliasing \OSC1_Freq_Timer_1:TimerUDB:capt_fifo_load\ to \OSC1_IDAC8:Net_123\
Aliasing \OSC1_IDAC8_SAW:Net_123\ to \OSC1_IDAC8:Net_123\
Aliasing \MIDI1_UART:BUART:rx_markspace_status\\D\ to \OSC1_IDAC8:Net_123\
Aliasing \MIDI1_UART:BUART:rx_parity_error_status\\D\ to \OSC1_IDAC8:Net_123\
Aliasing \MIDI1_UART:BUART:rx_addr_match_status\\D\ to \OSC1_IDAC8:Net_123\
Removing Rhs of wire zero[4] = \OSC1_IDAC8:Net_123\[3]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:capt_fifo_load\[51] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer:TimerUDB:trig_reg\[66] = \OSC1_Freq_Timer:TimerUDB:control_7\[33]
Removing Rhs of wire \MIDI1_UART:BUART:rx_bitclk_enable\[489] = \MIDI1_UART:BUART:rx_bitclk\[537]
Removing Lhs of wire \MIDI1_UART:BUART:rx_status_0\[587] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:rx_status_6\[596] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer_3:TimerUDB:capt_fifo_load\[756] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer_3:TimerUDB:trig_reg\[770] = \OSC1_Freq_Timer_3:TimerUDB:control_7\[738]
Removing Lhs of wire \OSC1_IDAC8_3:Net_123\[918] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer_2:TimerUDB:capt_fifo_load\[958] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer_2:TimerUDB:trig_reg\[972] = \OSC1_Freq_Timer_2:TimerUDB:control_7\[940]
Removing Lhs of wire \OSC1_IDAC8_2:Net_123\[1120] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer_1:TimerUDB:capt_fifo_load\[1163] = zero[4]
Removing Lhs of wire \OSC1_Freq_Timer_1:TimerUDB:trig_reg\[1178] = \OSC1_Freq_Timer_1:TimerUDB:control_7\[1145]
Removing Rhs of wire Net_1643[1331] = \MIDI1_UART:BUART:txn\[417]
Removing Lhs of wire \OSC1_IDAC8_SAW:Net_123\[1405] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:tx_ctrl_mark_last\\D\[1424] = \MIDI1_UART:BUART:tx_ctrl_mark_last\[480]
Removing Lhs of wire \MIDI1_UART:BUART:rx_markspace_status\\D\[1436] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:rx_parity_error_status\\D\[1437] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:rx_addr_match_status\\D\[1439] = zero[4]
Removing Lhs of wire \MIDI1_UART:BUART:rx_markspace_pre\\D\[1440] = \MIDI1_UART:BUART:rx_markspace_pre\[600]
Removing Lhs of wire \MIDI1_UART:BUART:rx_parity_bit\\D\[1445] = \MIDI1_UART:BUART:rx_parity_bit\[606]

------------------------------------------------------
Aliased 0 equations, 22 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\MIDI1_UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \MIDI1_UART:BUART:rx_parity_bit\ and Net_1636 and \MIDI1_UART:BUART:pollcount_0\)
	OR (not \MIDI1_UART:BUART:pollcount_1\ and not \MIDI1_UART:BUART:pollcount_0\ and \MIDI1_UART:BUART:rx_parity_bit\)
	OR (not Net_1636 and not \MIDI1_UART:BUART:pollcount_1\ and \MIDI1_UART:BUART:rx_parity_bit\)
	OR (not \MIDI1_UART:BUART:rx_parity_bit\ and \MIDI1_UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\214016586\Documents\PSoC Creator\DCO\DCO.cydsn\DCO.cyprj" -dcpsoc3 DCO.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.108ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Wednesday, 04 May 2016 15:26:08
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\214016586\Documents\PSoC Creator\DCO\DCO.cydsn\DCO.cyprj -d CY8C5888LTI-LP097 DCO.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \OSC1_Freq_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \OSC1_Freq_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \MIDI1_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_1633 from registered to combinatorial
    Converted constant MacroCell: \MIDI1_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \MIDI1_UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \MIDI1_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \MIDI1_UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \OSC1_Freq_Timer_3:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \OSC1_Freq_Timer_3:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \OSC1_Freq_Timer_2:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \OSC1_Freq_Timer_2:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \OSC1_Freq_Timer_1:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \OSC1_Freq_Timer_1:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_3 to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_2 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_DelSig_1_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig_1:Net_93\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_DelSig_1_theACLK'. Fanout=1, Signal=\ADC_DelSig_1:Net_488\
    Digital Clock 1: Automatic-assigning  clock 'MIDI1_UART_IntClock'. Fanout=1, Signal=\MIDI1_UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \OSC1_Freq_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \MIDI1_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: MIDI1_UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: MIDI1_UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \OSC1_Freq_Timer_3:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \OSC1_Freq_Timer_3:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \OSC1_Freq_Timer_2:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \OSC1_Freq_Timer_2:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \OSC1_Freq_Timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \OSC1_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 21 pin(s) will be assigned a location by the fitter: \USBMIDI_1:Dm(0)\, \USBMIDI_1:Dp(0)\, MIDI_IN1(0), MIDI_OUT1(0), OSC1_Pulse_Out(0), OSC1_Pulse_Out_2(0), OSC1_Pulse_Out_3(0), OSC1_PW_In(0), OSC1_PW_In_2(0), OSC1_PW_In_3(0), OSC1_Saw_Out_2(0), OSC1_Saw_Out_3(0), OSC1_Square_Out(0), OSC1_Square_Out_2(0), OSC1_Square_Out_3(0), OSC1_Tri_Cap_2(0), OSC1_Tri_Cap_3(0), OSC1_Tri_Out_2(0), OSC1_Tri_Out_3(0), Pin_1(0), Pin_3(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \MIDI1_UART:BUART:rx_parity_bit\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \MIDI1_UART:BUART:rx_address_detected\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:rx_address_detected\ (fanout=0)

    Removing \MIDI1_UART:BUART:rx_parity_error_pre\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \MIDI1_UART:BUART:rx_markspace_pre\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \MIDI1_UART:BUART:rx_state_1\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:rx_state_1\ (fanout=8)

    Removing \MIDI1_UART:BUART:tx_parity_bit\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \MIDI1_UART:BUART:tx_mark\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = OSC1_Square_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_Square_Out(0)__PA ,
            input => Net_133 ,
            pad => OSC1_Square_Out(0)_PAD );

    Pin : Name = OSC1_Tri_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_Tri_Out(0)__PA ,
            analog_term => Net_2680 ,
            pad => OSC1_Tri_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CV_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CV_IN(0)__PA ,
            analog_term => Net_269 ,
            pad => CV_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OSC1_Tri_Cap_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_Tri_Cap_3(0)__PA ,
            analog_term => Net_1589 ,
            pad => OSC1_Tri_Cap_3(0)_PAD );

    Pin : Name = OSC1_PW_In_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_PW_In_3(0)__PA ,
            analog_term => Net_1603 ,
            pad => OSC1_PW_In_3(0)_PAD );

    Pin : Name = OSC1_Saw_Out_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_Saw_Out_3(0)__PA ,
            analog_term => Net_1606 ,
            pad => OSC1_Saw_Out_3(0)_PAD );

    Pin : Name = OSC1_PW_In(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_PW_In(0)__PA ,
            analog_term => Net_377 ,
            pad => OSC1_PW_In(0)_PAD );

    Pin : Name = OSC1_Saw_Out_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_Saw_Out_2(0)__PA ,
            analog_term => Net_1582 ,
            pad => OSC1_Saw_Out_2(0)_PAD );

    Pin : Name = OSC1_Pulse_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_Pulse_Out(0)__PA ,
            input => Net_460 ,
            pad => OSC1_Pulse_Out(0)_PAD );

    Pin : Name = OSC1_Pulse_Out_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_Pulse_Out_2(0)__PA ,
            input => Net_1580 ,
            pad => OSC1_Pulse_Out_2(0)_PAD );

    Pin : Name = OSC1_PW_In_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_PW_In_2(0)__PA ,
            analog_term => Net_1579 ,
            pad => OSC1_PW_In_2(0)_PAD );

    Pin : Name = OSC1_Pulse_Out_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_Pulse_Out_3(0)__PA ,
            input => Net_1604 ,
            pad => OSC1_Pulse_Out_3(0)_PAD );

    Pin : Name = MIDI_IN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MIDI_IN1(0)__PA ,
            fb => Net_1636 ,
            pad => MIDI_IN1(0)_PAD );

    Pin : Name = OSC1_Tri_Cap(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_Tri_Cap(0)__PA ,
            analog_term => Net_1333 ,
            pad => OSC1_Tri_Cap(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OSC1_Saw_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_Saw_Out(0)__PA ,
            analog_term => Net_1346 ,
            pad => OSC1_Saw_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OSC1_Square_Out_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_Square_Out_3(0)__PA ,
            input => cy_tff_4 ,
            pad => OSC1_Square_Out_3(0)_PAD );

    Pin : Name = OSC1_Tri_Out_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_Tri_Out_3(0)__PA ,
            analog_term => Net_1601 ,
            pad => OSC1_Tri_Out_3(0)_PAD );

    Pin : Name = OSC1_Tri_Out_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_Tri_Out_2(0)__PA ,
            analog_term => Net_1577 ,
            pad => OSC1_Tri_Out_2(0)_PAD );

    Pin : Name = OSC1_Square_Out_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_Square_Out_2(0)__PA ,
            input => Net_1567 ,
            pad => OSC1_Square_Out_2(0)_PAD );

    Pin : Name = OSC1_Tri_Cap_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC1_Tri_Cap_2(0)__PA ,
            analog_term => Net_1565 ,
            pad => OSC1_Tri_Cap_2(0)_PAD );

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            analog_term => Net_2652 ,
            pad => Pin_3(0)_PAD );

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MIDI_OUT1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MIDI_OUT1(0)__PA ,
            input => Net_1643 ,
            pad => MIDI_OUT1(0)_PAD );

    Pin : Name = \USBMIDI_1:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBMIDI_1:Dm(0)\__PA ,
            analog_term => \USBMIDI_1:Net_597\ ,
            pad => \USBMIDI_1:Dm(0)_PAD\ );

    Pin : Name = \USBMIDI_1:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBMIDI_1:Dp(0)\__PA ,
            analog_term => \USBMIDI_1:Net_1000\ ,
            pad => \USBMIDI_1:Dp(0)_PAD\ );

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            input => Net_138 ,
            pad => Pin_1(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\OSC1_Freq_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_Freq_Timer:TimerUDB:control_7\ * 
              \OSC1_Freq_Timer:TimerUDB:per_zero\
        );
        Output = \OSC1_Freq_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\
            + !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_state_2\
        );
        Output = \MIDI1_UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_fifo_empty\ * 
              \MIDI1_UART:BUART:tx_state_2\
        );
        Output = \MIDI1_UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_fifo_notfull\
        );
        Output = \MIDI1_UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\
        );
        Output = \MIDI1_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1636 * \MIDI1_UART:BUART:pollcount_0\
            + \MIDI1_UART:BUART:pollcount_1\
        );
        Output = \MIDI1_UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI1_UART:BUART:rx_load_fifo\ * 
              \MIDI1_UART:BUART:rx_fifofull\
        );
        Output = \MIDI1_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI1_UART:BUART:rx_fifonotempty\ * 
              \MIDI1_UART:BUART:rx_state_stop1_reg\
        );
        Output = \MIDI1_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\OSC1_Freq_Timer_3:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_Freq_Timer_3:TimerUDB:control_7\ * 
              \OSC1_Freq_Timer_3:TimerUDB:per_zero\
        );
        Output = \OSC1_Freq_Timer_3:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\OSC1_Freq_Timer_2:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_Freq_Timer_2:TimerUDB:control_7\ * 
              \OSC1_Freq_Timer_2:TimerUDB:per_zero\
        );
        Output = \OSC1_Freq_Timer_2:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\OSC1_Freq_Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_Freq_Timer_1:TimerUDB:control_7\ * 
              \OSC1_Freq_Timer_1:TimerUDB:per_zero\
        );
        Output = \OSC1_Freq_Timer_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=Net_138, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_Freq_Timer:TimerUDB:control_7\ * 
              \OSC1_Freq_Timer:TimerUDB:per_zero\
        );
        Output = Net_138 (fanout=2)

    MacroCell: Name=Net_133, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_138
        );
        Output = Net_133 (fanout=2)

    MacroCell: Name=cy_tff_4, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1600
        );
        Output = cy_tff_4 (fanout=2)

    MacroCell: Name=Net_1643, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_shift_out\ * 
              !\MIDI1_UART:BUART:tx_state_2\
            + !\MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_state_2\ * !\MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_shift_out\ * 
              !\MIDI1_UART:BUART:tx_state_2\ * 
              !\MIDI1_UART:BUART:tx_counter_dp\ * 
              \MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_bitclk\ * 
              Net_1643
            + \MIDI1_UART:BUART:tx_state_2\ * Net_1643
        );
        Output = Net_1643 (fanout=2)

    MacroCell: Name=\MIDI1_UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_counter_dp\ * \MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_0\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\MIDI1_UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              !\MIDI1_UART:BUART:tx_fifo_empty\
            + !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_fifo_empty\ * 
              !\MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_fifo_empty\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_0\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\MIDI1_UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_state_2\ * \MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_counter_dp\ * \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\MIDI1_UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + !\MIDI1_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \MIDI1_UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\MIDI1_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\MIDI1_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1636 * !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              !\MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\ * 
              !\MIDI1_UART:BUART:pollcount_1\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              !\MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\ * 
              !\MIDI1_UART:BUART:pollcount_1\ * 
              !\MIDI1_UART:BUART:pollcount_0\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_4\
        );
        Output = \MIDI1_UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\MIDI1_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * !\MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_4\
        );
        Output = \MIDI1_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\MIDI1_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_4\
        );
        Output = \MIDI1_UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\MIDI1_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1636 * !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * \MIDI1_UART:BUART:rx_last\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_4\
        );
        Output = \MIDI1_UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\MIDI1_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:rx_count_2\ * !\MIDI1_UART:BUART:rx_count_1\ * 
              !\MIDI1_UART:BUART:rx_count_0\
        );
        Output = \MIDI1_UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\MIDI1_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * \MIDI1_UART:BUART:rx_state_3\ * 
              \MIDI1_UART:BUART:rx_state_2\
        );
        Output = \MIDI1_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1636 * !\MIDI1_UART:BUART:rx_count_2\ * 
              !\MIDI1_UART:BUART:rx_count_1\ * \MIDI1_UART:BUART:pollcount_1\
            + Net_1636 * !\MIDI1_UART:BUART:rx_count_2\ * 
              !\MIDI1_UART:BUART:rx_count_1\ * 
              !\MIDI1_UART:BUART:pollcount_1\ * 
              \MIDI1_UART:BUART:pollcount_0\
            + !\MIDI1_UART:BUART:rx_count_2\ * !\MIDI1_UART:BUART:rx_count_1\ * 
              \MIDI1_UART:BUART:pollcount_1\ * 
              !\MIDI1_UART:BUART:pollcount_0\
        );
        Output = \MIDI1_UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\MIDI1_UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1636 * !\MIDI1_UART:BUART:rx_count_2\ * 
              !\MIDI1_UART:BUART:rx_count_1\ * \MIDI1_UART:BUART:pollcount_0\
            + Net_1636 * !\MIDI1_UART:BUART:rx_count_2\ * 
              !\MIDI1_UART:BUART:rx_count_1\ * 
              !\MIDI1_UART:BUART:pollcount_0\
        );
        Output = \MIDI1_UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\MIDI1_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1636 * !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\ * 
              !\MIDI1_UART:BUART:pollcount_1\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\ * 
              !\MIDI1_UART:BUART:pollcount_1\ * 
              !\MIDI1_UART:BUART:pollcount_0\
        );
        Output = \MIDI1_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1636
        );
        Output = \MIDI1_UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=Net_1567, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1576
        );
        Output = Net_1567 (fanout=2)

    MacroCell: Name=Net_1600, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_Freq_Timer_3:TimerUDB:control_7\ * 
              \OSC1_Freq_Timer_3:TimerUDB:per_zero\
        );
        Output = Net_1600 (fanout=1)

    MacroCell: Name=Net_1576, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_Freq_Timer_2:TimerUDB:control_7\ * 
              \OSC1_Freq_Timer_2:TimerUDB:per_zero\
        );
        Output = Net_1576 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \OSC1_Freq_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \OSC1_Freq_Timer:TimerUDB:per_zero\ ,
            chain_out => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \OSC1_Freq_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \OSC1_Freq_Timer:TimerUDB:per_zero\ ,
            chain_in => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\
        Next in chain : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \OSC1_Freq_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \OSC1_Freq_Timer:TimerUDB:per_zero\ ,
            z0_comb => \OSC1_Freq_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \OSC1_Freq_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \OSC1_Freq_Timer:TimerUDB:status_2\ ,
            chain_in => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\MIDI1_UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \MIDI1_UART:Net_9\ ,
            cs_addr_2 => \MIDI1_UART:BUART:tx_state_1\ ,
            cs_addr_1 => \MIDI1_UART:BUART:tx_state_0\ ,
            cs_addr_0 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \MIDI1_UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \MIDI1_UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \MIDI1_UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \MIDI1_UART:Net_9\ ,
            cs_addr_0 => \MIDI1_UART:BUART:counter_load_not\ ,
            ce0_reg => \MIDI1_UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \MIDI1_UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MIDI1_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \MIDI1_UART:Net_9\ ,
            cs_addr_2 => \MIDI1_UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \MIDI1_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \MIDI1_UART:BUART:rx_bitclk_enable\ ,
            route_si => \MIDI1_UART:BUART:rx_postpoll\ ,
            f0_load => \MIDI1_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \MIDI1_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \MIDI1_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \OSC1_Freq_Timer_3:TimerUDB:control_7\ ,
            cs_addr_0 => \OSC1_Freq_Timer_3:TimerUDB:per_zero\ ,
            chain_out => \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \OSC1_Freq_Timer_3:TimerUDB:control_7\ ,
            cs_addr_0 => \OSC1_Freq_Timer_3:TimerUDB:per_zero\ ,
            chain_in => \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\
        Next in chain : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \OSC1_Freq_Timer_3:TimerUDB:control_7\ ,
            cs_addr_0 => \OSC1_Freq_Timer_3:TimerUDB:per_zero\ ,
            z0_comb => \OSC1_Freq_Timer_3:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \OSC1_Freq_Timer_3:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \OSC1_Freq_Timer_3:TimerUDB:status_2\ ,
            chain_in => \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \OSC1_Freq_Timer_2:TimerUDB:control_7\ ,
            cs_addr_0 => \OSC1_Freq_Timer_2:TimerUDB:per_zero\ ,
            chain_out => \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \OSC1_Freq_Timer_2:TimerUDB:control_7\ ,
            cs_addr_0 => \OSC1_Freq_Timer_2:TimerUDB:per_zero\ ,
            chain_in => \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\
        Next in chain : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \OSC1_Freq_Timer_2:TimerUDB:control_7\ ,
            cs_addr_0 => \OSC1_Freq_Timer_2:TimerUDB:per_zero\ ,
            z0_comb => \OSC1_Freq_Timer_2:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \OSC1_Freq_Timer_2:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \OSC1_Freq_Timer_2:TimerUDB:status_2\ ,
            chain_in => \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \OSC1_Freq_Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \OSC1_Freq_Timer_1:TimerUDB:per_zero\ ,
            chain_out => \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \OSC1_Freq_Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \OSC1_Freq_Timer_1:TimerUDB:per_zero\ ,
            chain_in => \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\
        Next in chain : \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \OSC1_Freq_Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \OSC1_Freq_Timer_1:TimerUDB:per_zero\ ,
            z0_comb => \OSC1_Freq_Timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \OSC1_Freq_Timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \OSC1_Freq_Timer_1:TimerUDB:status_2\ ,
            chain_in => \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \OSC1_Freq_Timer:TimerUDB:status_3\ ,
            status_2 => \OSC1_Freq_Timer:TimerUDB:status_2\ ,
            status_0 => \OSC1_Freq_Timer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\MIDI1_UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \MIDI1_UART:Net_9\ ,
            status_3 => \MIDI1_UART:BUART:tx_fifo_notfull\ ,
            status_2 => \MIDI1_UART:BUART:tx_status_2\ ,
            status_1 => \MIDI1_UART:BUART:tx_fifo_empty\ ,
            status_0 => \MIDI1_UART:BUART:tx_status_0\ ,
            interrupt => Net_1637 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\MIDI1_UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \MIDI1_UART:Net_9\ ,
            status_5 => \MIDI1_UART:BUART:rx_status_5\ ,
            status_4 => \MIDI1_UART:BUART:rx_status_4\ ,
            status_3 => \MIDI1_UART:BUART:rx_status_3\ ,
            interrupt => Net_1638 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\OSC1_Freq_Timer_3:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \OSC1_Freq_Timer_3:TimerUDB:status_3\ ,
            status_2 => \OSC1_Freq_Timer_3:TimerUDB:status_2\ ,
            status_0 => \OSC1_Freq_Timer_3:TimerUDB:status_tc\ ,
            interrupt => Net_1595 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\OSC1_Freq_Timer_2:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \OSC1_Freq_Timer_2:TimerUDB:status_3\ ,
            status_2 => \OSC1_Freq_Timer_2:TimerUDB:status_2\ ,
            status_0 => \OSC1_Freq_Timer_2:TimerUDB:status_tc\ ,
            interrupt => Net_1571 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\OSC1_Freq_Timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \OSC1_Freq_Timer_1:TimerUDB:status_3\ ,
            status_2 => \OSC1_Freq_Timer_1:TimerUDB:status_2\ ,
            status_0 => \OSC1_Freq_Timer_1:TimerUDB:status_tc\ ,
            interrupt => Net_1133 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \OSC1_Freq_Timer:TimerUDB:control_7\ ,
            control_6 => \OSC1_Freq_Timer:TimerUDB:control_6\ ,
            control_5 => \OSC1_Freq_Timer:TimerUDB:control_5\ ,
            control_4 => \OSC1_Freq_Timer:TimerUDB:control_4\ ,
            control_3 => \OSC1_Freq_Timer:TimerUDB:control_3\ ,
            control_2 => \OSC1_Freq_Timer:TimerUDB:control_2\ ,
            control_1 => \OSC1_Freq_Timer:TimerUDB:control_1\ ,
            control_0 => \OSC1_Freq_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\OSC1_Freq_Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \OSC1_Freq_Timer_3:TimerUDB:control_7\ ,
            control_6 => \OSC1_Freq_Timer_3:TimerUDB:control_6\ ,
            control_5 => \OSC1_Freq_Timer_3:TimerUDB:control_5\ ,
            control_4 => \OSC1_Freq_Timer_3:TimerUDB:control_4\ ,
            control_3 => \OSC1_Freq_Timer_3:TimerUDB:control_3\ ,
            control_2 => \OSC1_Freq_Timer_3:TimerUDB:control_2\ ,
            control_1 => \OSC1_Freq_Timer_3:TimerUDB:control_1\ ,
            control_0 => \OSC1_Freq_Timer_3:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\OSC1_Freq_Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \OSC1_Freq_Timer_2:TimerUDB:control_7\ ,
            control_6 => \OSC1_Freq_Timer_2:TimerUDB:control_6\ ,
            control_5 => \OSC1_Freq_Timer_2:TimerUDB:control_5\ ,
            control_4 => \OSC1_Freq_Timer_2:TimerUDB:control_4\ ,
            control_3 => \OSC1_Freq_Timer_2:TimerUDB:control_3\ ,
            control_2 => \OSC1_Freq_Timer_2:TimerUDB:control_2\ ,
            control_1 => \OSC1_Freq_Timer_2:TimerUDB:control_1\ ,
            control_0 => \OSC1_Freq_Timer_2:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\OSC1_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \OSC1_Freq_Timer_1:TimerUDB:control_7\ ,
            control_6 => \OSC1_Freq_Timer_1:TimerUDB:control_6\ ,
            control_5 => \OSC1_Freq_Timer_1:TimerUDB:control_5\ ,
            control_4 => \OSC1_Freq_Timer_1:TimerUDB:control_4\ ,
            control_3 => \OSC1_Freq_Timer_1:TimerUDB:control_3\ ,
            control_2 => \OSC1_Freq_Timer_1:TimerUDB:control_2\ ,
            control_1 => \OSC1_Freq_Timer_1:TimerUDB:control_1\ ,
            control_0 => \OSC1_Freq_Timer_1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\MIDI1_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \MIDI1_UART:Net_9\ ,
            load => \MIDI1_UART:BUART:rx_counter_load\ ,
            count_6 => \MIDI1_UART:BUART:rx_count_6\ ,
            count_5 => \MIDI1_UART:BUART:rx_count_5\ ,
            count_4 => \MIDI1_UART:BUART:rx_count_4\ ,
            count_3 => \MIDI1_UART:BUART:rx_count_3\ ,
            count_2 => \MIDI1_UART:BUART:rx_count_2\ ,
            count_1 => \MIDI1_UART:BUART:rx_count_1\ ,
            count_0 => \MIDI1_UART:BUART:rx_count_0\ ,
            tc => \MIDI1_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_1270 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =OSC1_ISR_3
        PORT MAP (
            interrupt => Net_1595 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =OSC1_ISR_2
        PORT MAP (
            interrupt => Net_1571 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\MIDI1_UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1637 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\MIDI1_UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1638 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =OSC1_ISR
        PORT MAP (
            interrupt => Net_1133 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBMIDI_1:dp_int\
        PORT MAP (
            interrupt => \USBMIDI_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBMIDI_1:ep_2\
        PORT MAP (
            interrupt => \USBMIDI_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBMIDI_1:ep_1\
        PORT MAP (
            interrupt => \USBMIDI_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBMIDI_1:ep_0\
        PORT MAP (
            interrupt => \USBMIDI_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBMIDI_1:bus_reset\
        PORT MAP (
            interrupt => \USBMIDI_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBMIDI_1:arb_int\
        PORT MAP (
            interrupt => \USBMIDI_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBMIDI_1:sof_int\
        PORT MAP (
            interrupt => Net_1644 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   13 :   19 :   32 : 40.63 %
IO                            :   29 :   19 :   48 : 60.42 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   34 :  158 :  192 : 17.71 %
  Unique P-terms              :   50 :  334 :  384 : 13.02 %
  Total P-terms               :   62 :      :      :        
  Datapath Cells              :   15 :    9 :   24 : 62.50 %
  Status Cells                :    7 :   17 :   24 : 29.17 %
    StatusI Registers         :    6 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    4 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    3 :    1 :    4 : 75.00 %
Comparator                    :    3 :    1 :    4 : 75.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    2 :    2 :    4 : 50.00 %
DAC                           :      :      :      :        
  VIDAC                       :    4 :    0 :    4 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.242ms
Tech mapping phase: Elapsed time ==> 0s.314ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC_DelSig_1:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_4@[IOP=(2)][IoId=(4)] : CV_IN(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : OSC1_Saw_Out(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : OSC1_Tri_Cap(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : OSC1_Tri_Out(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Pin_2(0) (fixed)
OpAmp[0]@[FFB(OpAmp,0)] : \OSC1_Follower:ABuf\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBMIDI_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBMIDI_1:Dp(0)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : OSC1_PW_In(0)
IO_4@[IOP=(1)][IoId=(4)] : OSC1_PW_In_2(0)
IO_2@[IOP=(2)][IoId=(2)] : OSC1_PW_In_3(0)
IO_7@[IOP=(2)][IoId=(7)] : OSC1_Saw_Out_2(0)
IO_2@[IOP=(1)][IoId=(2)] : OSC1_Saw_Out_3(0)
IO_3@[IOP=(3)][IoId=(3)] : OSC1_Tri_Cap_2(0)
IO_4@[IOP=(0)][IoId=(4)] : OSC1_Tri_Cap_3(0)
IO_7@[IOP=(3)][IoId=(7)] : OSC1_Tri_Out_2(0) (OPAMP-GPIO)
IO_0@[IOP=(0)][IoId=(0)] : OSC1_Tri_Out_3(0) (OPAMP-GPIO)
IO_5@[IOP=(0)][IoId=(5)] : Pin_3(0)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:vRef_2\
Comparator[1]@[FFB(Comparator,1)] : \OSC1_Comp:ctComp\
Comparator[2]@[FFB(Comparator,2)] : \OSC1_Comp_2:ctComp\
Comparator[0]@[FFB(Comparator,0)] : \OSC1_Comp_3:ctComp\
OpAmp[3]@[FFB(OpAmp,3)] : \OSC1_Follower_2:ABuf\ (OPAMP-GPIO)
OpAmp[2]@[FFB(OpAmp,2)] : \OSC1_Follower_3:ABuf\ (OPAMP-GPIO)
VIDAC[3]@[FFB(VIDAC,3)] : \OSC1_IDAC8:viDAC8\
VIDAC[1]@[FFB(VIDAC,1)] : \OSC1_IDAC8_2:viDAC8\
VIDAC[0]@[FFB(VIDAC,0)] : \OSC1_IDAC8_3:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \OSC1_IDAC8_SAW:viDAC8\
SC[3]@[FFB(SC,3)] : \OSC1_Inverter_2:SC\
SC[1]@[FFB(SC,1)] : \OSC1_Inverter_3:SC\
USB[0]@[FFB(USB,0)] : \USBMIDI_1:USB\
Vref[1]@[FFB(Vref,1)] : vRef_1
Log: apr.M0058: The analog placement iterative improvement is 36% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 63% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 100% done. (App=cydsfit)
Analog Placement Results:
IO_4@[IOP=(2)][IoId=(4)] : CV_IN(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : OSC1_Saw_Out(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : OSC1_Tri_Cap(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : OSC1_Tri_Out(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Pin_2(0) (fixed)
OpAmp[0]@[FFB(OpAmp,0)] : \OSC1_Follower:ABuf\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBMIDI_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBMIDI_1:Dp(0)\ (fixed)
IO_6@[IOP=(1)][IoId=(6)] : OSC1_PW_In(0)
IO_3@[IOP=(2)][IoId=(3)] : OSC1_PW_In_2(0)
IO_0@[IOP=(2)][IoId=(0)] : OSC1_PW_In_3(0)
IO_4@[IOP=(3)][IoId=(4)] : OSC1_Saw_Out_2(0)
IO_7@[IOP=(3)][IoId=(7)] : OSC1_Saw_Out_3(0)
IO_4@[IOP=(0)][IoId=(4)] : OSC1_Tri_Cap_2(0)
IO_0@[IOP=(3)][IoId=(0)] : OSC1_Tri_Cap_3(0)
IO_0@[IOP=(0)][IoId=(0)] : OSC1_Tri_Out_2(0) (OPAMP-GPIO)
IO_6@[IOP=(3)][IoId=(6)] : OSC1_Tri_Out_3(0) (OPAMP-GPIO)
IO_1@[IOP=(2)][IoId=(1)] : Pin_3(0)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:vRef_2\
Comparator[2]@[FFB(Comparator,2)] : \OSC1_Comp:ctComp\
Comparator[3]@[FFB(Comparator,3)] : \OSC1_Comp_2:ctComp\
Comparator[0]@[FFB(Comparator,0)] : \OSC1_Comp_3:ctComp\
OpAmp[2]@[FFB(OpAmp,2)] : \OSC1_Follower_2:ABuf\ (OPAMP-GPIO)
OpAmp[1]@[FFB(OpAmp,1)] : \OSC1_Follower_3:ABuf\ (OPAMP-GPIO)
VIDAC[0]@[FFB(VIDAC,0)] : \OSC1_IDAC8:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \OSC1_IDAC8_2:viDAC8\
VIDAC[1]@[FFB(VIDAC,1)] : \OSC1_IDAC8_3:viDAC8\
VIDAC[3]@[FFB(VIDAC,3)] : \OSC1_IDAC8_SAW:viDAC8\
SC[2]@[FFB(SC,2)] : \OSC1_Inverter_2:SC\
SC[1]@[FFB(SC,1)] : \OSC1_Inverter_3:SC\
USB[0]@[FFB(USB,0)] : \USBMIDI_1:USB\
Vref[1]@[FFB(Vref,1)] : vRef_1

Analog Placement phase: Elapsed time ==> 2s.770ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Net "Net_1577" overuses wire "AGL[5]"
Net "Net_1601" overuses wire "AGR[6]"
Net "Net_1601" overuses wire "AGL[6]"
Net "Net_1601" overuses wire "AGR[6]"
Net "Net_1601" overuses wire "AGR[6]"
Net "Net_1579" overuses wire "AGR[7]"
Net "Net_1333" overuses wire "AGL[6]"
Net "Net_2680" overuses wire "AGL[5]"
Net "Net_2680" overuses wire "comp2- Wire"
Net "Net_2652" overuses wire "comp2- Wire"
Net "Net_2652" overuses wire "AGR[6]"
Net "AmuxEye::OSC1_Mux_3" overuses wire "AGR[7]"
Net "AmuxEye::OSC1_Mux_3" overuses wire "AGR[7]"
Net "Net_1577" overuses wire "AGL[5]"
Net "Net_1577" overuses wire "AGR[5]"
Net "Net_1577" overuses wire "AGL[4]"
Net "Net_1601" overuses wire "AGR[4]"
Net "Net_1601" overuses wire "AGL[4]"
Net "Net_269" overuses wire "dsm0+ Wire"
Net "Net_1565" overuses wire "AGL[4]"
Net "Net_1589" overuses wire "AGR[4]"
Net "Net_2680" overuses wire "AGL[5]"
Net "Net_2652" overuses wire "dsm0+ Wire"
Net "AmuxEye::OSC1_Mux_2" overuses wire "sc2 out Sw__5b"
Net "AmuxEye::OSC1_Mux_2" overuses wire "sc2 out Wire"
Net "AmuxNose::OSC1_Mux_2" overuses wire "sc2 out Sw__5b"
Net "AmuxNose::OSC1_Mux_2" overuses wire "sc2 out Wire"
Net "AmuxEye::OSC1_Mux_3" overuses wire "AGR[5]"
Net "AmuxEye::OSC1_Mux_3" overuses wire "AGR[5]"
Net "AmuxEye::OSC1_Mux_3" overuses wire "SIO Ref[0] Sw__1b"
Net "AmuxEye::OSC1_Mux_3" overuses wire "SIO Ref[0] Sw__0b"
Net "Net_1577" overuses wire "AGR[7]"
Net "Net_1579" overuses wire "AGR[7]"
Analog Routing phase: Elapsed time ==> 0s.151ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1582 {
    p2_2
  }
  Net: Net_1577 {
    sc_2_vin
    abusl2_x_sc_2_vin
    abusl2
    abusl2_x_abusr2
    abusr2
    abusr2_x_comp_3_vminus
    comp_3_vminus
    amuxbusl_x_sc_2_vin
    amuxbusl
    amuxbusl_x_p0_0
    p0_0
    opamp_2_vminus_x_p0_0
    opamp_2_vminus
  }
  Net: Net_1584 {
    sc_2_vout
  }
  Net: Net_1606 {
    p1_5
  }
  Net: Net_1601 {
    sc_1_vin
    agr6_x_sc_1_vin
    agr6
    agr6_x_comp_1_vminus
    comp_1_vminus
    comp_1_vminus_x_comp_vref_vdda_0256
    comp_vref_vdda_0256
    comp_0_vminus_x_comp_vref_vdda_0256
    comp_0_vminus
    agr6_x_opamp_1_vminus
    opamp_1_vminus
    agr6_x_p3_6
    p3_6
  }
  Net: Net_1608 {
    sc_1_vout
  }
  Net: \ADC_DelSig_1:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC_DelSig_1:Net_244\ {
    common_vssa
  }
  Net: \ADC_DelSig_1:Net_35\ {
  }
  Net: Net_269 {
    dsm_0_vplus
    agl0_x_dsm_0_vplus
    agl0
    agl0_x_p2_4
    p2_4
  }
  Net: Net_377 {
    comp_2_vplus
    agl1_x_comp_2_vplus
    agl1
    agl1_x_p2_1
    p2_1
  }
  Net: Net_1579 {
    comp_3_vplus
    agr0_x_comp_3_vplus
    agr0
    agr0_x_p1_4
    p1_4
  }
  Net: Net_1603 {
    comp_0_vplus
    agl3_x_comp_0_vplus
    agl3
    agl3_x_p2_3
    p2_3
  }
  Net: Net_1346 {
    vidac_3_iout
    amuxbusr_x_vidac_3_iout
    amuxbusr
    amuxbusr_x_p1_7
    p1_7
  }
  Net: Net_1333 {
    vidac_0_iout
    p0_6_x_vidac_0_iout
    p0_6
    agl6_x_p0_6
    agl6
    agl6_x_opamp_0_vplus
    opamp_0_vplus
  }
  Net: Net_1565 {
    vidac_2_iout
    agl4_x_vidac_2_iout
    agl4
    agl4_x_opamp_2_vplus
    opamp_2_vplus
    p0_7_x_vidac_2_iout
    p0_7
  }
  Net: Net_1589 {
    vidac_1_iout
    p3_0_x_vidac_1_iout
    p3_0
    agr4_x_p3_0
    agr4
    agr4_x_opamp_1_vplus
    opamp_1_vplus
  }
  Net: Net_2680 {
    p0_1
    agl5_x_p0_1
    agl5
    agl5_x_comp_2_vminus
    comp_2_vminus
    opamp_0_vminus_x_p0_1
    opamp_0_vminus
  }
  Net: Net_2652 {
    common_Vdda/2
    common_Vdda/2_x_comp_vref_vdda
    comp_vref_vdda
    abusl0_x_comp_vref_vdda
    abusl0
    abusl0_x_lcd_v1
    lcd_v1
    abusl1_x_lcd_v1
    abusl1
    abusl1_x_sc_2_vref
    sc_2_vref
    abusl0_x_abusr0
    abusr0
    abusr0_x_sc_1_vref
    sc_1_vref
    agr2_x_sc_1_vref
    agr2
    agr2_x_p1_6
    p1_6
  }
  Net: \ADC_DelSig_1:Net_249\ {
  }
  Net: \ADC_DelSig_1:Net_257\ {
  }
  Net: \ADC_DelSig_1:Net_109\ {
  }
  Net: \ADC_DelSig_1:Net_34\ {
  }
  Net: \OSC1_IDAC8:Net_124\ {
  }
  Net: \OSC1_IDAC8_2:Net_124\ {
  }
  Net: \OSC1_IDAC8_3:Net_124\ {
  }
  Net: \OSC1_IDAC8_SAW:Net_124\ {
  }
  Net: AmuxNet::OSC1_Mux_2 {
    p2_2
    agl2_x_p2_2
    agl2
    agl2_x_sc_2_vout
    amuxbusl_x_p2_2
    sc_2_vout
  }
  Net: AmuxNet::OSC1_Mux_3 {
    p1_5
    agr1_x_p1_5
    agr1
    agr1_x_sc_1_vout
    agr1_x_sc_1_vin
    sc_1_vout
    sc_1_vin
  }
  Net: AmuxNet::\ADC_DelSig_1:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  sc_2_vin                                         -> Net_1577
  abusl2_x_sc_2_vin                                -> Net_1577
  abusl2                                           -> Net_1577
  abusl2_x_abusr2                                  -> Net_1577
  abusr2                                           -> Net_1577
  abusr2_x_comp_3_vminus                           -> Net_1577
  comp_3_vminus                                    -> Net_1577
  amuxbusl_x_sc_2_vin                              -> Net_1577
  amuxbusl                                         -> Net_1577
  amuxbusl_x_p0_0                                  -> Net_1577
  p0_0                                             -> Net_1577
  opamp_2_vminus_x_p0_0                            -> Net_1577
  opamp_2_vminus                                   -> Net_1577
  sc_1_vin                                         -> Net_1601
  agr6_x_sc_1_vin                                  -> Net_1601
  agr6                                             -> Net_1601
  agr6_x_comp_1_vminus                             -> Net_1601
  comp_1_vminus                                    -> Net_1601
  comp_1_vminus_x_comp_vref_vdda_0256              -> Net_1601
  comp_vref_vdda_0256                              -> Net_1601
  comp_0_vminus_x_comp_vref_vdda_0256              -> Net_1601
  comp_0_vminus                                    -> Net_1601
  agr6_x_opamp_1_vminus                            -> Net_1601
  opamp_1_vminus                                   -> Net_1601
  agr6_x_p3_6                                      -> Net_1601
  p3_6                                             -> Net_1601
  dsm_0_vplus                                      -> Net_269
  agl0_x_dsm_0_vplus                               -> Net_269
  agl0                                             -> Net_269
  agl0_x_p2_4                                      -> Net_269
  p2_4                                             -> Net_269
  comp_2_vplus                                     -> Net_377
  agl1_x_comp_2_vplus                              -> Net_377
  agl1                                             -> Net_377
  agl1_x_p2_1                                      -> Net_377
  p2_1                                             -> Net_377
  comp_3_vplus                                     -> Net_1579
  agr0_x_comp_3_vplus                              -> Net_1579
  agr0                                             -> Net_1579
  agr0_x_p1_4                                      -> Net_1579
  p1_4                                             -> Net_1579
  comp_0_vplus                                     -> Net_1603
  agl3_x_comp_0_vplus                              -> Net_1603
  agl3                                             -> Net_1603
  agl3_x_p2_3                                      -> Net_1603
  p2_3                                             -> Net_1603
  vidac_3_iout                                     -> Net_1346
  amuxbusr_x_vidac_3_iout                          -> Net_1346
  amuxbusr                                         -> Net_1346
  amuxbusr_x_p1_7                                  -> Net_1346
  p1_7                                             -> Net_1346
  vidac_0_iout                                     -> Net_1333
  p0_6_x_vidac_0_iout                              -> Net_1333
  p0_6                                             -> Net_1333
  agl6_x_p0_6                                      -> Net_1333
  agl6                                             -> Net_1333
  agl6_x_opamp_0_vplus                             -> Net_1333
  opamp_0_vplus                                    -> Net_1333
  vidac_2_iout                                     -> Net_1565
  agl4_x_vidac_2_iout                              -> Net_1565
  agl4                                             -> Net_1565
  agl4_x_opamp_2_vplus                             -> Net_1565
  opamp_2_vplus                                    -> Net_1565
  p0_7_x_vidac_2_iout                              -> Net_1565
  p0_7                                             -> Net_1565
  vidac_1_iout                                     -> Net_1589
  p3_0_x_vidac_1_iout                              -> Net_1589
  p3_0                                             -> Net_1589
  agr4_x_p3_0                                      -> Net_1589
  agr4                                             -> Net_1589
  agr4_x_opamp_1_vplus                             -> Net_1589
  opamp_1_vplus                                    -> Net_1589
  p0_1                                             -> Net_2680
  agl5_x_p0_1                                      -> Net_2680
  agl5                                             -> Net_2680
  agl5_x_comp_2_vminus                             -> Net_2680
  comp_2_vminus                                    -> Net_2680
  opamp_0_vminus_x_p0_1                            -> Net_2680
  opamp_0_vminus                                   -> Net_2680
  common_Vdda/2                                    -> Net_2652
  common_Vdda/2_x_comp_vref_vdda                   -> Net_2652
  comp_vref_vdda                                   -> Net_2652
  abusl0_x_comp_vref_vdda                          -> Net_2652
  abusl0                                           -> Net_2652
  abusl0_x_lcd_v1                                  -> Net_2652
  lcd_v1                                           -> Net_2652
  abusl1_x_lcd_v1                                  -> Net_2652
  abusl1                                           -> Net_2652
  abusl1_x_sc_2_vref                               -> Net_2652
  sc_2_vref                                        -> Net_2652
  abusl0_x_abusr0                                  -> Net_2652
  abusr0                                           -> Net_2652
  abusr0_x_sc_1_vref                               -> Net_2652
  sc_1_vref                                        -> Net_2652
  agr2_x_sc_1_vref                                 -> Net_2652
  agr2                                             -> Net_2652
  agr2_x_p1_6                                      -> Net_2652
  p1_6                                             -> Net_2652
  p2_2                                             -> Net_1582
  sc_2_vout                                        -> Net_1584
  p1_5                                             -> Net_1606
  sc_1_vout                                        -> Net_1608
  dsm_0_vminus                                     -> \ADC_DelSig_1:Net_20\
  common_vssa                                      -> \ADC_DelSig_1:Net_244\
  agl2_x_p2_2                                      -> AmuxNet::OSC1_Mux_2
  agl2                                             -> AmuxNet::OSC1_Mux_2
  agl2_x_sc_2_vout                                 -> AmuxNet::OSC1_Mux_2
  amuxbusl_x_p2_2                                  -> AmuxNet::OSC1_Mux_2
  agr1_x_p1_5                                      -> AmuxNet::OSC1_Mux_3
  agr1                                             -> AmuxNet::OSC1_Mux_3
  agr1_x_sc_1_vout                                 -> AmuxNet::OSC1_Mux_3
  agr1_x_sc_1_vin                                  -> AmuxNet::OSC1_Mux_3
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC_DelSig_1:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC_DelSig_1:AMux\
}
Mux Info {
  Mux: OSC1_Mux_2 {
     Mouth: Net_1582
     Guts:  AmuxNet::OSC1_Mux_2
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_1577
      Outer: amuxbusl_x_p2_2
      Inner: __open__
      Path {
        amuxbusl_x_p2_2
        p2_2
      }
    }
    Arm: 1 {
      Net:   Net_1584
      Outer: agl2_x_sc_2_vout
      Inner: agl2_x_p2_2
      Path {
        sc_2_vout
        agl2_x_sc_2_vout
        agl2
        agl2_x_p2_2
        p2_2
      }
    }
  }
  Mux: OSC1_Mux_3 {
     Mouth: Net_1606
     Guts:  AmuxNet::OSC1_Mux_3
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_1601
      Outer: agr1_x_sc_1_vin
      Inner: __open__
      Path {
        sc_1_vin
        agr1_x_sc_1_vin
        agr1
        agr1_x_p1_5
        p1_5
      }
    }
    Arm: 1 {
      Net:   Net_1608
      Outer: agr1_x_sc_1_vout
      Inner: __open__
      Path {
        sc_1_vout
        agr1_x_sc_1_vout
        agr1
        agr1_x_p1_5
        p1_5
      }
    }
  }
  Mux: \ADC_DelSig_1:AMux\ {
     Mouth: \ADC_DelSig_1:Net_20\
     Guts:  AmuxNet::\ADC_DelSig_1:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC_DelSig_1:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC_DelSig_1:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = True
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.326ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   16 :   32 :   48 :  33.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.69
                   Pterms :            3.63
               Macrocells :            2.13
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.122ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 450, final cost is 450 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         15 :       4.07 :       2.27
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MIDI1_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1636 * !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              !\MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\ * 
              !\MIDI1_UART:BUART:pollcount_1\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              !\MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\ * 
              !\MIDI1_UART:BUART:pollcount_1\ * 
              !\MIDI1_UART:BUART:pollcount_0\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_4\
        );
        Output = \MIDI1_UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI1_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\
        );
        Output = \MIDI1_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI1_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_4\
        );
        Output = \MIDI1_UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MIDI1_UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1636 * \MIDI1_UART:BUART:pollcount_0\
            + \MIDI1_UART:BUART:pollcount_1\
        );
        Output = \MIDI1_UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MIDI1_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1636 * !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * \MIDI1_UART:BUART:rx_last\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_4\
        );
        Output = \MIDI1_UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI1_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * !\MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !\MIDI1_UART:BUART:rx_count_6\ * 
              !\MIDI1_UART:BUART:rx_count_4\
        );
        Output = \MIDI1_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI1_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI1_UART:BUART:rx_load_fifo\ * 
              \MIDI1_UART:BUART:rx_fifofull\
        );
        Output = \MIDI1_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MIDI1_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1636
        );
        Output = \MIDI1_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\MIDI1_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \MIDI1_UART:Net_9\ ,
        cs_addr_2 => \MIDI1_UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \MIDI1_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \MIDI1_UART:BUART:rx_bitclk_enable\ ,
        route_si => \MIDI1_UART:BUART:rx_postpoll\ ,
        f0_load => \MIDI1_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \MIDI1_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \MIDI1_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\MIDI1_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \MIDI1_UART:Net_9\ ,
        load => \MIDI1_UART:BUART:rx_counter_load\ ,
        count_6 => \MIDI1_UART:BUART:rx_count_6\ ,
        count_5 => \MIDI1_UART:BUART:rx_count_5\ ,
        count_4 => \MIDI1_UART:BUART:rx_count_4\ ,
        count_3 => \MIDI1_UART:BUART:rx_count_3\ ,
        count_2 => \MIDI1_UART:BUART:rx_count_2\ ,
        count_1 => \MIDI1_UART:BUART:rx_count_1\ ,
        count_0 => \MIDI1_UART:BUART:rx_count_0\ ,
        tc => \MIDI1_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\MIDI1_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1636 * !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\ * 
              !\MIDI1_UART:BUART:pollcount_1\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\ * 
              !\MIDI1_UART:BUART:pollcount_1\ * 
              !\MIDI1_UART:BUART:pollcount_0\
        );
        Output = \MIDI1_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI1_UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1636 * !\MIDI1_UART:BUART:rx_count_2\ * 
              !\MIDI1_UART:BUART:rx_count_1\ * \MIDI1_UART:BUART:pollcount_1\
            + Net_1636 * !\MIDI1_UART:BUART:rx_count_2\ * 
              !\MIDI1_UART:BUART:rx_count_1\ * 
              !\MIDI1_UART:BUART:pollcount_1\ * 
              \MIDI1_UART:BUART:pollcount_0\
            + !\MIDI1_UART:BUART:rx_count_2\ * !\MIDI1_UART:BUART:rx_count_1\ * 
              \MIDI1_UART:BUART:pollcount_1\ * 
              !\MIDI1_UART:BUART:pollcount_0\
        );
        Output = \MIDI1_UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI1_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MIDI1_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:rx_count_2\ * !\MIDI1_UART:BUART:rx_count_1\ * 
              !\MIDI1_UART:BUART:rx_count_0\
        );
        Output = \MIDI1_UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\MIDI1_UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1636 * !\MIDI1_UART:BUART:rx_count_2\ * 
              !\MIDI1_UART:BUART:rx_count_1\ * \MIDI1_UART:BUART:pollcount_0\
            + Net_1636 * !\MIDI1_UART:BUART:rx_count_2\ * 
              !\MIDI1_UART:BUART:rx_count_1\ * 
              !\MIDI1_UART:BUART:pollcount_0\
        );
        Output = \MIDI1_UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI1_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI1_UART:BUART:rx_fifonotempty\ * 
              \MIDI1_UART:BUART:rx_state_stop1_reg\
        );
        Output = \MIDI1_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI1_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * \MIDI1_UART:BUART:rx_state_3\ * 
              \MIDI1_UART:BUART:rx_state_2\
        );
        Output = \MIDI1_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \MIDI1_UART:Net_9\ ,
        cs_addr_0 => \MIDI1_UART:BUART:counter_load_not\ ,
        ce0_reg => \MIDI1_UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \MIDI1_UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\MIDI1_UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \MIDI1_UART:Net_9\ ,
        status_5 => \MIDI1_UART:BUART:rx_status_5\ ,
        status_4 => \MIDI1_UART:BUART:rx_status_4\ ,
        status_3 => \MIDI1_UART:BUART:rx_status_3\ ,
        interrupt => Net_1638 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_1643, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_shift_out\ * 
              !\MIDI1_UART:BUART:tx_state_2\
            + !\MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_state_2\ * !\MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_shift_out\ * 
              !\MIDI1_UART:BUART:tx_state_2\ * 
              !\MIDI1_UART:BUART:tx_counter_dp\ * 
              \MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_bitclk\ * 
              Net_1643
            + \MIDI1_UART:BUART:tx_state_2\ * Net_1643
        );
        Output = Net_1643 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MIDI1_UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_counter_dp\ * \MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_0\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\MIDI1_UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_state_2\ * \MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_counter_dp\ * \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \OSC1_Freq_Timer_2:TimerUDB:control_7\ ,
        cs_addr_0 => \OSC1_Freq_Timer_2:TimerUDB:per_zero\ ,
        chain_out => \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_1576, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_Freq_Timer_2:TimerUDB:control_7\ * 
              \OSC1_Freq_Timer_2:TimerUDB:per_zero\
        );
        Output = Net_1576 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1567, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1576
        );
        Output = Net_1567 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \OSC1_Freq_Timer_3:TimerUDB:control_7\ ,
        cs_addr_0 => \OSC1_Freq_Timer_3:TimerUDB:per_zero\ ,
        chain_out => \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\OSC1_Freq_Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \OSC1_Freq_Timer_3:TimerUDB:control_7\ ,
        control_6 => \OSC1_Freq_Timer_3:TimerUDB:control_6\ ,
        control_5 => \OSC1_Freq_Timer_3:TimerUDB:control_5\ ,
        control_4 => \OSC1_Freq_Timer_3:TimerUDB:control_4\ ,
        control_3 => \OSC1_Freq_Timer_3:TimerUDB:control_3\ ,
        control_2 => \OSC1_Freq_Timer_3:TimerUDB:control_2\ ,
        control_1 => \OSC1_Freq_Timer_3:TimerUDB:control_1\ ,
        control_0 => \OSC1_Freq_Timer_3:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1600, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_Freq_Timer_3:TimerUDB:control_7\ * 
              \OSC1_Freq_Timer_3:TimerUDB:per_zero\
        );
        Output = Net_1600 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=cy_tff_4, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1600
        );
        Output = cy_tff_4 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \OSC1_Freq_Timer_3:TimerUDB:control_7\ ,
        cs_addr_0 => \OSC1_Freq_Timer_3:TimerUDB:per_zero\ ,
        chain_in => \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u0\
    Next in chain : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MIDI1_UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\
            + !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_state_2\
        );
        Output = \MIDI1_UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\MIDI1_UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \MIDI1_UART:Net_9\ ,
        cs_addr_2 => \MIDI1_UART:BUART:tx_state_1\ ,
        cs_addr_1 => \MIDI1_UART:BUART:tx_state_0\ ,
        cs_addr_0 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \MIDI1_UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \MIDI1_UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \MIDI1_UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\MIDI1_UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_fifo_notfull\
        );
        Output = \MIDI1_UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI1_UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_fifo_empty\ * 
              \MIDI1_UART:BUART:tx_state_2\
        );
        Output = \MIDI1_UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\MIDI1_UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              !\MIDI1_UART:BUART:tx_fifo_empty\
            + !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_fifo_empty\ * 
              !\MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_fifo_empty\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_0\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\MIDI1_UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\MIDI1_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + !\MIDI1_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \MIDI1_UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \OSC1_Freq_Timer_2:TimerUDB:control_7\ ,
        cs_addr_0 => \OSC1_Freq_Timer_2:TimerUDB:per_zero\ ,
        chain_in => \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u0\
    Next in chain : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\

statusicell: Name =\MIDI1_UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \MIDI1_UART:Net_9\ ,
        status_3 => \MIDI1_UART:BUART:tx_fifo_notfull\ ,
        status_2 => \MIDI1_UART:BUART:tx_status_2\ ,
        status_1 => \MIDI1_UART:BUART:tx_fifo_empty\ ,
        status_0 => \MIDI1_UART:BUART:tx_status_0\ ,
        interrupt => Net_1637 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\OSC1_Freq_Timer_2:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_Freq_Timer_2:TimerUDB:control_7\ * 
              \OSC1_Freq_Timer_2:TimerUDB:per_zero\
        );
        Output = \OSC1_Freq_Timer_2:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \OSC1_Freq_Timer_2:TimerUDB:control_7\ ,
        cs_addr_0 => \OSC1_Freq_Timer_2:TimerUDB:per_zero\ ,
        z0_comb => \OSC1_Freq_Timer_2:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \OSC1_Freq_Timer_2:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \OSC1_Freq_Timer_2:TimerUDB:status_2\ ,
        chain_in => \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \OSC1_Freq_Timer_2:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\OSC1_Freq_Timer_2:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \OSC1_Freq_Timer_2:TimerUDB:status_3\ ,
        status_2 => \OSC1_Freq_Timer_2:TimerUDB:status_2\ ,
        status_0 => \OSC1_Freq_Timer_2:TimerUDB:status_tc\ ,
        interrupt => Net_1571 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\OSC1_Freq_Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \OSC1_Freq_Timer_2:TimerUDB:control_7\ ,
        control_6 => \OSC1_Freq_Timer_2:TimerUDB:control_6\ ,
        control_5 => \OSC1_Freq_Timer_2:TimerUDB:control_5\ ,
        control_4 => \OSC1_Freq_Timer_2:TimerUDB:control_4\ ,
        control_3 => \OSC1_Freq_Timer_2:TimerUDB:control_3\ ,
        control_2 => \OSC1_Freq_Timer_2:TimerUDB:control_2\ ,
        control_1 => \OSC1_Freq_Timer_2:TimerUDB:control_1\ ,
        control_0 => \OSC1_Freq_Timer_2:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\OSC1_Freq_Timer_3:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_Freq_Timer_3:TimerUDB:control_7\ * 
              \OSC1_Freq_Timer_3:TimerUDB:per_zero\
        );
        Output = \OSC1_Freq_Timer_3:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \OSC1_Freq_Timer_3:TimerUDB:control_7\ ,
        cs_addr_0 => \OSC1_Freq_Timer_3:TimerUDB:per_zero\ ,
        z0_comb => \OSC1_Freq_Timer_3:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \OSC1_Freq_Timer_3:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \OSC1_Freq_Timer_3:TimerUDB:status_2\ ,
        chain_in => \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \OSC1_Freq_Timer_3:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\OSC1_Freq_Timer_3:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \OSC1_Freq_Timer_3:TimerUDB:status_3\ ,
        status_2 => \OSC1_Freq_Timer_3:TimerUDB:status_2\ ,
        status_0 => \OSC1_Freq_Timer_3:TimerUDB:status_tc\ ,
        interrupt => Net_1595 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
datapathcell: Name =\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \OSC1_Freq_Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \OSC1_Freq_Timer_1:TimerUDB:per_zero\ ,
        chain_out => \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] contents:
datapathcell: Name =\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \OSC1_Freq_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \OSC1_Freq_Timer:TimerUDB:per_zero\ ,
        chain_out => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(3,0)] contents:
datapathcell: Name =\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \OSC1_Freq_Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \OSC1_Freq_Timer_1:TimerUDB:per_zero\ ,
        chain_in => \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u0\
    Next in chain : \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u2\

controlcell: Name =\OSC1_Freq_Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \OSC1_Freq_Timer_1:TimerUDB:control_7\ ,
        control_6 => \OSC1_Freq_Timer_1:TimerUDB:control_6\ ,
        control_5 => \OSC1_Freq_Timer_1:TimerUDB:control_5\ ,
        control_4 => \OSC1_Freq_Timer_1:TimerUDB:control_4\ ,
        control_3 => \OSC1_Freq_Timer_1:TimerUDB:control_3\ ,
        control_2 => \OSC1_Freq_Timer_1:TimerUDB:control_2\ ,
        control_1 => \OSC1_Freq_Timer_1:TimerUDB:control_1\ ,
        control_0 => \OSC1_Freq_Timer_1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\OSC1_Freq_Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_Freq_Timer_1:TimerUDB:control_7\ * 
              \OSC1_Freq_Timer_1:TimerUDB:per_zero\
        );
        Output = \OSC1_Freq_Timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \OSC1_Freq_Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \OSC1_Freq_Timer_1:TimerUDB:per_zero\ ,
        z0_comb => \OSC1_Freq_Timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \OSC1_Freq_Timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \OSC1_Freq_Timer_1:TimerUDB:status_2\ ,
        chain_in => \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \OSC1_Freq_Timer_1:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\OSC1_Freq_Timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \OSC1_Freq_Timer_1:TimerUDB:status_3\ ,
        status_2 => \OSC1_Freq_Timer_1:TimerUDB:status_2\ ,
        status_0 => \OSC1_Freq_Timer_1:TimerUDB:status_tc\ ,
        interrupt => Net_1133 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_138, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_Freq_Timer:TimerUDB:control_7\ * 
              \OSC1_Freq_Timer:TimerUDB:per_zero\
        );
        Output = Net_138 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_133, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_138
        );
        Output = Net_133 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\OSC1_Freq_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OSC1_Freq_Timer:TimerUDB:control_7\ * 
              \OSC1_Freq_Timer:TimerUDB:per_zero\
        );
        Output = \OSC1_Freq_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \OSC1_Freq_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \OSC1_Freq_Timer:TimerUDB:per_zero\ ,
        z0_comb => \OSC1_Freq_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \OSC1_Freq_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \OSC1_Freq_Timer:TimerUDB:status_2\ ,
        chain_in => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\OSC1_Freq_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \OSC1_Freq_Timer:TimerUDB:status_3\ ,
        status_2 => \OSC1_Freq_Timer:TimerUDB:status_2\ ,
        status_0 => \OSC1_Freq_Timer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
datapathcell: Name =\OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \OSC1_Freq_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \OSC1_Freq_Timer:TimerUDB:per_zero\ ,
        chain_in => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u0\
    Next in chain : \OSC1_Freq_Timer:TimerUDB:sT24:timerdp:u2\

controlcell: Name =\OSC1_Freq_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \OSC1_Freq_Timer:TimerUDB:control_7\ ,
        control_6 => \OSC1_Freq_Timer:TimerUDB:control_6\ ,
        control_5 => \OSC1_Freq_Timer:TimerUDB:control_5\ ,
        control_4 => \OSC1_Freq_Timer:TimerUDB:control_4\ ,
        control_3 => \OSC1_Freq_Timer:TimerUDB:control_3\ ,
        control_2 => \OSC1_Freq_Timer:TimerUDB:control_2\ ,
        control_1 => \OSC1_Freq_Timer:TimerUDB:control_1\ ,
        control_0 => \OSC1_Freq_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =OSC1_ISR
        PORT MAP (
            interrupt => Net_1133 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =OSC1_ISR_2
        PORT MAP (
            interrupt => Net_1571 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =OSC1_ISR_3
        PORT MAP (
            interrupt => Net_1595 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\MIDI1_UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1638 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\MIDI1_UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_1637 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USBMIDI_1:ep_1\
        PORT MAP (
            interrupt => \USBMIDI_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\USBMIDI_1:ep_2\
        PORT MAP (
            interrupt => \USBMIDI_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBMIDI_1:dp_int\
        PORT MAP (
            interrupt => \USBMIDI_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBMIDI_1:sof_int\
        PORT MAP (
            interrupt => Net_1644 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBMIDI_1:arb_int\
        PORT MAP (
            interrupt => \USBMIDI_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBMIDI_1:bus_reset\
        PORT MAP (
            interrupt => \USBMIDI_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBMIDI_1:ep_0\
        PORT MAP (
            interrupt => \USBMIDI_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_1270 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = OSC1_Tri_Out_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_Tri_Out_2(0)__PA ,
        analog_term => Net_1577 ,
        pad => OSC1_Tri_Out_2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = OSC1_Tri_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_Tri_Out(0)__PA ,
        analog_term => Net_2680 ,
        pad => OSC1_Tri_Out(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        input => Net_138 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = OSC1_Square_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_Square_Out(0)__PA ,
        input => Net_133 ,
        pad => OSC1_Square_Out(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = OSC1_Pulse_Out_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_Pulse_Out_2(0)__PA ,
        input => Net_1580 ,
        pad => OSC1_Pulse_Out_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = OSC1_Tri_Cap(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_Tri_Cap(0)__PA ,
        analog_term => Net_1333 ,
        pad => OSC1_Tri_Cap(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = OSC1_Tri_Cap_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_Tri_Cap_2(0)__PA ,
        analog_term => Net_1565 ,
        pad => OSC1_Tri_Cap_2(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = MIDI_IN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MIDI_IN1(0)__PA ,
        fb => Net_1636 ,
        pad => MIDI_IN1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = OSC1_PW_In_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_PW_In_2(0)__PA ,
        analog_term => Net_1579 ,
        pad => OSC1_PW_In_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = OSC1_Saw_Out_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_Saw_Out_3(0)__PA ,
        analog_term => Net_1606 ,
        pad => OSC1_Saw_Out_3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        analog_term => Net_2652 ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = OSC1_Saw_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_Saw_Out(0)__PA ,
        analog_term => Net_1346 ,
        pad => OSC1_Saw_Out(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = OSC1_PW_In(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_PW_In(0)__PA ,
        analog_term => Net_377 ,
        pad => OSC1_PW_In(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = OSC1_Saw_Out_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_Saw_Out_2(0)__PA ,
        analog_term => Net_1582 ,
        pad => OSC1_Saw_Out_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = OSC1_PW_In_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_PW_In_3(0)__PA ,
        analog_term => Net_1603 ,
        pad => OSC1_PW_In_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = CV_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CV_IN(0)__PA ,
        analog_term => Net_269 ,
        pad => CV_IN(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = OSC1_Square_Out_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_Square_Out_2(0)__PA ,
        input => Net_1567 ,
        pad => OSC1_Square_Out_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = OSC1_Pulse_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_Pulse_Out(0)__PA ,
        input => Net_460 ,
        pad => OSC1_Pulse_Out(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = OSC1_Tri_Cap_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_Tri_Cap_3(0)__PA ,
        analog_term => Net_1589 ,
        pad => OSC1_Tri_Cap_3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = OSC1_Tri_Out_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_Tri_Out_3(0)__PA ,
        analog_term => Net_1601 ,
        pad => OSC1_Tri_Out_3(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = OSC1_Pulse_Out_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_Pulse_Out_3(0)__PA ,
        input => Net_1604 ,
        pad => OSC1_Pulse_Out_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = OSC1_Square_Out_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC1_Square_Out_3(0)__PA ,
        input => cy_tff_4 ,
        pad => OSC1_Square_Out_3(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBMIDI_1:Dp\
        PORT MAP (
            in_clock_en => Net_1306 ,
            in_reset => zero ,
            out_clock_en => Net_1306 ,
            out_reset => zero ,
            interrupt => \USBMIDI_1:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "0d776c25-0fda-4bff-af2b-9962432af301/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=4]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MIDI_OUT1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MIDI_OUT1(0)__PA ,
        input => Net_1643 ,
        pad => MIDI_OUT1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBMIDI_1:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBMIDI_1:Dp(0)\__PA ,
        analog_term => \USBMIDI_1:Net_1000\ ,
        pad => \USBMIDI_1:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBMIDI_1:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBMIDI_1:Dm(0)\__PA ,
        analog_term => \USBMIDI_1:Net_597\ ,
        pad => \USBMIDI_1:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC_DelSig_1:Net_93\ ,
            dclk_0 => \ADC_DelSig_1:Net_93_local\ ,
            aclk_glb_0 => \ADC_DelSig_1:Net_488\ ,
            aclk_0 => \ADC_DelSig_1:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC_DelSig_1:Net_488_adig\ ,
            clk_a_dig_0 => \ADC_DelSig_1:Net_488_adig_local\ ,
            dclk_glb_1 => \MIDI1_UART:Net_9\ ,
            dclk_1 => \MIDI1_UART:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,0): 
    comparatorcell: Name =\OSC1_Comp_3:ctComp\
        PORT MAP (
            vplus => Net_1603 ,
            vminus => Net_1601 ,
            out => Net_1604 );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,2): 
    comparatorcell: Name =\OSC1_Comp:ctComp\
        PORT MAP (
            vplus => Net_377 ,
            vminus => Net_2680 ,
            out => Net_460 );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,3): 
    comparatorcell: Name =\OSC1_Comp_2:ctComp\
        PORT MAP (
            vplus => Net_1579 ,
            vminus => Net_1577 ,
            out => Net_1580 );
        Properties:
        {
            cy_registers = ""
        }
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_DelSig_1:DSM\
        PORT MAP (
            aclock => \ADC_DelSig_1:Net_488\ ,
            vplus => Net_269 ,
            vminus => \ADC_DelSig_1:Net_20\ ,
            reset_dec => \ADC_DelSig_1:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig_1:Net_93_local\ ,
            ext_pin_1 => \ADC_DelSig_1:Net_249\ ,
            ext_pin_2 => \ADC_DelSig_1:Net_257\ ,
            ext_vssa => \ADC_DelSig_1:Net_109\ ,
            qtz_ref => \ADC_DelSig_1:Net_34\ ,
            dec_clock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig_1:Net_245_7\ ,
            dout_udb_6 => \ADC_DelSig_1:Net_245_6\ ,
            dout_udb_5 => \ADC_DelSig_1:Net_245_5\ ,
            dout_udb_4 => \ADC_DelSig_1:Net_245_4\ ,
            dout_udb_3 => \ADC_DelSig_1:Net_245_3\ ,
            dout_udb_2 => \ADC_DelSig_1:Net_245_2\ ,
            dout_udb_1 => \ADC_DelSig_1:Net_245_1\ ,
            dout_udb_0 => \ADC_DelSig_1:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 20
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_DelSig_1:DEC\
        PORT MAP (
            aclock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig_1:mod_reset\ ,
            interrupt => Net_1270 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: 
    SC Block @ F(SC,1): 
    sccell: Name =\OSC1_Inverter_3:SC\
        PORT MAP (
            vref => Net_2652 ,
            vin => Net_1601 ,
            modout => \OSC1_Inverter_3:Net_30\ ,
            vout => Net_1608 );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ F(SC,2): 
    sccell: Name =\OSC1_Inverter_2:SC\
        PORT MAP (
            vref => Net_2652 ,
            vin => Net_1577 ,
            modout => \OSC1_Inverter_2:Net_30\ ,
            vout => Net_1584 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBMIDI_1:USB\
        PORT MAP (
            dp => \USBMIDI_1:Net_1000\ ,
            dm => \USBMIDI_1:Net_597\ ,
            sof_int => Net_1644 ,
            arb_int => \USBMIDI_1:Net_1889\ ,
            usb_int => \USBMIDI_1:Net_1876\ ,
            ept_int_8 => \USBMIDI_1:ep_int_8\ ,
            ept_int_7 => \USBMIDI_1:ep_int_7\ ,
            ept_int_6 => \USBMIDI_1:ep_int_6\ ,
            ept_int_5 => \USBMIDI_1:ep_int_5\ ,
            ept_int_4 => \USBMIDI_1:ep_int_4\ ,
            ept_int_3 => \USBMIDI_1:ep_int_3\ ,
            ept_int_2 => \USBMIDI_1:ep_int_2\ ,
            ept_int_1 => \USBMIDI_1:ep_int_1\ ,
            ept_int_0 => \USBMIDI_1:ep_int_0\ ,
            ord_int => \USBMIDI_1:Net_95\ ,
            dma_req_7 => \USBMIDI_1:dma_request_7\ ,
            dma_req_6 => \USBMIDI_1:dma_request_6\ ,
            dma_req_5 => \USBMIDI_1:dma_request_5\ ,
            dma_req_4 => \USBMIDI_1:dma_request_4\ ,
            dma_req_3 => \USBMIDI_1:dma_request_3\ ,
            dma_req_2 => \USBMIDI_1:dma_request_2\ ,
            dma_req_1 => \USBMIDI_1:dma_request_1\ ,
            dma_req_0 => \USBMIDI_1:dma_request_0\ ,
            dma_termin => \USBMIDI_1:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\OSC1_IDAC8:viDAC8\
        PORT MAP (
            idir => Net_133 ,
            vout => \OSC1_IDAC8:Net_124\ ,
            iout => Net_1333 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,1): 
    vidaccell: Name =\OSC1_IDAC8_3:viDAC8\
        PORT MAP (
            idir => cy_tff_4 ,
            vout => \OSC1_IDAC8_3:Net_124\ ,
            iout => Net_1589 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\OSC1_IDAC8_2:viDAC8\
        PORT MAP (
            idir => Net_1567 ,
            vout => \OSC1_IDAC8_2:Net_124\ ,
            iout => Net_1565 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\OSC1_IDAC8_SAW:viDAC8\
        PORT MAP (
            vout => \OSC1_IDAC8_SAW:Net_124\ ,
            iout => Net_1346 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp group 0: 
    Opamp Block @ F(OpAmp,0): 
    abufcell: Name =\OSC1_Follower:ABuf\
        PORT MAP (
            vplus => Net_1333 ,
            vminus => Net_2680 ,
            vout => Net_2680 );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ F(OpAmp,1): 
    abufcell: Name =\OSC1_Follower_3:ABuf\
        PORT MAP (
            vplus => Net_1589 ,
            vminus => Net_1601 ,
            vout => Net_1601 );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ F(OpAmp,2): 
    abufcell: Name =\OSC1_Follower_2:ABuf\
        PORT MAP (
            vplus => Net_1565 ,
            vminus => Net_1577 ,
            vout => Net_1577 );
        Properties:
        {
            cy_registers = ""
        }
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,1): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_2652 );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC_DelSig_1:vRef_2\
        PORT MAP (
            vout => \ADC_DelSig_1:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR ADC group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_DelSig_1:AMux\
        PORT MAP (
            muxin_1 => \ADC_DelSig_1:Net_35\ ,
            muxin_0 => \ADC_DelSig_1:Net_244\ ,
            vout => \ADC_DelSig_1:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =OSC1_Mux_2
        PORT MAP (
            muxin_1 => Net_1584 ,
            muxin_0 => Net_1577 ,
            vout => Net_1582 );
        Properties:
        {
            api_type = 1
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 1
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =OSC1_Mux_3
        PORT MAP (
            muxin_1 => Net_1608 ,
            muxin_0 => Net_1601 ,
            vout => Net_1606 );
        Properties:
        {
            api_type = 1
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                      | 
Port | Pin | Fixed |      Type |       Drive Mode |                 Name | Connections
-----+-----+-------+-----------+------------------+----------------------+-----------------------------
   0 |   0 |       |      NONE |      HI_Z_ANALOG |    OSC1_Tri_Out_2(0) | Analog(Net_1577)
     |   1 |     * |      NONE |      HI_Z_ANALOG |      OSC1_Tri_Out(0) | Analog(Net_2680)
     |   2 |       |      NONE |         CMOS_OUT |             Pin_1(0) | In(Net_138)
     |   3 |       |      NONE |         CMOS_OUT |   OSC1_Square_Out(0) | In(Net_133)
     |   5 |       |      NONE |         CMOS_OUT |  OSC1_Pulse_Out_2(0) | In(Net_1580)
     |   6 |     * |      NONE |      HI_Z_ANALOG |      OSC1_Tri_Cap(0) | Analog(Net_1333)
     |   7 |       |      NONE |      HI_Z_ANALOG |    OSC1_Tri_Cap_2(0) | Analog(Net_1565)
-----+-----+-------+-----------+------------------+----------------------+-----------------------------
   1 |   2 |       |      NONE |     HI_Z_DIGITAL |          MIDI_IN1(0) | FB(Net_1636)
     |   4 |       |      NONE |      HI_Z_ANALOG |      OSC1_PW_In_2(0) | Analog(Net_1579)
     |   5 |       |      NONE |      HI_Z_ANALOG |    OSC1_Saw_Out_3(0) | Analog(Net_1606)
     |   6 |       |      NONE |      HI_Z_ANALOG |             Pin_3(0) | Analog(Net_2652)
     |   7 |     * |      NONE |      HI_Z_ANALOG |      OSC1_Saw_Out(0) | Analog(Net_1346)
-----+-----+-------+-----------+------------------+----------------------+-----------------------------
   2 |   1 |       |      NONE |      HI_Z_ANALOG |        OSC1_PW_In(0) | Analog(Net_377)
     |   2 |       |      NONE |      HI_Z_ANALOG |    OSC1_Saw_Out_2(0) | Analog(Net_1582)
     |   3 |       |      NONE |      HI_Z_ANALOG |      OSC1_PW_In_3(0) | Analog(Net_1603)
     |   4 |     * |      NONE |      HI_Z_ANALOG |             CV_IN(0) | Analog(Net_269)
     |   5 |       |      NONE |         CMOS_OUT | OSC1_Square_Out_2(0) | In(Net_1567)
     |   6 |       |      NONE |         CMOS_OUT |    OSC1_Pulse_Out(0) | In(Net_460)
-----+-----+-------+-----------+------------------+----------------------+-----------------------------
   3 |   0 |       |      NONE |      HI_Z_ANALOG |    OSC1_Tri_Cap_3(0) | Analog(Net_1589)
     |   6 |       |      NONE |      HI_Z_ANALOG |    OSC1_Tri_Out_3(0) | Analog(Net_1601)
-----+-----+-------+-----------+------------------+----------------------+-----------------------------
  12 |   2 |       |      NONE |         CMOS_OUT |  OSC1_Pulse_Out_3(0) | In(Net_1604)
     |   4 |       |      NONE |         CMOS_OUT | OSC1_Square_Out_3(0) | In(cy_tff_4)
-----+-----+-------+-----------+------------------+----------------------+-----------------------------
  15 |   4 |     * |      NONE |         CMOS_OUT |             Pin_2(0) | 
     |   5 |       |      NONE |         CMOS_OUT |         MIDI_OUT1(0) | In(Net_1643)
     |   6 |       |   FALLING |      HI_Z_ANALOG |    \USBMIDI_1:Dp(0)\ | Analog(\USBMIDI_1:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG |    \USBMIDI_1:Dm(0)\ | Analog(\USBMIDI_1:Net_597\)
-------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 2s.054ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.968ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.230ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.042ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in DCO_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.549ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.242ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.696ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.737ms
API generation phase: Elapsed time ==> 3s.094ms
Dependency generation phase: Elapsed time ==> 0s.020ms
Cleanup phase: Elapsed time ==> 0s.000ms
