// Seed: 2494055136
module module_0 ();
  wire id_1;
  ;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    output wand id_2,
    input tri id_3,
    input wor id_4,
    output supply1 id_5,
    input tri id_6,
    output supply1 id_7,
    input tri0 id_8,
    input wand id_9
);
  wire id_11;
  assign id_2 = ~id_4 == id_11;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wand id_0,
    input supply0 id_1,
    output tri1 id_2,
    output supply0 id_3,
    output wor id_4,
    input tri id_5,
    input wand id_6,
    input supply0 id_7,
    output logic id_8
);
  assign id_4 = -1;
  module_0 modCall_1 ();
  always_ff id_8 = id_7;
  assign id_8 = id_5;
  localparam id_10 = 1;
endmodule
