#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001fd49f51b20 .scope module, "differentiator_tb" "differentiator_tb" 2 3;
 .timescale -9 -12;
v000001fd49fafcc0_0 .var "clk", 0 0;
v000001fd49faf0e0_0 .var "in", 3 0;
v000001fd49fafae0_0 .net "out", 15 0, v000001fd49fac100_0;  1 drivers
v000001fd49faefa0_0 .var "ready", 0 0;
v000001fd49faf220_0 .var "reset", 0 0;
v000001fd49faf900_0 .var "s1", 0 0;
v000001fd49fadec0_0 .var "s2", 0 0;
v000001fd49faf5e0_0 .var "s3", 0 0;
v000001fd49fae0a0_0 .var "s4", 0 0;
v000001fd49faf040_0 .net "valid", 0 0, v000001fd49faac90_0;  1 drivers
E_000001fd49f4be80 .event anyedge, v000001fd49faac90_0;
S_000001fd49f51cb0 .scope module, "dut" "differentiator" 2 11, 3 1 0, S_000001fd49f51b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ready";
    .port_info 3 /INPUT 1 "s1";
    .port_info 4 /INPUT 1 "s2";
    .port_info 5 /INPUT 1 "s3";
    .port_info 6 /INPUT 1 "s4";
    .port_info 7 /INPUT 4 "in";
    .port_info 8 /OUTPUT 16 "out";
    .port_info 9 /OUTPUT 1 "valid";
v000001fd49faca60_0 .net "clk", 0 0, v000001fd49fafcc0_0;  1 drivers
v000001fd49fada00_0 .net "continue_while", 0 0, v000001fd49fac060_0;  1 drivers
v000001fd49facc40_0 .net "in", 3 0, v000001fd49faf0e0_0;  1 drivers
RS_000001fd49f52be8 .resolv tri, v000001fd49f2df00_0, v000001fd49fac920_0;
v000001fd49fabd40_0 .net8 "load_a", 0 0, RS_000001fd49f52be8;  2 drivers
RS_000001fd49f52c18 .resolv tri, v000001fd49f2dfa0_0, v000001fd49fad6e0_0;
v000001fd49fadaa0_0 .net8 "load_dx", 0 0, RS_000001fd49f52c18;  2 drivers
RS_000001fd49f52c48 .resolv tri, v000001fd49f2e040_0, v000001fd49fad140_0;
v000001fd49facb00_0 .net8 "load_u", 0 0, RS_000001fd49f52c48;  2 drivers
RS_000001fd49f52c78 .resolv tri, v000001fd49f2e0e0_0, v000001fd49fac6a0_0;
v000001fd49fac420_0 .net8 "load_x", 0 0, RS_000001fd49f52c78;  2 drivers
v000001fd49fac4c0_0 .net "out", 15 0, v000001fd49fac100_0;  alias, 1 drivers
v000001fd49fac380_0 .net "ready", 0 0, v000001fd49faefa0_0;  1 drivers
v000001fd49fac560_0 .net "reset", 0 0, v000001fd49faf220_0;  1 drivers
v000001fd49fac2e0_0 .net "s1", 0 0, v000001fd49faf900_0;  1 drivers
v000001fd49fac600_0 .net "s2", 0 0, v000001fd49fadec0_0;  1 drivers
v000001fd49fad5a0_0 .net "s3", 0 0, v000001fd49faf5e0_0;  1 drivers
v000001fd49fac7e0_0 .net "s4", 0 0, v000001fd49fae0a0_0;  1 drivers
RS_000001fd49f52df8 .resolv tri, v000001fd49faadd0_0, v000001fd49fad3c0_0;
v000001fd49fac880_0 .net8 "state", 3 0, RS_000001fd49f52df8;  2 drivers
v000001fd49facba0_0 .net "valid", 0 0, v000001fd49faac90_0;  alias, 1 drivers
S_000001fd49f35f90 .scope module, "ctrl" "controller" 3 12, 4 1 0, S_000001fd49f51cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "s1";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s3";
    .port_info 5 /INPUT 1 "s4";
    .port_info 6 /INPUT 1 "continue_while";
    .port_info 7 /INPUT 1 "ready";
    .port_info 8 /OUTPUT 4 "state";
    .port_info 9 /OUTPUT 1 "load_a";
    .port_info 10 /OUTPUT 1 "load_dx";
    .port_info 11 /OUTPUT 1 "load_x";
    .port_info 12 /OUTPUT 1 "load_u";
    .port_info 13 /OUTPUT 1 "valid";
P_000001fd49f36120 .param/l "S_COMPUTE_1" 1 4 15, C4<0010>;
P_000001fd49f36158 .param/l "S_COMPUTE_1_IS" 1 4 16, C4<0011>;
P_000001fd49f36190 .param/l "S_COMPUTE_2" 1 4 17, C4<0100>;
P_000001fd49f361c8 .param/l "S_COMPUTE_2_IS" 1 4 18, C4<0101>;
P_000001fd49f36200 .param/l "S_COMPUTE_3" 1 4 19, C4<0110>;
P_000001fd49f36238 .param/l "S_COMPUTE_3_IS" 1 4 20, C4<0111>;
P_000001fd49f36270 .param/l "S_COMPUTE_4" 1 4 21, C4<1000>;
P_000001fd49f362a8 .param/l "S_COMPUTE_4_IS" 1 4 22, C4<1001>;
P_000001fd49f362e0 .param/l "S_DONE" 1 4 23, C4<1010>;
P_000001fd49f36318 .param/l "S_IDLE" 1 4 13, C4<0000>;
P_000001fd49f36350 .param/l "S_READ" 1 4 14, C4<0001>;
v000001fd49f49f40_0 .net "clk", 0 0, v000001fd49fafcc0_0;  alias, 1 drivers
v000001fd49f44030_0 .net "continue_while", 0 0, v000001fd49fac060_0;  alias, 1 drivers
v000001fd49eb6e20_0 .var "current_state", 3 0;
v000001fd49f2df00_0 .var "load_a", 0 0;
v000001fd49f2dfa0_0 .var "load_dx", 0 0;
v000001fd49f2e040_0 .var "load_u", 0 0;
v000001fd49f2e0e0_0 .var "load_x", 0 0;
v000001fd49f2e180_0 .var "next_state", 3 0;
v000001fd49f2e220_0 .net "ready", 0 0, v000001fd49faefa0_0;  alias, 1 drivers
v000001fd49f2e2c0_0 .net "reset", 0 0, v000001fd49faf220_0;  alias, 1 drivers
v000001fd49fab050_0 .net "s1", 0 0, v000001fd49faf900_0;  alias, 1 drivers
v000001fd49fab190_0 .net "s2", 0 0, v000001fd49fadec0_0;  alias, 1 drivers
v000001fd49faafb0_0 .net "s3", 0 0, v000001fd49faf5e0_0;  alias, 1 drivers
v000001fd49faad30_0 .net "s4", 0 0, v000001fd49fae0a0_0;  alias, 1 drivers
v000001fd49faadd0_0 .var "state", 3 0;
v000001fd49faac90_0 .var "valid", 0 0;
E_000001fd49f4c0c0 .event posedge, v000001fd49f2e2c0_0, v000001fd49f49f40_0;
S_000001fd49f14250 .scope module, "dp" "datapath" 3 30, 5 1 0, S_000001fd49f51cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "continue_while";
    .port_info 3 /OUTPUT 4 "state";
    .port_info 4 /OUTPUT 1 "load_a";
    .port_info 5 /OUTPUT 1 "load_dx";
    .port_info 6 /OUTPUT 1 "load_x";
    .port_info 7 /OUTPUT 1 "load_u";
    .port_info 8 /INPUT 4 "in";
    .port_info 9 /OUTPUT 16 "out";
P_000001fd49f143e0 .param/l "S_COMPUTE_1" 1 5 13, C4<0010>;
P_000001fd49f14418 .param/l "S_COMPUTE_1_IS" 1 5 14, C4<0011>;
P_000001fd49f14450 .param/l "S_COMPUTE_2" 1 5 15, C4<0100>;
P_000001fd49f14488 .param/l "S_COMPUTE_2_IS" 1 5 16, C4<0101>;
P_000001fd49f144c0 .param/l "S_COMPUTE_3" 1 5 17, C4<0110>;
P_000001fd49f144f8 .param/l "S_COMPUTE_3_IS" 1 5 18, C4<0111>;
P_000001fd49f14530 .param/l "S_COMPUTE_4" 1 5 19, C4<1000>;
P_000001fd49f14568 .param/l "S_COMPUTE_4_IS" 1 5 20, C4<1001>;
P_000001fd49f145a0 .param/l "S_DONE" 1 5 21, C4<1010>;
P_000001fd49f145d8 .param/l "S_IDLE" 1 5 11, C4<0000>;
P_000001fd49f14610 .param/l "S_READ" 1 5 12, C4<0001>;
v000001fd49fad8c0_0 .var/s "a", 3 0;
v000001fd49face20_0 .var/s "a1", 7 0;
v000001fd49facce0_0 .net/s "a1o", 15 0, L_000001fd49fae3c0;  1 drivers
v000001fd49fadb40_0 .var/s "a2", 7 0;
v000001fd49fad640_0 .var "add_sub_ctrl", 0 0;
v000001fd49facd80_0 .net "clk", 0 0, v000001fd49fafcc0_0;  alias, 1 drivers
v000001fd49fac060_0 .var "continue_while", 0 0;
v000001fd49fad500_0 .var/s "dx", 3 0;
v000001fd49facec0_0 .net "in", 3 0, v000001fd49faf0e0_0;  alias, 1 drivers
v000001fd49fac920_0 .var "load_a", 0 0;
v000001fd49fad6e0_0 .var "load_dx", 0 0;
v000001fd49fad140_0 .var "load_u", 0 0;
v000001fd49fac6a0_0 .var "load_x", 0 0;
v000001fd49fad1e0_0 .var/s "m1", 7 0;
v000001fd49fabde0_0 .net/s "m1o", 15 0, L_000001fd49faf180;  1 drivers
v000001fd49fad780_0 .var/s "m2", 7 0;
v000001fd49fac740_0 .net/s "m2o", 15 0, L_000001fd49fafb80;  1 drivers
v000001fd49facf60_0 .var/s "m3", 7 0;
v000001fd49fabe80_0 .var/s "m4", 7 0;
v000001fd49fac100_0 .var/s "out", 15 0;
v000001fd49fad280_0 .net "reset", 0 0, v000001fd49faf220_0;  alias, 1 drivers
v000001fd49fad3c0_0 .var "state", 3 0;
v000001fd49fad000_0 .var/s "t1", 15 0;
v000001fd49fad0a0_0 .var/s "t2", 15 0;
v000001fd49fac240_0 .var/s "t3", 15 0;
v000001fd49fad320_0 .var/s "t4", 15 0;
v000001fd49fad460_0 .var/s "t5", 15 0;
v000001fd49fad820_0 .var/s "t6", 15 0;
v000001fd49fac1a0_0 .var/s "t7", 15 0;
v000001fd49fabf20_0 .var/s "t8", 15 0;
v000001fd49fabfc0_0 .var/s "u", 15 0;
v000001fd49fad960_0 .var/s "x", 4 0;
v000001fd49fac9c0_0 .var/s "y", 15 0;
L_000001fd49fafc20 .extend/s 16, v000001fd49face20_0;
L_000001fd49fae280 .extend/s 16, v000001fd49fadb40_0;
L_000001fd49fae3c0 .part L_000001fd49fae960, 0, 16;
S_000001fd49f394e0 .scope module, "a1_inst" "adder_subtractor" 5 64, 6 11 0, S_000001fd49f14250;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /INPUT 1 "add_sub";
    .port_info 3 /OUTPUT 17 "out";
P_000001fd49f4bf80 .param/l "WIDTH" 0 6 12, +C4<00000000000000000000000000010000>;
v000001fd49fabaf0_0 .net/s *"_ivl_0", 16 0, L_000001fd49fae460;  1 drivers
v000001fd49fab2d0_0 .net/s *"_ivl_10", 16 0, L_000001fd49fae8c0;  1 drivers
v000001fd49faae70_0 .net/s *"_ivl_2", 16 0, L_000001fd49fae1e0;  1 drivers
v000001fd49faba50_0 .net/s *"_ivl_4", 16 0, L_000001fd49faf360;  1 drivers
v000001fd49faaf10_0 .net/s *"_ivl_6", 16 0, L_000001fd49fae820;  1 drivers
v000001fd49fab550_0 .net/s *"_ivl_8", 16 0, L_000001fd49fae000;  1 drivers
v000001fd49fab5f0_0 .net "add_sub", 0 0, v000001fd49fad640_0;  1 drivers
v000001fd49fab230_0 .net/s "in1", 15 0, L_000001fd49fafc20;  1 drivers
v000001fd49fab910_0 .net/s "in2", 15 0, L_000001fd49fae280;  1 drivers
v000001fd49fab370_0 .net/s "out", 16 0, L_000001fd49fae960;  1 drivers
L_000001fd49fae460 .extend/s 17, L_000001fd49fafc20;
L_000001fd49fae1e0 .extend/s 17, L_000001fd49fae280;
L_000001fd49faf360 .arith/sub 17, L_000001fd49fae460, L_000001fd49fae1e0;
L_000001fd49fae820 .extend/s 17, L_000001fd49fafc20;
L_000001fd49fae000 .extend/s 17, L_000001fd49fae280;
L_000001fd49fae8c0 .arith/sum 17, L_000001fd49fae820, L_000001fd49fae000;
L_000001fd49fae960 .functor MUXZ 17, L_000001fd49fae8c0, L_000001fd49faf360, v000001fd49fad640_0, C4<>;
S_000001fd49f39670 .scope module, "m1_inst" "multiplier" 5 50, 6 1 0, S_000001fd49f14250;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in1";
    .port_info 1 /INPUT 8 "in2";
    .port_info 2 /OUTPUT 16 "out";
P_000001fd49f4c780 .param/l "IN_WIDTH" 0 6 2, +C4<00000000000000000000000000001000>;
v000001fd49fab410_0 .net/s *"_ivl_0", 15 0, L_000001fd49faeb40;  1 drivers
v000001fd49fab4b0_0 .net/s *"_ivl_2", 15 0, L_000001fd49faf540;  1 drivers
v000001fd49fab690_0 .net/s "in1", 7 0, v000001fd49fad1e0_0;  1 drivers
v000001fd49fab730_0 .net/s "in2", 7 0, v000001fd49fad780_0;  1 drivers
v000001fd49fab0f0_0 .net/s "out", 15 0, L_000001fd49faf180;  alias, 1 drivers
L_000001fd49faeb40 .extend/s 16, v000001fd49fad1e0_0;
L_000001fd49faf540 .extend/s 16, v000001fd49fad780_0;
L_000001fd49faf180 .arith/mult 16, L_000001fd49faeb40, L_000001fd49faf540;
S_000001fd49eb67c0 .scope module, "m2_inst" "multiplier" 5 57, 6 1 0, S_000001fd49f14250;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in1";
    .port_info 1 /INPUT 8 "in2";
    .port_info 2 /OUTPUT 16 "out";
P_000001fd49f4b940 .param/l "IN_WIDTH" 0 6 2, +C4<00000000000000000000000000001000>;
v000001fd49fab7d0_0 .net/s *"_ivl_0", 15 0, L_000001fd49faf2c0;  1 drivers
v000001fd49fab870_0 .net/s *"_ivl_2", 15 0, L_000001fd49faebe0;  1 drivers
v000001fd49fab9b0_0 .net/s "in1", 7 0, v000001fd49facf60_0;  1 drivers
v000001fd49fabb90_0 .net/s "in2", 7 0, v000001fd49fabe80_0;  1 drivers
v000001fd49fabca0_0 .net/s "out", 15 0, L_000001fd49fafb80;  alias, 1 drivers
L_000001fd49faf2c0 .extend/s 16, v000001fd49facf60_0;
L_000001fd49faebe0 .extend/s 16, v000001fd49fabe80_0;
L_000001fd49fafb80 .arith/mult 16, L_000001fd49faf2c0, L_000001fd49faebe0;
    .scope S_000001fd49f35f90;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fd49eb6e20_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fd49f2e180_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fd49f2e180_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49f2df00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49f2dfa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49f2e0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49f2e040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49faac90_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001fd49f35f90;
T_1 ;
    %wait E_000001fd49f4c0c0;
    %load/vec4 v000001fd49eb6e20_0;
    %store/vec4 v000001fd49faadd0_0, 0, 4;
    %vpi_call 4 38 "$display", "time: %0t State: %b", $time, v000001fd49faadd0_0 {0 0 0};
    %load/vec4 v000001fd49f2e2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 4 40 "$display", "time: %0t Resetting controller", $time {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fd49f2e180_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49f2df00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49f2dfa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49f2e0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49f2e040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49faac90_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001fd49eb6e20_0;
    %store/vec4 v000001fd49f2e180_0, 0, 4;
    %load/vec4 v000001fd49eb6e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %jmp T_1.13;
T_1.2 ;
    %load/vec4 v000001fd49f2e2c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001fd49f2e180_0, 0, 4;
T_1.14 ;
    %jmp T_1.13;
T_1.3 ;
    %load/vec4 v000001fd49fab050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd49f2e0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd49f2dfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd49f2e040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd49f2df00_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %load/vec4 v000001fd49fab190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd49f2dfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd49f2e0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd49f2e040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd49f2df00_0, 0;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v000001fd49faafb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd49f2df00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd49f2dfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd49f2e0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd49f2e040_0, 0;
    %jmp T_1.21;
T_1.20 ;
    %load/vec4 v000001fd49faad30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fd49f2e040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd49f2dfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd49f2e0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fd49f2df00_0, 0;
    %jmp T_1.23;
T_1.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49f2e0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49f2dfa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49f2e040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49f2df00_0, 0, 1;
T_1.23 ;
T_1.21 ;
T_1.19 ;
T_1.17 ;
    %load/vec4 v000001fd49f2e220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.24, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001fd49f2e180_0, 0, 4;
T_1.24 ;
    %jmp T_1.13;
T_1.4 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001fd49f2e180_0, 0, 4;
    %jmp T_1.13;
T_1.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001fd49f2e180_0, 0, 4;
    %jmp T_1.13;
T_1.6 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001fd49f2e180_0, 0, 4;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001fd49f2e180_0, 0, 4;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001fd49f2e180_0, 0, 4;
    %jmp T_1.13;
T_1.9 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001fd49f2e180_0, 0, 4;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001fd49f2e180_0, 0, 4;
    %jmp T_1.13;
T_1.11 ;
    %load/vec4 v000001fd49f44030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.26, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001fd49f2e180_0, 0, 4;
    %jmp T_1.27;
T_1.26 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001fd49f2e180_0, 0, 4;
T_1.27 ;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001fd49f2e180_0, 0, 4;
    %vpi_call 4 110 "$display", "time: %0t Done!", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd49faac90_0, 0, 1;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %load/vec4 v000001fd49f2e180_0;
    %store/vec4 v000001fd49eb6e20_0, 0, 4;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fd49f14250;
T_2 ;
    %wait E_000001fd49f4c0c0;
    %load/vec4 v000001fd49fad280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49fac060_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001fd49fad960_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fd49fad500_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fd49fad8c0_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fd49fabfc0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49fad640_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fd49fac9c0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001fd49fad1e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001fd49fad780_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001fd49facf60_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001fd49fabe80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001fd49face20_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001fd49fadb40_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fd49fad000_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fd49fad0a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fd49fac240_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fd49fad320_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fd49fad460_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fd49fad820_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fd49fac1a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fd49fabf20_0, 0, 16;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001fd49fad3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %jmp T_2.13;
T_2.2 ;
    %jmp T_2.13;
T_2.3 ;
    %load/vec4 v000001fd49fac6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call 5 102 "$display", "Time: %0t | INPUT: X loaded with value %d", $time, v000001fd49facec0_0 {0 0 0};
    %load/vec4 v000001fd49facec0_0;
    %pad/u 5;
    %store/vec4 v000001fd49fad960_0, 0, 5;
T_2.14 ;
    %load/vec4 v000001fd49fad6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %vpi_call 5 106 "$display", "Time: %0t | INPUT: DX loaded with value %d", $time, v000001fd49facec0_0 {0 0 0};
    %load/vec4 v000001fd49facec0_0;
    %store/vec4 v000001fd49fad500_0, 0, 4;
T_2.16 ;
    %load/vec4 v000001fd49fac920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %vpi_call 5 110 "$display", "Time: %0t | INPUT: A loaded with value %d", $time, v000001fd49facec0_0 {0 0 0};
    %load/vec4 v000001fd49facec0_0;
    %store/vec4 v000001fd49fad8c0_0, 0, 4;
T_2.18 ;
    %load/vec4 v000001fd49fad140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %vpi_call 5 114 "$display", "Time: %0t | INPUT: U loaded with value %d", $time, v000001fd49facec0_0 {0 0 0};
    %load/vec4 v000001fd49facec0_0;
    %pad/u 16;
    %store/vec4 v000001fd49fabfc0_0, 0, 16;
T_2.20 ;
    %jmp T_2.13;
T_2.4 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000001fd49fad1e0_0, 0, 8;
    %load/vec4 v000001fd49fad500_0;
    %pad/s 8;
    %store/vec4 v000001fd49fad780_0, 0, 8;
    %load/vec4 v000001fd49fabfc0_0;
    %pad/s 8;
    %store/vec4 v000001fd49facf60_0, 0, 8;
    %load/vec4 v000001fd49fad960_0;
    %pad/s 8;
    %store/vec4 v000001fd49fabe80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49fad640_0, 0, 1;
    %load/vec4 v000001fd49fad500_0;
    %pad/s 8;
    %store/vec4 v000001fd49face20_0, 0, 8;
    %load/vec4 v000001fd49fad960_0;
    %pad/s 8;
    %store/vec4 v000001fd49fadb40_0, 0, 8;
    %jmp T_2.13;
T_2.5 ;
    %load/vec4 v000001fd49fabde0_0;
    %store/vec4 v000001fd49fad000_0, 0, 16;
    %load/vec4 v000001fd49fac740_0;
    %store/vec4 v000001fd49fad0a0_0, 0, 16;
    %load/vec4 v000001fd49facce0_0;
    %store/vec4 v000001fd49fac240_0, 0, 16;
    %jmp T_2.13;
T_2.6 ;
    %load/vec4 v000001fd49fabfc0_0;
    %pad/s 8;
    %store/vec4 v000001fd49fad1e0_0, 0, 8;
    %load/vec4 v000001fd49fad500_0;
    %pad/s 8;
    %store/vec4 v000001fd49fad780_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd49fad640_0, 0, 1;
    %load/vec4 v000001fd49fad0a0_0;
    %pad/s 8;
    %store/vec4 v000001fd49face20_0, 0, 8;
    %load/vec4 v000001fd49fac9c0_0;
    %pad/s 8;
    %store/vec4 v000001fd49fadb40_0, 0, 8;
    %jmp T_2.13;
T_2.7 ;
    %load/vec4 v000001fd49fabde0_0;
    %store/vec4 v000001fd49fad320_0, 0, 16;
    %load/vec4 v000001fd49facce0_0;
    %store/vec4 v000001fd49fad460_0, 0, 16;
    %jmp T_2.13;
T_2.8 ;
    %load/vec4 v000001fd49fad000_0;
    %pad/s 8;
    %store/vec4 v000001fd49fad1e0_0, 0, 8;
    %load/vec4 v000001fd49fad460_0;
    %pad/s 8;
    %store/vec4 v000001fd49fad780_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49fad640_0, 0, 1;
    %load/vec4 v000001fd49fac9c0_0;
    %pad/s 8;
    %store/vec4 v000001fd49face20_0, 0, 8;
    %load/vec4 v000001fd49fad320_0;
    %pad/s 8;
    %store/vec4 v000001fd49fadb40_0, 0, 8;
    %jmp T_2.13;
T_2.9 ;
    %load/vec4 v000001fd49fabde0_0;
    %store/vec4 v000001fd49fad820_0, 0, 16;
    %load/vec4 v000001fd49facce0_0;
    %store/vec4 v000001fd49fac1a0_0, 0, 16;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd49fad640_0, 0, 1;
    %load/vec4 v000001fd49fabfc0_0;
    %pad/s 8;
    %store/vec4 v000001fd49face20_0, 0, 8;
    %load/vec4 v000001fd49fad820_0;
    %pad/s 8;
    %store/vec4 v000001fd49fadb40_0, 0, 8;
    %jmp T_2.13;
T_2.11 ;
    %load/vec4 v000001fd49facce0_0;
    %store/vec4 v000001fd49fabf20_0, 0, 16;
    %load/vec4 v000001fd49fac240_0;
    %pad/s 5;
    %store/vec4 v000001fd49fad960_0, 0, 5;
    %load/vec4 v000001fd49fac1a0_0;
    %store/vec4 v000001fd49fac9c0_0, 0, 16;
    %load/vec4 v000001fd49fabf20_0;
    %store/vec4 v000001fd49fabfc0_0, 0, 16;
    %load/vec4 v000001fd49fac9c0_0;
    %store/vec4 v000001fd49fac100_0, 0, 16;
    %load/vec4 v000001fd49fad960_0;
    %load/vec4 v000001fd49fad8c0_0;
    %pad/s 5;
    %cmp/s;
    %jmp/0xz  T_2.22, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd49fac060_0, 0, 1;
    %vpi_call 5 170 "$display", "Time: %0t | OUTPUT: Y = %d while continues", $time, v000001fd49fac9c0_0 {0 0 0};
    %jmp T_2.23;
T_2.22 ;
    %vpi_call 5 172 "$display", "Time: %0t | OUTPUT: Y = %d while over", $time, v000001fd49fac9c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49fac060_0, 0, 1;
T_2.23 ;
    %jmp T_2.13;
T_2.12 ;
    %vpi_call 5 177 "$display", "Time: %0t | OUTPUT: Y = %d", $time, v000001fd49fac9c0_0 {0 0 0};
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001fd49f51b20;
T_3 ;
    %delay 10000, 0;
    %load/vec4 v000001fd49fafcc0_0;
    %inv;
    %store/vec4 v000001fd49fafcc0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001fd49f51b20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49fafcc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd49faf220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49faefa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49faf900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49fadec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49faf5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49fae0a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fd49faf0e0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49faf220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd49faf220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49faf220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001fd49faf0e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd49faf900_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49faf900_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd49fadec0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001fd49faf0e0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49fadec0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd49faf5e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001fd49faf0e0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49faf5e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd49fae0a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001fd49faf0e0_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fd49fae0a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fd49faefa0_0, 0, 1;
    %vpi_call 2 60 "$display", "Computation started" {0 0 0};
T_4.0 ;
    %load/vec4 v000001fd49faf040_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.1, 6;
    %wait E_000001fd49f4be80;
    %jmp T_4.0;
T_4.1 ;
    %delay 10000, 0;
    %vpi_call 2 66 "$display", "Computation finished. Output: %d", v000001fd49fafae0_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    ".\dtb.vl";
    ".\differentiator.vl";
    ".\controller.vl";
    ".\datapath.vl";
    ".\modular_units.vl";
